{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 09:46:16 2022 " "Info: Processing started: Wed Jun 29 09:46:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GeneralPurposeRegister -c GeneralPurposeRegister --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GeneralPurposeRegister -c GeneralPurposeRegister --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g2 " "Info: Assuming node \"g2\" is a latch enable. Will not compute fmax for this pin." {  } { { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 192 -56 112 208 "g2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g0 " "Info: Assuming node \"g0\" is a latch enable. Will not compute fmax for this pin." {  } { { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 160 -56 112 176 "g0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g3 " "Info: Assuming node \"g3\" is a latch enable. Will not compute fmax for this pin." {  } { { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 208 -56 112 224 "g3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "g1 " "Info: Assuming node \"g1\" is a latch enable. Will not compute fmax for this pin." {  } { { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 176 -56 112 192 "g1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] data\[6\] g3 5.147 ns register " "Info: tsu for register \"FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]\" (data pin = \"data\[6\]\", clock pin = \"g3\") is 5.147 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.129 ns + Longest pin register " "Info: + Longest pin to register delay is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns data\[6\] 1 PIN PIN_D6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_D6; Fanout = 4; PIN Node = 'data\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 144 -56 112 160 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.438 ns) 7.129 ns FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] 2 REG LCCOMB_X25_Y40_N14 3 " "Info: 2: + IC(5.821 ns) + CELL(0.438 ns) = 7.129 ns; Loc. = LCCOMB_X25_Y40_N14; Fanout = 3; REG Node = 'FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { data[6] FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.308 ns ( 18.35 % ) " "Info: Total cell delay = 1.308 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.821 ns ( 81.65 % ) " "Info: Total interconnect delay = 5.821 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { data[6] FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { data[6] {} data[6]~combout {} FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 5.821ns } { 0.000ns 0.870ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.715 ns + " "Info: + Micro setup delay of destination is 0.715 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "g3 destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"g3\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns g3 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'g3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g3 } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 208 -56 112 224 "g3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.096 ns g3~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'g3~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { g3 g3~clkctrl } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 208 -56 112 224 "g3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.150 ns) 2.697 ns FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] 3 REG LCCOMB_X25_Y40_N14 3 " "Info: 3: + IC(1.451 ns) + CELL(0.150 ns) = 2.697 ns; Loc. = LCCOMB_X25_Y40_N14; Fanout = 3; REG Node = 'FourRegister:inst\|lpm_latch_reg8bit:inst3\|lpm_latch:lpm_latch_component\|latches\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { g3~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 41.86 % ) " "Info: Total cell delay = 1.129 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 58.14 % ) " "Info: Total interconnect delay = 1.568 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { g3 g3~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { g3 {} g3~combout {} g3~clkctrl {} FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.117ns 1.451ns } { 0.000ns 0.979ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { data[6] FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { data[6] {} data[6]~combout {} FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 5.821ns } { 0.000ns 0.870ns 0.438ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { g3 g3~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { g3 {} g3~combout {} g3~clkctrl {} FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] {} } { 0.000ns 0.000ns 0.117ns 1.451ns } { 0.000ns 0.979ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "g1 R1\[0\] FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] 9.611 ns register " "Info: tco from clock \"g1\" to destination pin \"R1\[0\]\" through register \"FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]\" is 9.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "g1 source 2.745 ns + Longest register " "Info: + Longest clock path from clock \"g1\" to source register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns g1 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'g1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g1 } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 176 -56 112 192 "g1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns g1~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'g1~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { g1 g1~clkctrl } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 176 -56 112 192 "g1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.150 ns) 2.745 ns FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] 3 REG LCCOMB_X34_Y40_N18 3 " "Info: 3: + IC(1.492 ns) + CELL(0.150 ns) = 2.745 ns; Loc. = LCCOMB_X34_Y40_N18; Fanout = 3; REG Node = 'FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { g1~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 41.49 % ) " "Info: Total cell delay = 1.139 ns ( 41.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 58.51 % ) " "Info: Total interconnect delay = 1.606 ns ( 58.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { g1 g1~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { g1 {} g1~combout {} g1~clkctrl {} FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.114ns 1.492ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.866 ns + Longest register pin " "Info: + Longest register to pin delay is 6.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X34_Y40_N18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y40_N18; Fanout = 3; REG Node = 'FourRegister:inst\|lpm_latch_reg8bit:inst1\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.088 ns) + CELL(2.778 ns) 6.866 ns R1\[0\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(4.088 ns) + CELL(2.778 ns) = 6.866 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'R1\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] R1[0] } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { -32 296 472 -16 "R1\[7..0\]" "" } { 152 312 409 168 "R1\[7..0\]" "" } { 176 479 584 188 "R1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 40.46 % ) " "Info: Total cell delay = 2.778 ns ( 40.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 59.54 % ) " "Info: Total interconnect delay = 4.088 ns ( 59.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] R1[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] {} R1[0] {} } { 0.000ns 4.088ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { g1 g1~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { g1 {} g1~combout {} g1~clkctrl {} FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 0.114ns 1.492ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] R1[0] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] {} R1[0] {} } { 0.000ns 4.088ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Rs\[0\] A\[1\] 12.884 ns Longest " "Info: Longest tpd from source pin \"Rs\[0\]\" to destination pin \"A\[1\]\" is 12.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns Rs\[0\] 1 PIN PIN_C25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C25; Fanout = 12; PIN Node = 'Rs\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rs[0] } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 296 -56 112 312 "Rs\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.270 ns) + CELL(0.150 ns) 7.292 ns mux41:inst1\|lpm_mux41:inst\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[1\]~12 2 COMB LCCOMB_X38_Y40_N12 1 " "Info: 2: + IC(6.270 ns) + CELL(0.150 ns) = 7.292 ns; Loc. = LCCOMB_X38_Y40_N12; Fanout = 1; COMB Node = 'mux41:inst1\|lpm_mux41:inst\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[1\]~12'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { Rs[0] mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.150 ns) 8.436 ns mux41:inst1\|lpm_mux41:inst\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[1\]~13 3 COMB LCCOMB_X34_Y40_N26 1 " "Info: 3: + IC(0.994 ns) + CELL(0.150 ns) = 8.436 ns; Loc. = LCCOMB_X34_Y40_N26; Fanout = 1; COMB Node = 'mux41:inst1\|lpm_mux41:inst\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[1\]~13'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(2.622 ns) 12.884 ns A\[1\] 4 PIN PIN_G5 0 " "Info: 4: + IC(1.826 ns) + CELL(2.622 ns) = 12.884 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'A\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 A[1] } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 144 736 912 160 "A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.794 ns ( 29.45 % ) " "Info: Total cell delay = 3.794 ns ( 29.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.090 ns ( 70.55 % ) " "Info: Total interconnect delay = 9.090 ns ( 70.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "12.884 ns" { Rs[0] mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 A[1] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "12.884 ns" { Rs[0] {} Rs[0]~combout {} mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 {} mux41:inst1|lpm_mux41:inst|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 {} A[1] {} } { 0.000ns 0.000ns 6.270ns 0.994ns 1.826ns } { 0.000ns 0.872ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] data\[4\] g2 -3.254 ns register " "Info: th for register \"FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]\" (data pin = \"data\[4\]\", clock pin = \"g2\") is -3.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "g2 destination 2.877 ns + Longest register " "Info: + Longest clock path from clock \"g2\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns g2 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'g2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { g2 } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 192 -56 112 208 "g2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns g2~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'g2~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { g2 g2~clkctrl } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 192 -56 112 208 "g2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.275 ns) 2.877 ns FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] 3 REG LCCOMB_X26_Y40_N10 3 " "Info: 3: + IC(1.496 ns) + CELL(0.275 ns) = 2.877 ns; Loc. = LCCOMB_X26_Y40_N10; Fanout = 3; REG Node = 'FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { g2~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 43.93 % ) " "Info: Total cell delay = 1.264 ns ( 43.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 56.07 % ) " "Info: Total interconnect delay = 1.613 ns ( 56.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { g2 g2~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { g2 {} g2~combout {} g2~clkctrl {} FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.117ns 1.496ns } { 0.000ns 0.989ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.131 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns data\[4\] 1 PIN PIN_B10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B10; Fanout = 4; PIN Node = 'data\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "GeneralPurposeRegister.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/通用寄存器/GeneralPurposeRegister/GeneralPurposeRegister.bdf" { { 144 -56 112 160 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.866 ns) + CELL(0.415 ns) 6.131 ns FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\] 2 REG LCCOMB_X26_Y40_N10 3 " "Info: 2: + IC(4.866 ns) + CELL(0.415 ns) = 6.131 ns; Loc. = LCCOMB_X26_Y40_N10; Fanout = 3; REG Node = 'FourRegister:inst\|lpm_latch_reg8bit:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { data[4] FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 20.63 % ) " "Info: Total cell delay = 1.265 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.866 ns ( 79.37 % ) " "Info: Total interconnect delay = 4.866 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { data[4] FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { data[4] {} data[4]~combout {} FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 4.866ns } { 0.000ns 0.850ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { g2 g2~clkctrl FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { g2 {} g2~combout {} g2~clkctrl {} FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.117ns 1.496ns } { 0.000ns 0.989ns 0.000ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { data[4] FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { data[4] {} data[4]~combout {} FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 4.866ns } { 0.000ns 0.850ns 0.415ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 34 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 09:46:16 2022 " "Info: Processing ended: Wed Jun 29 09:46:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
