/*
 * File      : sdcard.c
 * This file is part of RT-Thread RTOS
 * COPYRIGHT (C) 2006, RT-Thread Develop Team
 *
 * The license and distribution terms for this file may be
 * found in the file LICENSE in this distribution or at
 * http://www.rt-thread.org/license/LICENSE
 *
 * Change Logs:
 * Date           Author       Notes
 * 2011-05-29     swkyer       tiny6410
 */
#include <rthw.h>
#include "s3c6410.h"
#include "tiny6410.h"
#include "clock.h"
#include "sdcard.h"


static rt_card_t sd0_card =
{
	.index = 0,
	.regbase = ELFIN_HSMMC_0_BASE,
};

static rt_uint32_t sd_clk_get(rt_card_t *psd)
{
	rt_uint32_t regv;

	regv = s3c_get_uclk();
	regv /= (s3c_readl(CLK_DIV1) & 0x0f) + 1;
	regv /= ((s3c_readw(psd->regbase + oCLKCON) & 0xff00) >> 8) * 2;

	return regv;
}

static void sd_sys_clk_init(void)
{
	rt_uint32_t regv, val;

	regv = s3c_readl(HCLK_GATE);
	regv &= ~(1 << 17);
	s3c_writel(regv, HCLK_GATE);	// close hsmmc0 clock

	regv = s3c_readl(CLK_SRC);
	regv &= ~(0x03 << 18);			// EPLL
	s3c_writel(regv, CLK_SRC);

	val = s3c_get_uclk() / SDCLK;
	regv = s3c_readl(CLK_DIV1);
	regv &= ~0x0f;
	regv |= (val - 1);
	s3c_writel(regv, CLK_DIV1);

	regv = s3c_readl(HCLK_GATE);
	regv |= (1 << 17);
	s3c_writel(regv, HCLK_GATE);	// open hsmmc0 clock, 20MHz
}

static void sd_clk_init(rt_card_t *psd, rt_uint8_t divider)
{
	// SD clock input is 20MHz
	s3c_writew((divider << 8), psd->regbase + oCLKCON);
}

static void sd_clk_enable(rt_card_t *psd)
{
	rt_uint16_t wval;

	wval = 0x0101;
	s3c_writew(wval, psd->regbase + oCLKCON);	// 21M/2 = 10.5M
	// wait for stable
	while (!(s3c_readw(psd->regbase + oCLKCON) & 0x02));

	wval = s3c_readw(psd->regbase + oCLKCON);
	wval |= (1 << 2);
	s3c_writew(wval, psd->regbase + oCLKCON);
}

static void sd_clk_disable(rt_card_t *psd)
{
	rt_uint16_t wval;

	wval = s3c_readw(psd->regbase + oCLKCON);
	wval &= ~(1 << 2);
	s3c_writew(wval, psd->regbase + oCLKCON);
}

static void sd_bit_width(rt_card_t *psd, int bitw)
{
	rt_uint8_t bval;

	bval = s3c_readb(psd->regbase + oHOSTCTL);
	if (bitw == 4)			// 4-bit
	{
		bval &= ~(1 << 5);
		bval |= (1 << 1);
	}
	else if (bitw == 8)		// 8-bit
	{
		bval |= (1 << 5);
		bval &= ~(1 << 1);
	}
	else					// 1-bit
	{
		bval &= ~(1 << 5);
		bval &= ~(1 << 1);
	}
	s3c_writeb(bval, psd->regbase + oHOSTCTL);
}

static void rt_hsmmc0_isr_handler(int vector)
{
	rt_uint16_t wval;
	rt_uint32_t dval;
	rt_card_t *psd = &sd0_card;

	// clear interrupt status
	wval = s3c_readw(psd->regbase + oNORINTSTS);
	wval |= (3 << 7);
	s3c_writew(wval, psd->regbase + oNORINTSTS);

	dval = s3c_readl(psd->regbase + oPRNSTS) & (1 << 16);
	if (dval)
	{
		psd->present = 1;
		rt_kprintf("[SD%d] SD card insert!\n", psd->index);
		// TODO, supply the power and the clock
		sd_clk_enable(psd);
	}
	else
	{
		psd->present = 0;
		rt_kprintf("[SD%d] SD card remove!\n", psd->index);
		// TODO, disable SD bus power, disable clock, by reseting the host controller
		sd_clk_disable(psd);
	}
	// TODO, report the card status
}

static void sd_enable_detection(rt_card_t *psd)
{
	rt_uint16_t wval;
	rt_uint32_t dval;

	wval = s3c_readw(psd->regbase + oNORINTSTSEN);
	wval |= (3 << 7);
	s3c_writew(wval, psd->regbase + oNORINTSTSEN);

	wval = s3c_readw(psd->regbase + oNORINTSIGEN);
	wval |= (3 << 7);
	s3c_writew(wval, psd->regbase + oNORINTSIGEN);

	dval = s3c_readl(psd->regbase + oPRNSTS) & (1 << 18);
	if (dval)
	{
		psd->present = 1;
		rt_kprintf("[SD%d] SD card present.\n", psd->index);
		// TODO, report the card status
	}
	else
	{
		psd->present = 0;
		rt_kprintf("[SD%d] No SD card present.\n", psd->index);
	}

	// install interrupt routine
	rt_hw_interrupt_install(IRQ_HSMMC0, rt_hsmmc0_isr_handler, RT_NULL);
	rt_hw_interrupt_umask(IRQ_HSMMC0);
}

static void sd_disable_detection(rt_card_t *psd)
{
	rt_uint16_t wval;

	wval = s3c_readw(psd->regbase + oNORINTSTSEN);
	wval &= ~(3 << 7);
	s3c_writew(wval, psd->regbase + oNORINTSTSEN);

	wval = s3c_readw(psd->regbase + oNORINTSIGEN);
	wval &= ~(3 << 7);
	s3c_writew(wval, psd->regbase + oNORINTSIGEN);

	rt_hw_interrupt_mask(IRQ_HSMMC0);
	rt_hw_interrupt_install(IRQ_HSMMC0, RT_NULL, RT_NULL);
}

void sd_cfg(rt_card_t *psd)
{
	rt_uint32_t ctrl2, ctrl3;

	s3c_writel(SD_CONTROL4_DRIVE_9mA, psd->regbase + oCONTROL4);

	ctrl2 = s3c_readl(psd->regbase + oCONTROL2);
	ctrl2 &= SD_CTRL2_SELBASECLK_MASK;
	ctrl2 |= (SD_CTRL2_ENSTAASYNCCLR | SD_CTRL2_ENCMDCNFMSK
			| SD_CTRL2_ENFBCLKRX | SD_CTRL2_DFCNT_NONE
			| SD_CTRL2_ENCLKOUTHOLD);

	ctrl3 = (SD_CTRL3_FCSEL3 | SD_CTRL3_FCSEL2
			| SD_CTRL3_FCSEL1 | SD_CTRL3_FCSEL0);

	rt_kprintf("[SD%d] CTRL2=%08x, CTRL3=%08x\n", psd->index, ctrl2, ctrl3);
	s3c_writel(ctrl2, psd->regbase + oCONTROL2);
	s3c_writel(ctrl3, psd->regbase + oCONTROL3);

	// TODO, configure the multi-function pin
}


void rt_hw_sdcard_init(void)
{
	sd_sys_clk_init();

	sd_clk_init(&sd0_card, 1);
	sd_cfg(&sd0_card);
	sd_bit_width(&sd0_card, 4);
	sd_enable_detection(&sd0_card);

	rt_kprintf("[SD%d] SD0 Clock: %dMHz\n", sd0_card.index, sd_clk_get(&sd0_card)/1000000);
}


#if 0
extern rt_uint32_t PCLK;
volatile rt_uint32_t rd_cnt;
volatile rt_uint32_t wt_cnt;
volatile rt_int32_t RCA;

static void sd_delay(rt_uint32_t ms)
{
	ms *= 7326;
	while (--ms);
}

static int sd_cmd_end(int cmd, int be_resp)
{
	int finish0;

	if (!be_resp)
	{
		finish0 = SDICSTA;

		while ((finish0&0x800)!=0x800)
			finish0 = SDICSTA;

		SDICSTA = finish0;

		return RT_EOK;
	}
	else
	{
		finish0 = SDICSTA;

		while (!(((finish0&0x200) == 0x200) | ((finish0&0x400) == 0x400)))
			finish0 = SDICSTA;

		if (cmd == 1 || cmd == 41)
		{
			if ((finish0&0xf00) != 0xa00)
			{
				SDICSTA = finish0;
				if ((finish0&0x400) == 0x400)
					return RT_ERROR;
			}
			SDICSTA = finish0;
		}
		else
		{
			if ((finish0&0x1f00) != 0xa00)
			{
				/*
				rt_kprintf("CMD%d:SDICSTA=0x%x, SDIRSP0=0x%x\n",
							cmd, SDICSTA, SDIRSP0);
				 */
				SDICSTA = finish0;
				if ((finish0&0x400) == 0x400)
					return RT_ERROR;
			}
			SDICSTA = finish0;
		}
		return RT_EOK;
	}
}

static int sd_data_end(void)
{
	int finish;

	finish = SDIDSTA;

	while (!(((finish&0x10) == 0x10) | ((finish&0x20) == 0x20)))
	{
		finish = SDIDSTA;
	}

	if ((finish&0xfc) != 0x10)
	{
		SDIDSTA = 0xec;
		return RT_ERROR;
	}
	return RT_EOK;
}

static void sd_cmd0(void)
{
	SDICARG = 0x0;
	SDICCON = (1<<8)|0x40;

	sd_cmd_end(0, 0);
	SDICSTA = 0x800;	    /* Clear cmd_end(no rsp) */
}

static int sd_cmd55(void)
{
	SDICARG = RCA << 16;
	SDICCON = (0x1 << 9) | (0x1 << 8) | 0x77;

	if (sd_cmd_end(55, 1) == RT_ERROR)
	{
		/* rt_kprintf("CMD55 error\n"); */
		return RT_ERROR;
	}

	SDICSTA = 0xa00;
	return RT_EOK;
}

static void sd_sel_desel(char sel_desel)
{
	if (sel_desel)
	{
RECMDS7:
		SDICARG = RCA << 16;
		SDICCON = (0x1 << 9) | (0x1 << 8) | 0x47;
		if (sd_cmd_end(7, 1) == RT_ERROR)
			goto RECMDS7;

		SDICSTA = 0xa00;

		if ((SDIRSP0 & 0x1e00) != 0x800)
			goto RECMDS7;
	}
	else
	{
RECMDD7:
		SDICARG = 0<<16;
		SDICCON = (0x1<<8)|0x47;

		if (sd_cmd_end(7, 0) == RT_ERROR)
			goto RECMDD7;
		SDICSTA = 0x800;
	}
}

static void sd_setbus(void)
{
    do
    {
        sd_cmd55();

        SDICARG = 1<<1; /* 4bit bus */
        SDICCON = (0x1<<9)|(0x1<<8)|0x46; /* sht_resp, wait_resp, start, CMD55 */
    } while (sd_cmd_end(6, 1) == RT_ERROR);

    SDICSTA = 0xa00;	    /* Clear cmd_end(with rsp) */
}

static int sd_ocr(void)
{
	int i;

	/* Negotiate operating condition for SD, it makes card ready state */
	for (i=0; i<50; i++)
	{
		sd_cmd55();

		SDICARG = 0xff8000;
		SDICCON = (0x1<<9)|(0x1<<8)|0x69;

		/* if using real board, should replace code here. need to modify qemu in near future*/
		/* Check end of ACMD41 */
		if ((sd_cmd_end(41, 1) == RT_EOK) & (SDIRSP0 == 0x80ff8000))
		{
			SDICSTA = 0xa00;
			return RT_EOK;
		}

		sd_delay(200);
	}
	SDICSTA = 0xa00;

	return RT_ERROR;
}

static rt_uint8_t sd_init(void)
{
	//-- SD controller & card initialize
	int i;
	/* Important notice for MMC test condition */
	/* Cmd & Data lines must be enabled by pull up resister */
	SDIPRE  = PCLK/(INICLK)-1;
	SDICON  = (0<<4) | 1;	// Type A, clk enable
	SDIFSTA = SDIFSTA | (1<<16);
	SDIBSIZE = 0x200;       /* 512byte per one block */
	SDIDTIMER = 0x7fffff;     /* timeout count */

	/* Wait 74SDCLK for MMC card */
	for (i=0; i<0x1000; i++);

	sd_cmd0();

	/* Check SD card OCR */
	if (sd_ocr() == RT_EOK)
	{
		rt_kprintf("In SD ready\n");
	}
	else
	{
		rt_kprintf("Initialize fail\nNo Card assertion\n");
		return RT_ERROR;
	}

RECMD2:
	SDICARG = 0x0;
	SDICCON = (0x1<<10)|(0x1<<9)|(0x1<<8)|0x42; /* lng_resp, wait_resp, start, CMD2 */
	if (sd_cmd_end(2, 1) == RT_ERROR)
		goto RECMD2;

    SDICSTA = 0xa00;	/* Clear cmd_end(with rsp) */

RECMD3:
	SDICARG = 0<<16;    /* CMD3(MMC:Set RCA, SD:Ask RCA-->SBZ) */
	SDICCON = (0x1<<9)|(0x1<<8)|0x43; /* sht_resp, wait_resp, start, CMD3 */
	if (sd_cmd_end(3, 1) == RT_ERROR)
		goto RECMD3;
    SDICSTA = 0xa00;	/* Clear cmd_end(with rsp) */

	RCA = (SDIRSP0 & 0xffff0000 )>>16;
	SDIPRE = PCLK/(SDCLK)-1; /* Normal clock=25MHz */
	if ((SDIRSP0 & 0x1e00) != 0x600)
		goto RECMD3;

	sd_sel_desel(1);
	sd_delay(200);
	sd_setbus();

	return RT_EOK;
}

static rt_uint8_t sd_readblock(rt_uint32_t address, rt_uint8_t* buf)
{
	rt_uint32_t status, tmp;

	rd_cnt = 0;
	SDIFSTA = SDIFSTA | (1<<16);

	SDIDCON = (2 << 22) | (1 << 19) | (1 << 17) | (1 << 16) | (1 << 14) | (2 << 12) | (1 << 0);
	SDICARG = address;

RERDCMD:
	SDICCON = (0x1 << 9 ) | (0x1 << 8) | 0x51;
	if (sd_cmd_end(17, 1) == RT_ERROR)
	{
		rt_kprintf("Read CMD Error\n");
		goto RERDCMD;
	}

	SDICSTA = 0xa00;

	while (rd_cnt < 128)
	{
		if ((SDIDSTA & 0x20) == 0x20)
		{
			SDIDSTA = (0x1 << 0x5);
			break;
		}
		status = SDIFSTA;
		if ((status & 0x1000) == 0x1000)
		{
			tmp = SDIDAT;
			rt_memcpy(buf, &tmp, sizeof(rt_uint32_t));
			rd_cnt++;
			buf += 4;
		}
	}
	if (sd_data_end() == RT_ERROR)
	{
		rt_kprintf("Dat error\n");
		return RT_ERROR;
	}

	SDIDCON = SDIDCON & ~(7<<12);
	SDIFSTA = SDIFSTA & 0x200;
	SDIDSTA = 0x10;

	return RT_EOK;
}

static rt_uint8_t sd_writeblock(rt_uint32_t address, rt_uint8_t* buf)
{
	rt_uint32_t status, tmp;

	wt_cnt = 0;
	SDIFSTA = SDIFSTA | (1 << 16);
	SDIDCON = (2 << 22) | (1 << 20) | (1 << 17) | (1 << 16) | (1 << 14) | (3 << 12) | (1 << 0);
	SDICARG = address;

REWTCMD:
	SDICCON = (0x1 << 9) | (0x1 << 8) | 0x58;

	if (sd_cmd_end(24, 1) == RT_ERROR)
		goto REWTCMD;

	SDICSTA = 0xa00;

	while (wt_cnt < 128*1)
	{
		status = SDIFSTA;
		if ((status & 0x2000) == 0x2000)
		{
			rt_memcpy(&tmp, buf, sizeof(rt_uint32_t));
			SDIDAT = tmp;
			wt_cnt++;
			buf += 4;
		}
	}

	if (sd_data_end() == RT_ERROR)
	{
		rt_kprintf("Data Error\n");
		return RT_ERROR;
	}
	SDIDCON = SDIDCON &~ (7<<12);
	SDIDSTA = 0x10;

	return RT_EOK;
}



#ifdef RT_USING_DFS
/* RT-Thread Device Driver Interface */
#include <dfs_fs.h>

struct rt_device sdcard_device[4];
struct dfs_partition part[4];

static rt_err_t rt_sdcard_init(rt_device_t dev)
{
	return RT_EOK;
}

static rt_err_t rt_sdcard_open(rt_device_t dev, rt_uint16_t oflag)
{
	return RT_EOK;
}

static rt_err_t rt_sdcard_close(rt_device_t dev)
{
	return RT_EOK;
}

static rt_err_t rt_sdcard_control(rt_device_t dev, rt_uint8_t cmd, void *args)
{
	return RT_EOK;
}

static rt_size_t rt_sdcard_read(rt_device_t dev, rt_off_t pos, void* buffer, rt_size_t size)
{
	int i;
	struct dfs_partition *part = (struct dfs_partition *)dev->user_data;

	if ( dev == RT_NULL )
	{
		rt_set_errno(-DFS_STATUS_EINVAL);
		return 0;
	}

	/* read all sectors */
	for (i = 0; i < size; i ++)
	{
		rt_sem_take(part->lock, RT_WAITING_FOREVER);
		sd_readblock((part->offset + i + pos)*SECTOR_SIZE,
			(rt_uint8_t*)((rt_uint8_t*)buffer + i * SECTOR_SIZE));
		rt_sem_release(part->lock);
	}

	/* the length of reading must align to SECTOR SIZE */
	return size;
}

static rt_size_t rt_sdcard_write (rt_device_t dev, rt_off_t pos, const void* buffer, rt_size_t size)
{
	int i;
	struct dfs_partition *part = (struct dfs_partition *)dev->user_data;

	if ( dev == RT_NULL )
	{
		rt_set_errno(-DFS_STATUS_EINVAL);
		return 0;
	}

	/* read all sectors */
	for (i = 0; i < size; i++)
	{
		rt_sem_take(part->lock, RT_WAITING_FOREVER);
		sd_writeblock((part->offset + i + pos)*SECTOR_SIZE,
			(rt_uint8_t*)((rt_uint8_t*)buffer + i * SECTOR_SIZE));
		rt_sem_release(part->lock);
	}

	/* the length of reading must align to SECTOR SIZE */
	return size;
}

void rt_hw_sdcard_init(void)
{
	rt_uint8_t i, status;
	rt_uint8_t *sector;
	char dname[4];
	char sname[8];

	/* Enable PCLK into SDI Block */
	CLKCON |= 1 << 9;

	/* Setup GPIO as SD and SDCMD, SDDAT[3:0] Pull up En */
	GPEUP  = GPEUP  & (~(0x3f << 5))   | (0x01 << 5);
	GPECON = GPECON & (~(0xfff << 10)) | (0xaaa << 10);

	RCA = 0;

	if (sd_init() == RT_EOK)
	{
		/* get the first sector to read partition table */
		sector = (rt_uint8_t*) rt_malloc (512);
		if (sector == RT_NULL)
		{
			rt_kprintf("allocate partition sector buffer failed\n");
			return;
		}
		status = sd_readblock(0, sector);
		if (status == RT_EOK)
		{
			for(i=0; i<4; i++)
			{
				/* get the first partition */
				status = dfs_filesystem_get_partition(&part[i], sector, i);
				if (status == RT_EOK)
				{
					rt_snprintf(dname, 4, "sd%d",  i);
					rt_snprintf(sname, 8, "sem_sd%d",  i);
					part[i].lock = rt_sem_create(sname, 1, RT_IPC_FLAG_FIFO);

					/* register sdcard device */
					sdcard_device[i].type  = RT_Device_Class_Block;
					sdcard_device[i].init = rt_sdcard_init;
					sdcard_device[i].open = rt_sdcard_open;
					sdcard_device[i].close = rt_sdcard_close;
					sdcard_device[i].read = rt_sdcard_read;
					sdcard_device[i].write = rt_sdcard_write;
					sdcard_device[i].control = rt_sdcard_control;
					sdcard_device[i].user_data = &part[i];

					rt_device_register(&sdcard_device[i], dname,
						RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_REMOVABLE | RT_DEVICE_FLAG_STANDALONE);
				}
				else
				{
					if(i == 0)
					{
						/* there is no partition table */
						part[0].offset = 0;
						part[0].size   = 0;
						part[0].lock = rt_sem_create("sem_sd0", 1, RT_IPC_FLAG_FIFO);

						/* register sdcard device */
						sdcard_device[0].type  = RT_Device_Class_Block;
						sdcard_device[0].init = rt_sdcard_init;
						sdcard_device[0].open = rt_sdcard_open;
						sdcard_device[0].close = rt_sdcard_close;
						sdcard_device[0].read = rt_sdcard_read;
						sdcard_device[0].write = rt_sdcard_write;
						sdcard_device[0].control = rt_sdcard_control;
						sdcard_device[0].user_data = &part[0];

						rt_device_register(&sdcard_device[0], "sd0",
							RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_REMOVABLE | RT_DEVICE_FLAG_STANDALONE);

						break;
					}
				}
			}
		}
		else
		{
			rt_kprintf("read sdcard first sector failed\n");
		}

		/* release sector buffer */
		rt_free(sector);

		return;
	}
	else
	{
		rt_kprintf("sdcard init failed\n");
	}
}

#endif /* end of RT_USING_DFS */
#endif

