<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w.html">Component : ALT_ECC_NANDW</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2b410db37e4ffd0b63749cb984c27256"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga295cc90cfa601209370e77628880c8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga295cc90cfa601209370e77628880c8ef">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga295cc90cfa601209370e77628880c8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216f13668f6c227de9f2d9ecc4a20a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga216f13668f6c227de9f2d9ecc4a20a82">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga216f13668f6c227de9f2d9ecc4a20a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f2c86d200035a5b649cc177c5913b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga15f2c86d200035a5b649cc177c5913b6">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga15f2c86d200035a5b649cc177c5913b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbc72112cc2e9f433553d399f024a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaddbc72112cc2e9f433553d399f024a14">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gaddbc72112cc2e9f433553d399f024a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06417a5b3e7515cb7c2d622491a9d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gae06417a5b3e7515cb7c2d622491a9d33">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gae06417a5b3e7515cb7c2d622491a9d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7be669d062eedf218e90e023cb396a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga8f7be669d062eedf218e90e023cb396a">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8f7be669d062eedf218e90e023cb396a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea38bf1e7e3f3dac160b6fc7637ea82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga1ea38bf1e7e3f3dac160b6fc7637ea82">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga1ea38bf1e7e3f3dac160b6fc7637ea82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3eaf75fab145971651fdae4ff38e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gacd3eaf75fab145971651fdae4ff38e08">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:gacd3eaf75fab145971651fdae4ff38e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb9ad2965942573ba4be7bea66700c9f3"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabe86e28ff9d4f00be22832a09ad181fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gabe86e28ff9d4f00be22832a09ad181fb">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabe86e28ff9d4f00be22832a09ad181fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ea8a170739a3b5057a83fbcf88d589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga44ea8a170739a3b5057a83fbcf88d589">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga44ea8a170739a3b5057a83fbcf88d589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a6852ab9ee0c52e24a17d1776601b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaf5a6852ab9ee0c52e24a17d1776601b1">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf5a6852ab9ee0c52e24a17d1776601b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0e31c42a197149e6b6e8995f7518f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga0c0e31c42a197149e6b6e8995f7518f1">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga0c0e31c42a197149e6b6e8995f7518f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5dade8fe7339054f37142240d91d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga9a5dade8fe7339054f37142240d91d43">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga9a5dade8fe7339054f37142240d91d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1919a23a9212302be4dc60e09d0979f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gac1919a23a9212302be4dc60e09d0979f">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac1919a23a9212302be4dc60e09d0979f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041ec94bcfb1e671063c5c02b12793ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga041ec94bcfb1e671063c5c02b12793ed">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga041ec94bcfb1e671063c5c02b12793ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5701c32ca4058f91eeb670f34fde146d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga5701c32ca4058f91eeb670f34fde146d">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga5701c32ca4058f91eeb670f34fde146d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb543818f63904a5916c0c6cf357f412"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga23d538618d646673eeaf03d2333f136c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga23d538618d646673eeaf03d2333f136c">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga23d538618d646673eeaf03d2333f136c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cd9f7d314d032f08ec5462aed6c8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga96cd9f7d314d032f08ec5462aed6c8c3">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga96cd9f7d314d032f08ec5462aed6c8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b5cc0aaf75029092b360d9a9eac683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga71b5cc0aaf75029092b360d9a9eac683">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga71b5cc0aaf75029092b360d9a9eac683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fa09157d1d542272752a83ccf33cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga59fa09157d1d542272752a83ccf33cfd">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga59fa09157d1d542272752a83ccf33cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73c26d13650da927bee3111dfc6e9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaf73c26d13650da927bee3111dfc6e9a2">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gaf73c26d13650da927bee3111dfc6e9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c2163407add266f095b1d3dff1528b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga82c2163407add266f095b1d3dff1528b">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga82c2163407add266f095b1d3dff1528b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7d145980f03cd1866f40b88d172cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga8f7d145980f03cd1866f40b88d172cb5">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga8f7d145980f03cd1866f40b88d172cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b8b3fb3b3f30141895a6f4fe363c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga39b8b3fb3b3f30141895a6f4fe363c3b">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga39b8b3fb3b3f30141895a6f4fe363c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp46680b32e97eff77c998dff2a5e461ba"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaae8f13bd24c5a10ec6cdc8473ef38d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaae8f13bd24c5a10ec6cdc8473ef38d5b">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaae8f13bd24c5a10ec6cdc8473ef38d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf626e638db2ebc0e87bcfb8cd92f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaaaf626e638db2ebc0e87bcfb8cd92f10">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaaaf626e638db2ebc0e87bcfb8cd92f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468b21c29e66fe031c330a66636081a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga468b21c29e66fe031c330a66636081a5">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga468b21c29e66fe031c330a66636081a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e64603e9d01587bc5777c8897eb6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga91e64603e9d01587bc5777c8897eb6e3">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga91e64603e9d01587bc5777c8897eb6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa236f056fe8ec2562189387077d50c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaa236f056fe8ec2562189387077d50c5b">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gaa236f056fe8ec2562189387077d50c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a863dc24633c9a3afeddd214ec7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga94a863dc24633c9a3afeddd214ec7404">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga94a863dc24633c9a3afeddd214ec7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9229ca508cad1612b2ae4e1fdad4e46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga9229ca508cad1612b2ae4e1fdad4e46b">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga9229ca508cad1612b2ae4e1fdad4e46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40426c3df5232457a1f1ce4e1cc50b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga40426c3df5232457a1f1ce4e1cc50b87">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga40426c3df5232457a1f1ce4e1cc50b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDW_RDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8e31d7636a53d787cee3879622a0f95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga8e31d7636a53d787cee3879622a0f95a">ALT_ECC_NANDW_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga8e31d7636a53d787cee3879622a0f95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab54a7e2db1ce0fa72e43798c744b79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaab54a7e2db1ce0fa72e43798c744b79c">ALT_ECC_NANDW_RDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:gaab54a7e2db1ce0fa72e43798c744b79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ceb361c3f72b1eade6cce8dca22af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ga14ceb361c3f72b1eade6cce8dca22af9">ALT_ECC_NANDW_RDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaab54a7e2db1ce0fa72e43798c744b79c">ALT_ECC_NANDW_RDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:ga14ceb361c3f72b1eade6cce8dca22af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gacfcd8beaca9a6269afc3ba2cb9908dfd"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDW_RDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gacfcd8beaca9a6269afc3ba2cb9908dfd">ALT_ECC_NANDW_RDATAECC1BUS_t</a></td></tr>
<tr class="separator:gacfcd8beaca9a6269afc3ba2cb9908dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDW_RDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_RDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aab0aba714a8047172b49acdb175aaf8d"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1ff9eeb75ca1e7c38d20fcabc28c6942"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a78954d8de2b963e44d7a8dc349284cf2"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af0cce8f234816d8f82d40287a8d561af"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a677d090c9fb1e83431de62bcc83edfc1"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abecd790b439ef2ac93484f85cd6ce8b5"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8fb959df76213ceee94a4da3dc23313b"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afa2fa03e29d785a8bc2b99c3ddf97f86"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga295cc90cfa601209370e77628880c8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga216f13668f6c227de9f2d9ecc4a20a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga15f2c86d200035a5b649cc177c5913b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddbc72112cc2e9f433553d399f024a14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae06417a5b3e7515cb7c2d622491a9d33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8f7be669d062eedf218e90e023cb396a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1ea38bf1e7e3f3dac160b6fc7637ea82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacd3eaf75fab145971651fdae4ff38e08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabe86e28ff9d4f00be22832a09ad181fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44ea8a170739a3b5057a83fbcf88d589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5a6852ab9ee0c52e24a17d1776601b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c0e31c42a197149e6b6e8995f7518f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9a5dade8fe7339054f37142240d91d43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac1919a23a9212302be4dc60e09d0979f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga041ec94bcfb1e671063c5c02b12793ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5701c32ca4058f91eeb670f34fde146d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga23d538618d646673eeaf03d2333f136c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga96cd9f7d314d032f08ec5462aed6c8c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71b5cc0aaf75029092b360d9a9eac683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59fa09157d1d542272752a83ccf33cfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf73c26d13650da927bee3111dfc6e9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga82c2163407add266f095b1d3dff1528b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8f7d145980f03cd1866f40b88d172cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga39b8b3fb3b3f30141895a6f4fe363c3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaae8f13bd24c5a10ec6cdc8473ef38d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaaf626e638db2ebc0e87bcfb8cd92f10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga468b21c29e66fe031c330a66636081a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91e64603e9d01587bc5777c8897eb6e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa236f056fe8ec2562189387077d50c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga94a863dc24633c9a3afeddd214ec7404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9229ca508cad1612b2ae4e1fdad4e46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga40426c3df5232457a1f1ce4e1cc50b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDW_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8e31d7636a53d787cee3879622a0f95a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_RDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="gaab54a7e2db1ce0fa72e43798c744b79c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_OFST&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_RDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga14ceb361c3f72b1eade6cce8dca22af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gaab54a7e2db1ce0fa72e43798c744b79c">ALT_ECC_NANDW_RDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_RDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gacfcd8beaca9a6269afc3ba2cb9908dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDW_RDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html#gacfcd8beaca9a6269afc3ba2cb9908dfd">ALT_ECC_NANDW_RDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDW_RDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
