vendor_name = ModelSim
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/img_data3.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/img_data2.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/img_data9.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/img_data5.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/edge_detection.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/digital_recognition.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/rectangle.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/img_src_xkw.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/img_process_xkw.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/DE1_SoC_TV.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/chunklib/freq_meters.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/chunklib/div_odd.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/chunklib/div_even.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/chunklib/clk_div.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/median_filter/shift_lineS.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/RGB2GREY.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/PA_S.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/LineBuffer_S.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/median_filter/medianfilterblock.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/median_filter/medianfilter.vhd
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/dsp/median_filter/averagefilter.vhd
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Params.h
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/sdr_data_path.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/control_interface.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/command.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_RD_FIFO.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/YUV422_to_444.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/YCbCr2RGB.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/VGA_Ctrl.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/TP_RAM.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/TP_RAM.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/TD_Detect.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/SEG7_LUT.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/Reset_Delay.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/ITU_656_Decoder.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/I2C_Controller.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/I2C_AV_Config.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/MAC_3.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/MAC_3.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/MAC_3/MAC_3_0002.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/PLL.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/PLL.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/Line_Buffer.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/Line_Buffer.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/DIV.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/DIV.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/AUDIO_DAC.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/DE1_SoC_TV.sdc
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/v/SEG7_LUT_6.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/SQRT_S.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/SQRT_S.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/PA_S.qip
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/Sobel/MAC_C.v
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/vga_param.h
source_file = 1, c:/intelfpga/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/lpm_divide_h3t.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/sign_div_unsign_3li.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/alt_u_div_tuf.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/dcfifo_bg02.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/a_gray2bin_oab.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/a_graycounter_nv6.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/a_graycounter_jdc.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/altsyncram_d3f1.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/dffpipe_oe9.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/alt_synch_pipe_8pl.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/dffpipe_pe9.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/alt_synch_pipe_9pl.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/dffpipe_qe9.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/cmpr_906.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/altera_mult_add_3rkg.v
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/altsyncram_jji1.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/digital3.mif
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/decode_3na.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/mux_chb.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/altsyncram_lji1.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/digital5.mif
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/altsyncram_pji1.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/img_src/digital9.mif
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/shift_taps_9c61.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/altsyncram_ffj1.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/cntr_lmf.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/cmpr_pac.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/cntr_b6h.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/lpm_divide_ebm.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/sign_div_unsign_klh.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/alt_u_div_eve.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/add_sub_qhc.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/add_sub_shc.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/lpm_divide_dbm.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/sign_div_unsign_jlh.tdf
source_file = 1, C:/signal2/signal2_final/2.digital_recognition_of_fpga/DE1_SoC_TV/db/alt_u_div_cve.tdf
design_name = DE1_SoC_TV
instance = comp, \ADC_CONVST~output , ADC_CONVST~output, DE1_SoC_TV, 1
instance = comp, \ADC_DIN~output , ADC_DIN~output, DE1_SoC_TV, 1
instance = comp, \ADC_SCLK~output , ADC_SCLK~output, DE1_SoC_TV, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE1_SoC_TV, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE1_SoC_TV, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE1_SoC_TV, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE1_SoC_TV, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE1_SoC_TV, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, DE1_SoC_TV, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE1_SoC_TV, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, DE1_SoC_TV, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE1_SoC_TV, 1
instance = comp, \FAN_CTRL~output , FAN_CTRL~output, DE1_SoC_TV, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE1_SoC_TV, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE1_SoC_TV, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE1_SoC_TV, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE1_SoC_TV, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE1_SoC_TV, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE1_SoC_TV, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE1_SoC_TV, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE1_SoC_TV, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE1_SoC_TV, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE1_SoC_TV, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE1_SoC_TV, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE1_SoC_TV, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE1_SoC_TV, 1
instance = comp, \IRDA_TXD~output , IRDA_TXD~output, DE1_SoC_TV, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE1_SoC_TV, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE1_SoC_TV, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE1_SoC_TV, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE1_SoC_TV, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE1_SoC_TV, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE1_SoC_TV, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE1_SoC_TV, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE1_SoC_TV, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE1_SoC_TV, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE1_SoC_TV, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, DE1_SoC_TV, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, DE1_SoC_TV, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE1_SoC_TV, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE1_SoC_TV, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE1_SoC_TV, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE1_SoC_TV, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE1_SoC_TV, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE1_SoC_TV, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE1_SoC_TV, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, DE1_SoC_TV, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0, DE1_SoC_TV, 1
instance = comp, \u12|Add1~33 , u12|Add1~33, DE1_SoC_TV, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE1_SoC_TV, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, DE1_SoC_TV, 1
instance = comp, \u3|Add0~5 , u3|Add0~5, DE1_SoC_TV, 1
instance = comp, \u3|Add0~1 , u3|Add0~1, DE1_SoC_TV, 1
instance = comp, \TD_HS~input , TD_HS~input, DE1_SoC_TV, 1
instance = comp, \TD_HS~inputCLKENA0 , TD_HS~inputCLKENA0, DE1_SoC_TV, 1
instance = comp, \u2|Add0~29 , u2|Add0~29, DE1_SoC_TV, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE1_SoC_TV, 1
instance = comp, \TD_VS~input , TD_VS~input, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[0] , u2|Stable_Cont[0], DE1_SoC_TV, 1
instance = comp, \u2|Add0~25 , u2|Add0~25, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[1] , u2|Stable_Cont[1], DE1_SoC_TV, 1
instance = comp, \u2|Add0~17 , u2|Add0~17, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[2] , u2|Stable_Cont[2], DE1_SoC_TV, 1
instance = comp, \u2|Add0~21 , u2|Add0~21, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[3] , u2|Stable_Cont[3], DE1_SoC_TV, 1
instance = comp, \u2|Add0~1 , u2|Add0~1, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[4] , u2|Stable_Cont[4], DE1_SoC_TV, 1
instance = comp, \u2|Add0~5 , u2|Add0~5, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[5] , u2|Stable_Cont[5], DE1_SoC_TV, 1
instance = comp, \u2|Add0~9 , u2|Add0~9, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[6] , u2|Stable_Cont[6], DE1_SoC_TV, 1
instance = comp, \u2|Add0~13 , u2|Add0~13, DE1_SoC_TV, 1
instance = comp, \u2|Stable_Cont[7] , u2|Stable_Cont[7], DE1_SoC_TV, 1
instance = comp, \u2|always0~1 , u2|always0~1, DE1_SoC_TV, 1
instance = comp, \u2|always0~2 , u2|always0~2, DE1_SoC_TV, 1
instance = comp, \u2|Pre_VS , u2|Pre_VS, DE1_SoC_TV, 1
instance = comp, \u2|Equal0~0 , u2|Equal0~0, DE1_SoC_TV, 1
instance = comp, \u2|NTSC , u2|NTSC, DE1_SoC_TV, 1
instance = comp, \u2|always0~0 , u2|always0~0, DE1_SoC_TV, 1
instance = comp, \u2|PAL , u2|PAL, DE1_SoC_TV, 1
instance = comp, \u2|oTD_Stable , u2|oTD_Stable, DE1_SoC_TV, 1
instance = comp, \u3|Cont[21] , u3|Cont[21], DE1_SoC_TV, 1
instance = comp, \u3|Cont[12] , u3|Cont[12], DE1_SoC_TV, 1
instance = comp, \u3|Equal0~3 , u3|Equal0~3, DE1_SoC_TV, 1
instance = comp, \u3|Equal0~1 , u3|Equal0~1, DE1_SoC_TV, 1
instance = comp, \u3|Equal0~0 , u3|Equal0~0, DE1_SoC_TV, 1
instance = comp, \u3|Cont[19] , u3|Cont[19], DE1_SoC_TV, 1
instance = comp, \u3|Equal0~2 , u3|Equal0~2, DE1_SoC_TV, 1
instance = comp, \u3|Equal0~4 , u3|Equal0~4, DE1_SoC_TV, 1
instance = comp, \u3|Cont[0]~0 , u3|Cont[0]~0, DE1_SoC_TV, 1
instance = comp, \u3|Cont[0] , u3|Cont[0], DE1_SoC_TV, 1
instance = comp, \u3|Add0~9 , u3|Add0~9, DE1_SoC_TV, 1
instance = comp, \u3|Cont[1] , u3|Cont[1], DE1_SoC_TV, 1
instance = comp, \u3|Add0~33 , u3|Add0~33, DE1_SoC_TV, 1
instance = comp, \u3|Cont[2] , u3|Cont[2], DE1_SoC_TV, 1
instance = comp, \u3|Add0~29 , u3|Add0~29, DE1_SoC_TV, 1
instance = comp, \u3|Cont[3] , u3|Cont[3], DE1_SoC_TV, 1
instance = comp, \u3|Add0~25 , u3|Add0~25, DE1_SoC_TV, 1
instance = comp, \u3|Cont[4] , u3|Cont[4], DE1_SoC_TV, 1
instance = comp, \u3|Add0~21 , u3|Add0~21, DE1_SoC_TV, 1
instance = comp, \u3|Cont[5] , u3|Cont[5], DE1_SoC_TV, 1
instance = comp, \u3|Add0~17 , u3|Add0~17, DE1_SoC_TV, 1
instance = comp, \u3|Cont[6] , u3|Cont[6], DE1_SoC_TV, 1
instance = comp, \u3|Add0~13 , u3|Add0~13, DE1_SoC_TV, 1
instance = comp, \u3|Cont[7] , u3|Cont[7], DE1_SoC_TV, 1
instance = comp, \u3|Add0~81 , u3|Add0~81, DE1_SoC_TV, 1
instance = comp, \u3|Cont[8] , u3|Cont[8], DE1_SoC_TV, 1
instance = comp, \u3|Add0~77 , u3|Add0~77, DE1_SoC_TV, 1
instance = comp, \u3|Cont[9] , u3|Cont[9], DE1_SoC_TV, 1
instance = comp, \u3|Add0~73 , u3|Add0~73, DE1_SoC_TV, 1
instance = comp, \u3|Cont[10] , u3|Cont[10], DE1_SoC_TV, 1
instance = comp, \u3|Add0~69 , u3|Add0~69, DE1_SoC_TV, 1
instance = comp, \u3|Cont[11] , u3|Cont[11], DE1_SoC_TV, 1
instance = comp, \u3|Add0~65 , u3|Add0~65, DE1_SoC_TV, 1
instance = comp, \u3|Cont[12]~DUPLICATE , u3|Cont[12]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u3|Add0~61 , u3|Add0~61, DE1_SoC_TV, 1
instance = comp, \u3|Cont[13] , u3|Cont[13], DE1_SoC_TV, 1
instance = comp, \u3|Add0~57 , u3|Add0~57, DE1_SoC_TV, 1
instance = comp, \u3|Cont[14] , u3|Cont[14], DE1_SoC_TV, 1
instance = comp, \u3|Add0~53 , u3|Add0~53, DE1_SoC_TV, 1
instance = comp, \u3|Cont[15] , u3|Cont[15], DE1_SoC_TV, 1
instance = comp, \u3|Add0~49 , u3|Add0~49, DE1_SoC_TV, 1
instance = comp, \u3|Cont[16] , u3|Cont[16], DE1_SoC_TV, 1
instance = comp, \u3|Add0~45 , u3|Add0~45, DE1_SoC_TV, 1
instance = comp, \u3|Cont[17] , u3|Cont[17], DE1_SoC_TV, 1
instance = comp, \u3|Add0~41 , u3|Add0~41, DE1_SoC_TV, 1
instance = comp, \u3|Cont[18] , u3|Cont[18], DE1_SoC_TV, 1
instance = comp, \u3|Add0~37 , u3|Add0~37, DE1_SoC_TV, 1
instance = comp, \u3|Cont[19]~DUPLICATE , u3|Cont[19]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u3|Cont[20] , u3|Cont[20], DE1_SoC_TV, 1
instance = comp, \u3|Equal0~5 , u3|Equal0~5, DE1_SoC_TV, 1
instance = comp, \u3|oRST_1~0 , u3|oRST_1~0, DE1_SoC_TV, 1
instance = comp, \u3|oRST_1 , u3|oRST_1, DE1_SoC_TV, 1
instance = comp, \u12|Add1~5 , u12|Add1~5, DE1_SoC_TV, 1
instance = comp, \u12|Add1~1 , u12|Add1~1, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[8] , u12|LRCK_1X_DIV[8], DE1_SoC_TV, 1
instance = comp, \u12|LessThan1~0 , u12|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[0] , u12|LRCK_1X_DIV[0], DE1_SoC_TV, 1
instance = comp, \u12|Add1~29 , u12|Add1~29, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[1] , u12|LRCK_1X_DIV[1], DE1_SoC_TV, 1
instance = comp, \u12|Add1~25 , u12|Add1~25, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[2] , u12|LRCK_1X_DIV[2], DE1_SoC_TV, 1
instance = comp, \u12|Add1~21 , u12|Add1~21, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[3] , u12|LRCK_1X_DIV[3], DE1_SoC_TV, 1
instance = comp, \u12|Add1~17 , u12|Add1~17, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[4] , u12|LRCK_1X_DIV[4], DE1_SoC_TV, 1
instance = comp, \u12|Add1~13 , u12|Add1~13, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[5] , u12|LRCK_1X_DIV[5], DE1_SoC_TV, 1
instance = comp, \u12|Add1~9 , u12|Add1~9, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[6] , u12|LRCK_1X_DIV[6], DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X_DIV[7] , u12|LRCK_1X_DIV[7], DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X~0 , u12|LRCK_1X~0, DE1_SoC_TV, 1
instance = comp, \u12|LRCK_1X , u12|LRCK_1X, DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV[1] , u12|BCK_DIV[1], DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV[0]~DUPLICATE , u12|BCK_DIV[0]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV~1 , u12|BCK_DIV~1, DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV[1]~DUPLICATE , u12|BCK_DIV[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV~0 , u12|BCK_DIV~0, DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV[2] , u12|BCK_DIV[2], DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV~2 , u12|BCK_DIV~2, DE1_SoC_TV, 1
instance = comp, \u12|BCK_DIV[0] , u12|BCK_DIV[0], DE1_SoC_TV, 1
instance = comp, \u12|oAUD_BCK~0 , u12|oAUD_BCK~0, DE1_SoC_TV, 1
instance = comp, \u12|oAUD_BCK , u12|oAUD_BCK, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_TV, 1
instance = comp, \u3|oRST_0~0 , u3|oRST_0~0, DE1_SoC_TV, 1
instance = comp, \u3|oRST_0~1 , u3|oRST_0~1, DE1_SoC_TV, 1
instance = comp, \u3|oRST_0 , u3|oRST_0, DE1_SoC_TV, 1
instance = comp, \u6|Add4~1 , u6|Add4~1, DE1_SoC_TV, 1
instance = comp, \u6|Selector11~0 , u6|Selector11~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[0] , u6|ST[0], DE1_SoC_TV, 1
instance = comp, \u6|Pre_WR , u6|Pre_WR, DE1_SoC_TV, 1
instance = comp, \TD_CLK27~inputCLKENA0 , TD_CLK27~inputCLKENA0, DE1_SoC_TV, 1
instance = comp, \u9|Add4~41 , u9|Add4~41, DE1_SoC_TV, 1
instance = comp, \u3|oRST_2~0 , u3|oRST_2~0, DE1_SoC_TV, 1
instance = comp, \u3|oRST_2 , u3|oRST_2, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[8]~DUPLICATE , u9|H_Cont[8]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u9|Add4~9 , u9|Add4~9, DE1_SoC_TV, 1
instance = comp, \u9|Add4~5 , u9|Add4~5, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[6] , u9|H_Cont[6], DE1_SoC_TV, 1
instance = comp, \u9|Add4~1 , u9|Add4~1, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[7] , u9|H_Cont[7], DE1_SoC_TV, 1
instance = comp, \u9|Add4~17 , u9|Add4~17, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[8] , u9|H_Cont[8], DE1_SoC_TV, 1
instance = comp, \u9|Add4~21 , u9|Add4~21, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[9] , u9|H_Cont[9], DE1_SoC_TV, 1
instance = comp, \u9|Add4~13 , u9|Add4~13, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[10] , u9|H_Cont[10], DE1_SoC_TV, 1
instance = comp, \u9|LessThan2~0 , u9|LessThan2~0, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[0] , u9|H_Cont[0], DE1_SoC_TV, 1
instance = comp, \u9|Add4~37 , u9|Add4~37, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[1] , u9|H_Cont[1], DE1_SoC_TV, 1
instance = comp, \u9|Add4~33 , u9|Add4~33, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[2] , u9|H_Cont[2], DE1_SoC_TV, 1
instance = comp, \u9|Add4~29 , u9|Add4~29, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[3]~DUPLICATE , u9|H_Cont[3]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u9|Add4~25 , u9|Add4~25, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[4]~DUPLICATE , u9|H_Cont[4]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[5] , u9|H_Cont[5], DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[4] , u9|H_Cont[4], DE1_SoC_TV, 1
instance = comp, \u9|Equal0~0 , u9|Equal0~0, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[3] , u9|H_Cont[3], DE1_SoC_TV, 1
instance = comp, \u9|Equal0~1 , u9|Equal0~1, DE1_SoC_TV, 1
instance = comp, \u9|oVGA_HS~0 , u9|oVGA_HS~0, DE1_SoC_TV, 1
instance = comp, \u9|oVGA_HS , u9|oVGA_HS, DE1_SoC_TV, 1
instance = comp, \u9|Add5~41 , u9|Add5~41, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[0] , u9|V_Cont[0], DE1_SoC_TV, 1
instance = comp, \u9|Add5~37 , u9|Add5~37, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[1] , u9|V_Cont[1], DE1_SoC_TV, 1
instance = comp, \u9|Add5~13 , u9|Add5~13, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[2] , u9|V_Cont[2], DE1_SoC_TV, 1
instance = comp, \u9|Add5~9 , u9|Add5~9, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[3] , u9|V_Cont[3], DE1_SoC_TV, 1
instance = comp, \u9|Add5~5 , u9|Add5~5, DE1_SoC_TV, 1
instance = comp, \u9|Add5~1 , u9|Add5~1, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[5] , u9|V_Cont[5], DE1_SoC_TV, 1
instance = comp, \u9|Add5~29 , u9|Add5~29, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[6] , u9|V_Cont[6], DE1_SoC_TV, 1
instance = comp, \u9|Add5~33 , u9|Add5~33, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[7] , u9|V_Cont[7], DE1_SoC_TV, 1
instance = comp, \u9|Add5~25 , u9|Add5~25, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[8] , u9|V_Cont[8], DE1_SoC_TV, 1
instance = comp, \u9|Add5~21 , u9|Add5~21, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[9] , u9|V_Cont[9], DE1_SoC_TV, 1
instance = comp, \u9|Add5~17 , u9|Add5~17, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[10] , u9|V_Cont[10], DE1_SoC_TV, 1
instance = comp, \u9|LessThan1~2 , u9|LessThan1~2, DE1_SoC_TV, 1
instance = comp, \u9|LessThan3~0 , u9|LessThan3~0, DE1_SoC_TV, 1
instance = comp, \u9|LessThan3~1 , u9|LessThan3~1, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[4] , u9|V_Cont[4], DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[4]~DUPLICATE , u9|V_Cont[4]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[3]~DUPLICATE , u9|V_Cont[3]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u9|LessThan1~0 , u9|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \u9|LessThan1~1 , u9|LessThan1~1, DE1_SoC_TV, 1
instance = comp, \u6|Equal7~2 , u6|Equal7~2, DE1_SoC_TV, 1
instance = comp, \u6|Equal5~2 , u6|Equal5~2, DE1_SoC_TV, 1
instance = comp, \u6|Equal7~1 , u6|Equal7~1, DE1_SoC_TV, 1
instance = comp, \u6|Equal2~0 , u6|Equal2~0, DE1_SoC_TV, 1
instance = comp, \u6|Read , u6|Read, DE1_SoC_TV, 1
instance = comp, \u6|ST[2]~3 , u6|ST[2]~3, DE1_SoC_TV, 1
instance = comp, \u6|Read~0 , u6|Read~0, DE1_SoC_TV, 1
instance = comp, \u6|Read~DUPLICATE , u6|Read~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], DE1_SoC_TV, 1
instance = comp, \u9|LessThan0~0 , u9|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \u9|LessThan1~3 , u9|LessThan1~3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_TV, 1
instance = comp, \u9|oRequest~0 , u9|oRequest~0, DE1_SoC_TV, 1
instance = comp, \u9|oCurrent_Y[0]~0 , u9|oCurrent_Y[0]~0, DE1_SoC_TV, 1
instance = comp, \u9|oRequest~1 , u9|oRequest~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~34, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~30, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~26, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~22, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~18, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~14, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~10, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 , u6|read_fifo1|dcfifo_component|auto_generated|op_2~5, DE1_SoC_TV, 1
instance = comp, \u6|LessThan5~0 , u6|LessThan5~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 , u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 , u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0 , u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~34, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~30, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~26, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~22, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~18, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~14, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~10, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~1, DE1_SoC_TV, 1
instance = comp, \u6|LessThan6~0 , u6|LessThan6~0, DE1_SoC_TV, 1
instance = comp, \u6|RD_MASK~1 , u6|RD_MASK~1, DE1_SoC_TV, 1
instance = comp, \u6|mLENGTH[7]~1 , u6|mLENGTH[7]~1, DE1_SoC_TV, 1
instance = comp, \u6|mRD~1 , u6|mRD~1, DE1_SoC_TV, 1
instance = comp, \u6|RD_MASK[1] , u6|RD_MASK[1], DE1_SoC_TV, 1
instance = comp, \u6|OUT_VALID~0 , u6|OUT_VALID~0, DE1_SoC_TV, 1
instance = comp, \u6|OUT_VALID , u6|OUT_VALID, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 , u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5 , u6|read_fifo2|dcfifo_component|auto_generated|op_2~5, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1], DE1_SoC_TV, 1
instance = comp, \u4|Add0~1 , u4|Add0~1, DE1_SoC_TV, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[1] , u4|Window[1], DE1_SoC_TV, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[4] , u4|Window[4], DE1_SoC_TV, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[2] , u4|Window[2], DE1_SoC_TV, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[5] , u4|Window[5], DE1_SoC_TV, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[0] , u4|Window[0], DE1_SoC_TV, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[3] , u4|Window[3], DE1_SoC_TV, 1
instance = comp, \u4|Equal0~0 , u4|Equal0~0, DE1_SoC_TV, 1
instance = comp, \u4|Window[11] , u4|Window[11], DE1_SoC_TV, 1
instance = comp, \u4|Window[19]~feeder , u4|Window[19]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[19] , u4|Window[19], DE1_SoC_TV, 1
instance = comp, \u4|Window[10] , u4|Window[10], DE1_SoC_TV, 1
instance = comp, \u4|Window[18]~feeder , u4|Window[18]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[18] , u4|Window[18], DE1_SoC_TV, 1
instance = comp, \u4|Window[13] , u4|Window[13], DE1_SoC_TV, 1
instance = comp, \u4|Window[21]~feeder , u4|Window[21]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[21] , u4|Window[21], DE1_SoC_TV, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[6] , u4|Window[6], DE1_SoC_TV, 1
instance = comp, \u4|Window[14]~feeder , u4|Window[14]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[14] , u4|Window[14], DE1_SoC_TV, 1
instance = comp, \u4|Window[22]~feeder , u4|Window[22]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[22] , u4|Window[22], DE1_SoC_TV, 1
instance = comp, \u4|Window[12] , u4|Window[12], DE1_SoC_TV, 1
instance = comp, \u4|Window[20] , u4|Window[20], DE1_SoC_TV, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE1_SoC_TV, 1
instance = comp, \u4|Window[7] , u4|Window[7], DE1_SoC_TV, 1
instance = comp, \u4|Window[15] , u4|Window[15], DE1_SoC_TV, 1
instance = comp, \u4|Window[23]~feeder , u4|Window[23]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[23] , u4|Window[23], DE1_SoC_TV, 1
instance = comp, \u4|Equal0~2 , u4|Equal0~2, DE1_SoC_TV, 1
instance = comp, \u4|Window[9]~DUPLICATE , u4|Window[9]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u4|Window[17]~feeder , u4|Window[17]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Window[17] , u4|Window[17], DE1_SoC_TV, 1
instance = comp, \u4|Window[8]~DUPLICATE , u4|Window[8]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u4|Window[16] , u4|Window[16], DE1_SoC_TV, 1
instance = comp, \u4|Equal0~3 , u4|Equal0~3, DE1_SoC_TV, 1
instance = comp, \u4|Window[8] , u4|Window[8], DE1_SoC_TV, 1
instance = comp, \u4|Window[9] , u4|Window[9], DE1_SoC_TV, 1
instance = comp, \u4|Equal0~1 , u4|Equal0~1, DE1_SoC_TV, 1
instance = comp, \u4|SAV , u4|SAV, DE1_SoC_TV, 1
instance = comp, \u4|Add0~5 , u4|Add0~5, DE1_SoC_TV, 1
instance = comp, \u4|Add0~41 , u4|Add0~41, DE1_SoC_TV, 1
instance = comp, \u4|Cont[2] , u4|Cont[2], DE1_SoC_TV, 1
instance = comp, \u4|Add0~37 , u4|Add0~37, DE1_SoC_TV, 1
instance = comp, \u4|Cont[3] , u4|Cont[3], DE1_SoC_TV, 1
instance = comp, \u4|Add0~9 , u4|Add0~9, DE1_SoC_TV, 1
instance = comp, \u4|Cont[4] , u4|Cont[4], DE1_SoC_TV, 1
instance = comp, \u4|Add0~13 , u4|Add0~13, DE1_SoC_TV, 1
instance = comp, \u4|Cont[5] , u4|Cont[5], DE1_SoC_TV, 1
instance = comp, \u4|Add0~17 , u4|Add0~17, DE1_SoC_TV, 1
instance = comp, \u4|Cont[6] , u4|Cont[6], DE1_SoC_TV, 1
instance = comp, \u4|Add0~33 , u4|Add0~33, DE1_SoC_TV, 1
instance = comp, \u4|Cont[7] , u4|Cont[7], DE1_SoC_TV, 1
instance = comp, \u4|Add0~29 , u4|Add0~29, DE1_SoC_TV, 1
instance = comp, \u4|Cont[8] , u4|Cont[8], DE1_SoC_TV, 1
instance = comp, \u4|Add0~25 , u4|Add0~25, DE1_SoC_TV, 1
instance = comp, \u4|Cont[9] , u4|Cont[9], DE1_SoC_TV, 1
instance = comp, \u4|Add0~21 , u4|Add0~21, DE1_SoC_TV, 1
instance = comp, \u4|Cont[10] , u4|Cont[10], DE1_SoC_TV, 1
instance = comp, \u4|Add0~65 , u4|Add0~65, DE1_SoC_TV, 1
instance = comp, \u4|Cont[11] , u4|Cont[11], DE1_SoC_TV, 1
instance = comp, \u4|Add0~61 , u4|Add0~61, DE1_SoC_TV, 1
instance = comp, \u4|Cont[12] , u4|Cont[12], DE1_SoC_TV, 1
instance = comp, \u4|Add0~57 , u4|Add0~57, DE1_SoC_TV, 1
instance = comp, \u4|Cont[13] , u4|Cont[13], DE1_SoC_TV, 1
instance = comp, \u4|Add0~53 , u4|Add0~53, DE1_SoC_TV, 1
instance = comp, \u4|Cont[14] , u4|Cont[14], DE1_SoC_TV, 1
instance = comp, \u4|Add0~45 , u4|Add0~45, DE1_SoC_TV, 1
instance = comp, \u4|Cont[15] , u4|Cont[15], DE1_SoC_TV, 1
instance = comp, \u4|Add0~49 , u4|Add0~49, DE1_SoC_TV, 1
instance = comp, \u4|Cont[16] , u4|Cont[16], DE1_SoC_TV, 1
instance = comp, \u4|Add0~69 , u4|Add0~69, DE1_SoC_TV, 1
instance = comp, \u4|Cont[17] , u4|Cont[17], DE1_SoC_TV, 1
instance = comp, \u4|Equal1~0 , u4|Equal1~0, DE1_SoC_TV, 1
instance = comp, \u4|LessThan0~0 , u4|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \u4|LessThan0~1 , u4|LessThan0~1, DE1_SoC_TV, 1
instance = comp, \u4|Cont[8]~0 , u4|Cont[8]~0, DE1_SoC_TV, 1
instance = comp, \u4|Cont[0] , u4|Cont[0], DE1_SoC_TV, 1
instance = comp, \u4|Cont[1] , u4|Cont[1], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[0] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[0], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~10 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~10, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[0] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[0], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~8 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~8, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[2] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[2], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~7 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~7, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[3] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[3], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~DUPLICATE , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~9 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~9, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[1] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[1], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[4] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[4], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~1 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~1, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~0 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[3] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[3], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~1 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~1, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~3 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~3, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~1 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~1, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~1 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~1, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~2 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~2, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[2] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[2], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~2 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~2, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~6 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~6, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1]~DUPLICATE , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~4 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~4, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~5 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~5, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~2 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~2, DE1_SoC_TV, 1
instance = comp, \Equal0~1 , Equal0~1, DE1_SoC_TV, 1
instance = comp, \u4|FVAL~0 , u4|FVAL~0, DE1_SoC_TV, 1
instance = comp, \u4|Equal0~4 , u4|Equal0~4, DE1_SoC_TV, 1
instance = comp, \u4|FVAL , u4|FVAL, DE1_SoC_TV, 1
instance = comp, \u4|Field , u4|Field, DE1_SoC_TV, 1
instance = comp, \u4|Pre_Field , u4|Pre_Field, DE1_SoC_TV, 1
instance = comp, \u4|Start~0 , u4|Start~0, DE1_SoC_TV, 1
instance = comp, \u4|Start , u4|Start, DE1_SoC_TV, 1
instance = comp, \u4|Equal1~1 , u4|Equal1~1, DE1_SoC_TV, 1
instance = comp, \u4|Equal1~2 , u4|Equal1~2, DE1_SoC_TV, 1
instance = comp, \u4|Equal1~3 , u4|Equal1~3, DE1_SoC_TV, 1
instance = comp, \u4|Equal1~4 , u4|Equal1~4, DE1_SoC_TV, 1
instance = comp, \u4|Active_Video~0 , u4|Active_Video~0, DE1_SoC_TV, 1
instance = comp, \u4|Active_Video , u4|Active_Video, DE1_SoC_TV, 1
instance = comp, \u4|always0~0 , u4|always0~0, DE1_SoC_TV, 1
instance = comp, \Equal0~0 , Equal0~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0, DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1] , u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1], DE1_SoC_TV, 1
instance = comp, \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1 , u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1, DE1_SoC_TV, 1
instance = comp, \u4|always0~1 , u4|always0~1, DE1_SoC_TV, 1
instance = comp, \u4|Data_Valid , u4|Data_Valid, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|Equal7~0 , u6|Equal7~0, DE1_SoC_TV, 1
instance = comp, \u6|Write~0 , u6|Write~0, DE1_SoC_TV, 1
instance = comp, \u6|Write~1 , u6|Write~1, DE1_SoC_TV, 1
instance = comp, \u6|Write , u6|Write, DE1_SoC_TV, 1
instance = comp, \u6|IN_REQ~0 , u6|IN_REQ~0, DE1_SoC_TV, 1
instance = comp, \u6|Equal0~2 , u6|Equal0~2, DE1_SoC_TV, 1
instance = comp, \u6|IN_REQ~1 , u6|IN_REQ~1, DE1_SoC_TV, 1
instance = comp, \u6|IN_REQ , u6|IN_REQ, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~34, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~30, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~26, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~22, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~18, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~14, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~10, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~1, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8]~feeder , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 , u6|write_fifo1|dcfifo_component|auto_generated|op_1~5, DE1_SoC_TV, 1
instance = comp, \u6|mLENGTH[7]~0 , u6|mLENGTH[7]~0, DE1_SoC_TV, 1
instance = comp, \u6|mLENGTH[7]~2 , u6|mLENGTH[7]~2, DE1_SoC_TV, 1
instance = comp, \u6|mLENGTH[7] , u6|mLENGTH[7], DE1_SoC_TV, 1
instance = comp, \u6|mRD_DONE~0 , u6|mRD_DONE~0, DE1_SoC_TV, 1
instance = comp, \u6|mRD_DONE , u6|mRD_DONE, DE1_SoC_TV, 1
instance = comp, \u6|RD_MASK~0 , u6|RD_MASK~0, DE1_SoC_TV, 1
instance = comp, \u6|RD_MASK[0] , u6|RD_MASK[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 , u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0 , u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7], DE1_SoC_TV, 1
instance = comp, \u6|WR_MASK[0]~0 , u6|WR_MASK[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|mRD~0 , u6|mRD~0, DE1_SoC_TV, 1
instance = comp, \u6|mRD , u6|mRD, DE1_SoC_TV, 1
instance = comp, \u6|Pre_RD , u6|Pre_RD, DE1_SoC_TV, 1
instance = comp, \u6|ST[2]~1 , u6|ST[2]~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[5] , u6|control1|init_timer[5], DE1_SoC_TV, 1
instance = comp, \u6|control1|LOAD_MODE~2 , u6|control1|LOAD_MODE~2, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~25 , u6|control1|Add1~25, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[1] , u6|control1|init_timer[1], DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan0~0 , u6|control1|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan0~1 , u6|control1|LessThan0~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~21 , u6|control1|Add1~21, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~17 , u6|control1|Add1~17, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[14] , u6|control1|init_timer[14], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~13 , u6|control1|Add1~13, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[15] , u6|control1|init_timer[15], DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[9] , u6|control1|init_timer[9], DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan0~2 , u6|control1|LessThan0~2, DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan0~3 , u6|control1|LessThan0~3, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[0] , u6|control1|init_timer[0], DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[0]~0 , u6|control1|init_timer[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[0]~DUPLICATE , u6|control1|init_timer[0]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~45 , u6|control1|Add1~45, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[2] , u6|control1|init_timer[2], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~33 , u6|control1|Add1~33, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[3] , u6|control1|init_timer[3], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~57 , u6|control1|Add1~57, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[4] , u6|control1|init_timer[4], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~53 , u6|control1|Add1~53, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[5]~DUPLICATE , u6|control1|init_timer[5]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~49 , u6|control1|Add1~49, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[6] , u6|control1|init_timer[6], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~29 , u6|control1|Add1~29, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[7] , u6|control1|init_timer[7], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~41 , u6|control1|Add1~41, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[8] , u6|control1|init_timer[8], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~37 , u6|control1|Add1~37, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[9]~DUPLICATE , u6|control1|init_timer[9]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~9 , u6|control1|Add1~9, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[10] , u6|control1|init_timer[10], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~5 , u6|control1|Add1~5, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[11] , u6|control1|init_timer[11], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add1~1 , u6|control1|Add1~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[12] , u6|control1|init_timer[12], DE1_SoC_TV, 1
instance = comp, \u6|control1|init_timer[13] , u6|control1|init_timer[13], DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan1~0 , u6|control1|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan1~1 , u6|control1|LessThan1~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|LessThan1~2 , u6|control1|LessThan1~2, DE1_SoC_TV, 1
instance = comp, \u6|control1|INIT_REQ , u6|control1|INIT_REQ, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[0] , u6|command1|command_delay[0], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_done~0 , u6|command1|command_done~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_done~DUPLICATE , u6|command1|command_done~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|LOAD_MODE~3 , u6|control1|LOAD_MODE~3, DE1_SoC_TV, 1
instance = comp, \u6|control1|LOAD_MODE~0 , u6|control1|LOAD_MODE~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|LOAD_MODE~1 , u6|control1|LOAD_MODE~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|always3~1 , u6|control1|always3~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|always3~0 , u6|control1|always3~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|always3~2 , u6|control1|always3~2, DE1_SoC_TV, 1
instance = comp, \u6|control1|always3~3 , u6|control1|always3~3, DE1_SoC_TV, 1
instance = comp, \u6|control1|LOAD_MODE~4 , u6|control1|LOAD_MODE~4, DE1_SoC_TV, 1
instance = comp, \u6|control1|LOAD_MODE , u6|control1|LOAD_MODE, DE1_SoC_TV, 1
instance = comp, \u6|command1|always0~0 , u6|command1|always0~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_load_mode , u6|command1|do_load_mode, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_refresh~DUPLICATE , u6|command1|do_refresh~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_reada , u6|command1|do_reada, DE1_SoC_TV, 1
instance = comp, \u6|command1|REF_ACK~0 , u6|command1|REF_ACK~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|REF_ACK , u6|command1|REF_ACK, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[11]~DUPLICATE , u6|control1|timer[11]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~13 , u6|control1|Add0~13, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~3 , u6|control1|timer~3, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[0] , u6|control1|timer[0], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~17 , u6|control1|Add0~17, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~4 , u6|control1|timer~4, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[1] , u6|control1|timer[1], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~25 , u6|control1|Add0~25, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~6 , u6|control1|timer~6, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[2] , u6|control1|timer[2], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~29 , u6|control1|Add0~29, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~7 , u6|control1|timer~7, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[3]~DUPLICATE , u6|control1|timer[3]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~33 , u6|control1|Add0~33, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~8 , u6|control1|timer~8, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[4] , u6|control1|timer[4], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~1 , u6|control1|Add0~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~0 , u6|control1|timer~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[5] , u6|control1|timer[5], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~49 , u6|control1|Add0~49, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~12 , u6|control1|timer~12, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[6] , u6|control1|timer[6], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~45 , u6|control1|Add0~45, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~11 , u6|control1|timer~11, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[7] , u6|control1|timer[7], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~53 , u6|control1|Add0~53, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~13 , u6|control1|timer~13, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[8] , u6|control1|timer[8], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~61 , u6|control1|Add0~61, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~15 , u6|control1|timer~15, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[9] , u6|control1|timer[9], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~21 , u6|control1|Add0~21, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~5 , u6|control1|timer~5, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[10] , u6|control1|timer[10], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~5 , u6|control1|Add0~5, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~1 , u6|control1|timer~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[11] , u6|control1|timer[11], DE1_SoC_TV, 1
instance = comp, \u6|control1|REF_REQ~0 , u6|control1|REF_REQ~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[14]~DUPLICATE , u6|control1|timer[14]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~37 , u6|control1|Add0~37, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~9 , u6|control1|timer~9, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[12]~DUPLICATE , u6|control1|timer[12]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~41 , u6|control1|Add0~41, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~10 , u6|control1|timer~10, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[13] , u6|control1|timer[13], DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~57 , u6|control1|Add0~57, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~14 , u6|control1|timer~14, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[14] , u6|control1|timer[14], DE1_SoC_TV, 1
instance = comp, \u6|control1|Equal3~2 , u6|control1|Equal3~2, DE1_SoC_TV, 1
instance = comp, \u6|control1|Add0~9 , u6|control1|Add0~9, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer~2 , u6|control1|timer~2, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[15] , u6|control1|timer[15], DE1_SoC_TV, 1
instance = comp, \u6|control1|Equal3~0 , u6|control1|Equal3~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[12] , u6|control1|timer[12], DE1_SoC_TV, 1
instance = comp, \u6|control1|timer[3] , u6|control1|timer[3], DE1_SoC_TV, 1
instance = comp, \u6|control1|Equal3~1 , u6|control1|Equal3~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|REF_REQ~1 , u6|control1|REF_REQ~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|REF_REQ , u6|control1|REF_REQ, DE1_SoC_TV, 1
instance = comp, \u6|Selector0~0 , u6|Selector0~0, DE1_SoC_TV, 1
instance = comp, \u6|CMD[1]~0 , u6|CMD[1]~0, DE1_SoC_TV, 1
instance = comp, \u6|CMD[1] , u6|CMD[1], DE1_SoC_TV, 1
instance = comp, \u6|Selector1~0 , u6|Selector1~0, DE1_SoC_TV, 1
instance = comp, \u6|CMD[0] , u6|CMD[0], DE1_SoC_TV, 1
instance = comp, \u6|control1|Equal1~0 , u6|control1|Equal1~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|READA , u6|control1|READA, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_reada~0 , u6|command1|do_reada~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_reada~1 , u6|command1|do_reada~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_reada~DUPLICATE , u6|command1|do_reada~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|control1|PRECHARGE~0 , u6|control1|PRECHARGE~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|PRECHARGE~1 , u6|control1|PRECHARGE~1, DE1_SoC_TV, 1
instance = comp, \u6|control1|PRECHARGE , u6|control1|PRECHARGE, DE1_SoC_TV, 1
instance = comp, \u6|command1|always0~1 , u6|command1|always0~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_precharge , u6|command1|do_precharge, DE1_SoC_TV, 1
instance = comp, \u6|command1|always3~0 , u6|command1|always3~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~7 , u6|command1|command_delay~7, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[7] , u6|command1|command_delay[7], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~6 , u6|command1|command_delay~6, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[6] , u6|command1|command_delay[6], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~5 , u6|command1|command_delay~5, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[5] , u6|command1|command_delay[5], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~4 , u6|command1|command_delay~4, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[4] , u6|command1|command_delay[4], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~3 , u6|command1|command_delay~3, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[3] , u6|command1|command_delay[3], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~2 , u6|command1|command_delay~2, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[2] , u6|command1|command_delay[2], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~1 , u6|command1|command_delay~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[1] , u6|command1|command_delay[1], DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay~0 , u6|command1|command_delay~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_delay[0]~DUPLICATE , u6|command1|command_delay[0]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|command1|always0~4 , u6|command1|always0~4, DE1_SoC_TV, 1
instance = comp, \u6|Equal0~0 , u6|Equal0~0, DE1_SoC_TV, 1
instance = comp, \u6|PM_STOP , u6|PM_STOP, DE1_SoC_TV, 1
instance = comp, \u6|command1|ex_read~0 , u6|command1|ex_read~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|ex_read , u6|command1|ex_read, DE1_SoC_TV, 1
instance = comp, \u6|command1|ex_write~0 , u6|command1|ex_write~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|ex_write , u6|command1|ex_write, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift~4 , u6|command1|rp_shift~4, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift[3] , u6|command1|rp_shift[3], DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift~3 , u6|command1|rp_shift~3, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift[1]~0 , u6|command1|rp_shift[1]~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift[2] , u6|command1|rp_shift[2], DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift~2 , u6|command1|rp_shift~2, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift[1] , u6|command1|rp_shift[1], DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift~1 , u6|command1|rp_shift~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_shift[0] , u6|command1|rp_shift[0], DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_done~0 , u6|command1|rp_done~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|rp_done , u6|command1|rp_done, DE1_SoC_TV, 1
instance = comp, \u6|control1|Equal2~0 , u6|control1|Equal2~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|WRITEA , u6|control1|WRITEA, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_writea~0 , u6|command1|do_writea~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_writea~1 , u6|command1|do_writea~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_writea , u6|command1|do_writea, DE1_SoC_TV, 1
instance = comp, \u6|command1|command_done , u6|command1|command_done, DE1_SoC_TV, 1
instance = comp, \u6|control1|REFRESH~0 , u6|control1|REFRESH~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|REFRESH , u6|control1|REFRESH, DE1_SoC_TV, 1
instance = comp, \u6|command1|always0~2 , u6|command1|always0~2, DE1_SoC_TV, 1
instance = comp, \u6|command1|always0~3 , u6|command1|always0~3, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_refresh , u6|command1|do_refresh, DE1_SoC_TV, 1
instance = comp, \u6|command1|CM_ACK~0 , u6|command1|CM_ACK~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|CM_ACK , u6|command1|CM_ACK, DE1_SoC_TV, 1
instance = comp, \u6|control1|always1~0 , u6|control1|always1~0, DE1_SoC_TV, 1
instance = comp, \u6|control1|CMD_ACK , u6|control1|CMD_ACK, DE1_SoC_TV, 1
instance = comp, \u6|ST[2]~2 , u6|ST[2]~2, DE1_SoC_TV, 1
instance = comp, \u6|ST[2] , u6|ST[2], DE1_SoC_TV, 1
instance = comp, \u6|Add4~13 , u6|Add4~13, DE1_SoC_TV, 1
instance = comp, \u6|Add4~5 , u6|Add4~5, DE1_SoC_TV, 1
instance = comp, \u6|Selector9~0 , u6|Selector9~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[2]~DUPLICATE , u6|ST[2]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|ST[2]~0 , u6|ST[2]~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[1] , u6|ST[1], DE1_SoC_TV, 1
instance = comp, \u6|ST[3] , u6|ST[3], DE1_SoC_TV, 1
instance = comp, \u6|Add4~17 , u6|Add4~17, DE1_SoC_TV, 1
instance = comp, \u6|Selector8~0 , u6|Selector8~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[3]~DUPLICATE , u6|ST[3]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|ST[5]~DUPLICATE , u6|ST[5]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|Add4~33 , u6|Add4~33, DE1_SoC_TV, 1
instance = comp, \u6|Selector7~0 , u6|Selector7~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[4] , u6|ST[4], DE1_SoC_TV, 1
instance = comp, \u6|Add4~29 , u6|Add4~29, DE1_SoC_TV, 1
instance = comp, \u6|Selector6~0 , u6|Selector6~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[5] , u6|ST[5], DE1_SoC_TV, 1
instance = comp, \u6|Add4~37 , u6|Add4~37, DE1_SoC_TV, 1
instance = comp, \u6|Selector5~0 , u6|Selector5~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[6] , u6|ST[6], DE1_SoC_TV, 1
instance = comp, \u6|Add4~9 , u6|Add4~9, DE1_SoC_TV, 1
instance = comp, \u6|Add4~21 , u6|Add4~21, DE1_SoC_TV, 1
instance = comp, \u6|Selector3~0 , u6|Selector3~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[8] , u6|ST[8], DE1_SoC_TV, 1
instance = comp, \u6|ST[6]~DUPLICATE , u6|ST[6]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|ST[9]~DUPLICATE , u6|ST[9]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|Add4~25 , u6|Add4~25, DE1_SoC_TV, 1
instance = comp, \u6|Selector2~0 , u6|Selector2~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[9] , u6|ST[9], DE1_SoC_TV, 1
instance = comp, \u6|Equal5~0 , u6|Equal5~0, DE1_SoC_TV, 1
instance = comp, \u6|Selector4~0 , u6|Selector4~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[7] , u6|ST[7], DE1_SoC_TV, 1
instance = comp, \u6|Equal5~1 , u6|Equal5~1, DE1_SoC_TV, 1
instance = comp, \u6|Selector10~0 , u6|Selector10~0, DE1_SoC_TV, 1
instance = comp, \u6|ST[1]~DUPLICATE , u6|ST[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|mWR_DONE~0 , u6|mWR_DONE~0, DE1_SoC_TV, 1
instance = comp, \u6|mWR_DONE , u6|mWR_DONE, DE1_SoC_TV, 1
instance = comp, \u6|WR_MASK[0]~1 , u6|WR_MASK[0]~1, DE1_SoC_TV, 1
instance = comp, \u6|WR_MASK[0] , u6|WR_MASK[0], DE1_SoC_TV, 1
instance = comp, \~GND , ~GND, DE1_SoC_TV, 1
instance = comp, \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_TV, 1
instance = comp, \u4|Cr[0]~feeder , u4|Cr[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Decoder0~0 , u4|Decoder0~0, DE1_SoC_TV, 1
instance = comp, \u4|Cr[0] , u4|Cr[0], DE1_SoC_TV, 1
instance = comp, \u4|Cb[0]~feeder , u4|Cb[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Cb[0] , u4|Cb[0], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[0]~0 , u4|YCbCr[0]~0, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~1 , u4|YCbCr~1, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[0] , u4|YCbCr[0], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] , u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_TV, 1
instance = comp, \u4|Cr[1] , u4|Cr[1], DE1_SoC_TV, 1
instance = comp, \u4|Cb[1] , u4|Cb[1], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~2 , u4|YCbCr~2, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[1] , u4|YCbCr[1], DE1_SoC_TV, 1
instance = comp, \u4|Cr[2]~feeder , u4|Cr[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Cr[2] , u4|Cr[2], DE1_SoC_TV, 1
instance = comp, \u4|Cb[2] , u4|Cb[2], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~3 , u4|YCbCr~3, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[2] , u4|YCbCr[2], DE1_SoC_TV, 1
instance = comp, \u4|Cb[3]~feeder , u4|Cb[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Cb[3] , u4|Cb[3], DE1_SoC_TV, 1
instance = comp, \u4|Cr[3] , u4|Cr[3], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~4 , u4|YCbCr~4, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[3] , u4|YCbCr[3], DE1_SoC_TV, 1
instance = comp, \u4|Cr[4] , u4|Cr[4], DE1_SoC_TV, 1
instance = comp, \u4|Cb[4] , u4|Cb[4], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~5 , u4|YCbCr~5, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[4] , u4|YCbCr[4], DE1_SoC_TV, 1
instance = comp, \u4|Cb[5] , u4|Cb[5], DE1_SoC_TV, 1
instance = comp, \u4|Cr[5]~feeder , u4|Cr[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Cr[5] , u4|Cr[5], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~6 , u4|YCbCr~6, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[5] , u4|YCbCr[5], DE1_SoC_TV, 1
instance = comp, \u4|Cb[6] , u4|Cb[6], DE1_SoC_TV, 1
instance = comp, \u4|Cr[6] , u4|Cr[6], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~7 , u4|YCbCr~7, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[6] , u4|YCbCr[6], DE1_SoC_TV, 1
instance = comp, \u4|Cb[7]~feeder , u4|Cb[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Cb[7] , u4|Cb[7], DE1_SoC_TV, 1
instance = comp, \u4|Cr[7]~feeder , u4|Cr[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|Cr[7] , u4|Cr[7], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr~8 , u4|YCbCr~8, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[7] , u4|YCbCr[7], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[8]~feeder , u4|YCbCr[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[8] , u4|YCbCr[8], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[9]~feeder , u4|YCbCr[9]~feeder, DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[9] , u4|YCbCr[9], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[10] , u4|YCbCr[10], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[11] , u4|YCbCr[11], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[12] , u4|YCbCr[12], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[13] , u4|YCbCr[13], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[14] , u4|YCbCr[14], DE1_SoC_TV, 1
instance = comp, \u4|YCbCr[15] , u4|YCbCr[15], DE1_SoC_TV, 1
instance = comp, \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[0]~0 , u6|mDATAIN[0]~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_initial , u6|command1|do_initial, DE1_SoC_TV, 1
instance = comp, \u6|command1|oe4~0 , u6|command1|oe4~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|oe4~1 , u6|command1|oe4~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|oe4 , u6|command1|oe4, DE1_SoC_TV, 1
instance = comp, \u6|command1|OE , u6|command1|OE, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[1]~1 , u6|mDATAIN[1]~1, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[2]~2 , u6|mDATAIN[2]~2, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[3]~3 , u6|mDATAIN[3]~3, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[4]~4 , u6|mDATAIN[4]~4, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[5]~5 , u6|mDATAIN[5]~5, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[6]~6 , u6|mDATAIN[6]~6, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[7]~7 , u6|mDATAIN[7]~7, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[8]~8 , u6|mDATAIN[8]~8, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[9]~9 , u6|mDATAIN[9]~9, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[10]~10 , u6|mDATAIN[10]~10, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[11]~11 , u6|mDATAIN[11]~11, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[12]~12 , u6|mDATAIN[12]~12, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[13]~13 , u6|mDATAIN[13]~13, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[14]~14 , u6|mDATAIN[14]~14, DE1_SoC_TV, 1
instance = comp, \u6|mDATAIN[15]~15 , u6|mDATAIN[15]~15, DE1_SoC_TV, 1
instance = comp, \u1|Add0~61 , u1|Add0~61, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[3] , u1|mI2C_CLK_DIV[3], DE1_SoC_TV, 1
instance = comp, \u1|LessThan0~0 , u1|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \u1|Add0~37 , u1|Add0~37, DE1_SoC_TV, 1
instance = comp, \u1|Add0~1 , u1|Add0~1, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[11] , u1|mI2C_CLK_DIV[11], DE1_SoC_TV, 1
instance = comp, \u1|Add0~45 , u1|Add0~45, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[12] , u1|mI2C_CLK_DIV[12], DE1_SoC_TV, 1
instance = comp, \u1|Add0~41 , u1|Add0~41, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[13] , u1|mI2C_CLK_DIV[13], DE1_SoC_TV, 1
instance = comp, \u1|Add0~49 , u1|Add0~49, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[14] , u1|mI2C_CLK_DIV[14], DE1_SoC_TV, 1
instance = comp, \u1|Add0~53 , u1|Add0~53, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[15] , u1|mI2C_CLK_DIV[15], DE1_SoC_TV, 1
instance = comp, \u1|LessThan0~3 , u1|LessThan0~3, DE1_SoC_TV, 1
instance = comp, \u1|LessThan0~1 , u1|LessThan0~1, DE1_SoC_TV, 1
instance = comp, \u1|LessThan0~4 , u1|LessThan0~4, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[0] , u1|mI2C_CLK_DIV[0], DE1_SoC_TV, 1
instance = comp, \u1|Add0~57 , u1|Add0~57, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[1] , u1|mI2C_CLK_DIV[1], DE1_SoC_TV, 1
instance = comp, \u1|Add0~13 , u1|Add0~13, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[2] , u1|mI2C_CLK_DIV[2], DE1_SoC_TV, 1
instance = comp, \u1|Add0~17 , u1|Add0~17, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[3]~DUPLICATE , u1|mI2C_CLK_DIV[3]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u1|Add0~5 , u1|Add0~5, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[4] , u1|mI2C_CLK_DIV[4], DE1_SoC_TV, 1
instance = comp, \u1|Add0~9 , u1|Add0~9, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[5] , u1|mI2C_CLK_DIV[5], DE1_SoC_TV, 1
instance = comp, \u1|Add0~21 , u1|Add0~21, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[6] , u1|mI2C_CLK_DIV[6], DE1_SoC_TV, 1
instance = comp, \u1|Add0~25 , u1|Add0~25, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[7] , u1|mI2C_CLK_DIV[7], DE1_SoC_TV, 1
instance = comp, \u1|Add0~29 , u1|Add0~29, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[8] , u1|mI2C_CLK_DIV[8], DE1_SoC_TV, 1
instance = comp, \u1|Add0~33 , u1|Add0~33, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[9] , u1|mI2C_CLK_DIV[9], DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CLK_DIV[10] , u1|mI2C_CLK_DIV[10], DE1_SoC_TV, 1
instance = comp, \u1|LessThan0~2 , u1|LessThan0~2, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CTRL_CLK~0 , u1|mI2C_CTRL_CLK~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_CTRL_CLK , u1|mI2C_CTRL_CLK, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[2] , u1|u0|SD_COUNTER[2], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[0]~6 , u1|u0|SD_COUNTER[0]~6, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[0]~feeder , u1|u0|SD_COUNTER[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[0] , u1|u0|SD_COUNTER[0], DE1_SoC_TV, 1
instance = comp, \u1|u0|Add0~3 , u1|u0|Add0~3, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[2]~4 , u1|u0|SD_COUNTER[2]~4, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[2]~DUPLICATE , u1|u0|SD_COUNTER[2]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u1|u0|Add0~1 , u1|u0|Add0~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[4]~2 , u1|u0|SD_COUNTER[4]~2, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[4]~DUPLICATE , u1|u0|SD_COUNTER[4]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[4]~0 , u1|u0|SD_COUNTER[4]~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[1]~5 , u1|u0|SD_COUNTER[1]~5, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[1] , u1|u0|SD_COUNTER[1], DE1_SoC_TV, 1
instance = comp, \u1|u0|Selector0~0 , u1|u0|Selector0~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|Selector0~1 , u1|u0|Selector0~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|END~0 , u1|u0|END~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|END , u1|u0|END, DE1_SoC_TV, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK2~0 , u1|u0|ACK2~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|Selector3~0 , u1|u0|Selector3~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK2~1 , u1|u0|ACK2~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK2 , u1|u0|ACK2, DE1_SoC_TV, 1
instance = comp, \u1|u0|Selector4~0 , u1|u0|Selector4~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[4] , u1|u0|SD_COUNTER[4], DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK1~0 , u1|u0|ACK1~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK1~1 , u1|u0|ACK1~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK1 , u1|u0|ACK1, DE1_SoC_TV, 1
instance = comp, \u1|u0|Selector2~0 , u1|u0|Selector2~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[22]~0 , u1|u0|SD[22]~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK3~0 , u1|u0|ACK3~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK3~1 , u1|u0|ACK3~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK3~2 , u1|u0|ACK3~2, DE1_SoC_TV, 1
instance = comp, \u1|u0|ACK3 , u1|u0|ACK3, DE1_SoC_TV, 1
instance = comp, \u1|mSetup_ST~12 , u1|mSetup_ST~12, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[0]~6 , u1|LUT_INDEX[0]~6, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[0]~feeder , u1|LUT_INDEX[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[5]~5 , u1|LUT_INDEX[5]~5, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[0] , u1|LUT_INDEX[0], DE1_SoC_TV, 1
instance = comp, \u1|Add1~0 , u1|Add1~0, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[1]~feeder , u1|LUT_INDEX[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[1] , u1|LUT_INDEX[1], DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[2]~4 , u1|LUT_INDEX[2]~4, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[2] , u1|LUT_INDEX[2], DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[3]~0 , u1|LUT_INDEX[3]~0, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[3]~3 , u1|LUT_INDEX[3]~3, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[3] , u1|LUT_INDEX[3], DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[4]~2 , u1|LUT_INDEX[4]~2, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[4] , u1|LUT_INDEX[4], DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[5]~1 , u1|LUT_INDEX[5]~1, DE1_SoC_TV, 1
instance = comp, \u1|LUT_INDEX[5] , u1|LUT_INDEX[5], DE1_SoC_TV, 1
instance = comp, \u1|LessThan1~0 , u1|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \u1|mSetup_ST.0010 , u1|mSetup_ST.0010, DE1_SoC_TV, 1
instance = comp, \u1|Selector1~0 , u1|Selector1~0, DE1_SoC_TV, 1
instance = comp, \u1|mSetup_ST.0000 , u1|mSetup_ST.0000, DE1_SoC_TV, 1
instance = comp, \u1|Selector2~0 , u1|Selector2~0, DE1_SoC_TV, 1
instance = comp, \u1|mSetup_ST.0001 , u1|mSetup_ST.0001, DE1_SoC_TV, 1
instance = comp, \u1|Selector0~0 , u1|Selector0~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_GO , u1|mI2C_GO, DE1_SoC_TV, 1
instance = comp, \u1|u0|Add0~2 , u1|u0|Add0~2, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[3]~3 , u1|u0|SD_COUNTER[3]~3, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[3] , u1|u0|SD_COUNTER[3], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~0 , u1|u0|Mux0~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|Add0~0 , u1|u0|Add0~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[5]~1 , u1|u0|SD_COUNTER[5]~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD_COUNTER[5] , u1|u0|SD_COUNTER[5], DE1_SoC_TV, 1
instance = comp, \u1|u0|SDO , u1|u0|SDO, DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~1 , u1|u0|Mux0~1, DE1_SoC_TV, 1
instance = comp, \u1|LUT_DATA~0 , u1|LUT_DATA~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[22]~0 , u1|mI2C_DATA[22]~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[15] , u1|mI2C_DATA[15], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[22]~1 , u1|u0|SD[22]~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[15] , u1|u0|SD[15], DE1_SoC_TV, 1
instance = comp, \u1|LessThan2~0 , u1|LessThan2~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[18] , u1|mI2C_DATA[18], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[18] , u1|u0|SD[18], DE1_SoC_TV, 1
instance = comp, \u1|WideOr0~0 , u1|WideOr0~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[14] , u1|mI2C_DATA[14], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[14] , u1|u0|SD[14], DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[22]~1 , u1|mI2C_DATA[22]~1, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[22] , u1|mI2C_DATA[22], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[22] , u1|u0|SD[22], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~3 , u1|u0|Mux0~3, DE1_SoC_TV, 1
instance = comp, \u1|WideOr4~0 , u1|WideOr4~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[10] , u1|mI2C_DATA[10], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[10] , u1|u0|SD[10], DE1_SoC_TV, 1
instance = comp, \u1|WideOr10~0 , u1|WideOr10~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[4] , u1|mI2C_DATA[4], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[4] , u1|u0|SD[4], DE1_SoC_TV, 1
instance = comp, \u1|WideOr11~0 , u1|WideOr11~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[3] , u1|mI2C_DATA[3], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[3] , u1|u0|SD[3], DE1_SoC_TV, 1
instance = comp, \u1|WideOr3~0 , u1|WideOr3~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[11] , u1|mI2C_DATA[11], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[11] , u1|u0|SD[11], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~4 , u1|u0|Mux0~4, DE1_SoC_TV, 1
instance = comp, \u1|WideOr7~0 , u1|WideOr7~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[7] , u1|mI2C_DATA[7], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[7] , u1|u0|SD[7], DE1_SoC_TV, 1
instance = comp, \u1|WideOr14~0 , u1|WideOr14~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[0] , u1|mI2C_DATA[0], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[0] , u1|u0|SD[0], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~5 , u1|u0|Mux0~5, DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~2 , u1|u0|Mux0~2, DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~6 , u1|u0|Mux0~6, DE1_SoC_TV, 1
instance = comp, \u1|WideOr8~0 , u1|WideOr8~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[6] , u1|mI2C_DATA[6], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[6] , u1|u0|SD[6], DE1_SoC_TV, 1
instance = comp, \u1|WideOr9~0 , u1|WideOr9~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[5] , u1|mI2C_DATA[5], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[5] , u1|u0|SD[5], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~9 , u1|u0|Mux0~9, DE1_SoC_TV, 1
instance = comp, \u1|WideOr5~0 , u1|WideOr5~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[9] , u1|mI2C_DATA[9], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[9] , u1|u0|SD[9], DE1_SoC_TV, 1
instance = comp, \u1|WideOr12~0 , u1|WideOr12~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[2] , u1|mI2C_DATA[2], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[2] , u1|u0|SD[2], DE1_SoC_TV, 1
instance = comp, \u1|WideOr13~0 , u1|WideOr13~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[1] , u1|mI2C_DATA[1], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[1] , u1|u0|SD[1], DE1_SoC_TV, 1
instance = comp, \u1|WideOr6~0 , u1|WideOr6~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[8] , u1|mI2C_DATA[8], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[8] , u1|u0|SD[8], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~8 , u1|u0|Mux0~8, DE1_SoC_TV, 1
instance = comp, \u1|WideOr2~0 , u1|WideOr2~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[12] , u1|mI2C_DATA[12], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[12] , u1|u0|SD[12], DE1_SoC_TV, 1
instance = comp, \u1|WideOr1~0 , u1|WideOr1~0, DE1_SoC_TV, 1
instance = comp, \u1|mI2C_DATA[13] , u1|mI2C_DATA[13], DE1_SoC_TV, 1
instance = comp, \u1|u0|SD[13] , u1|u0|SD[13], DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~7 , u1|u0|Mux0~7, DE1_SoC_TV, 1
instance = comp, \u1|u0|Mux0~10 , u1|u0|Mux0~10, DE1_SoC_TV, 1
instance = comp, \u1|u0|SDO~0 , u1|u0|SDO~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|SDO~DUPLICATE , u1|u0|SDO~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|Add11~61 , u6|Add11~61, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[11]~3 , u6|rRD2_ADDR[11]~3, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[7]~11 , u6|rRD1_ADDR[7]~11, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[9]~18 , u6|rRD1_ADDR[9]~18, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[7]~_emulated , u6|rRD1_ADDR[7]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[7]~10 , u6|rRD1_ADDR[7]~10, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[8]~1 , u6|rRD1_ADDR[8]~1, DE1_SoC_TV, 1
instance = comp, \u6|Add11~45 , u6|Add11~45, DE1_SoC_TV, 1
instance = comp, \u6|Add11~49 , u6|Add11~49, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[9]~5 , u6|rRD1_ADDR[9]~5, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[9]~_emulated , u6|rRD1_ADDR[9]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[9]~4 , u6|rRD1_ADDR[9]~4, DE1_SoC_TV, 1
instance = comp, \u6|Add11~53 , u6|Add11~53, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[10]~7 , u6|rRD1_ADDR[10]~7, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[10]~_emulated , u6|rRD1_ADDR[10]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[10]~6 , u6|rRD1_ADDR[10]~6, DE1_SoC_TV, 1
instance = comp, \u6|Add11~1 , u6|Add11~1, DE1_SoC_TV, 1
instance = comp, \u6|mRD_DONE~DUPLICATE , u6|mRD_DONE~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u6|Add11~57 , u6|Add11~57, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[12]~9 , u6|rRD1_ADDR[12]~9, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[12]~_emulated , u6|rRD1_ADDR[12]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[12]~8 , u6|rRD1_ADDR[12]~8, DE1_SoC_TV, 1
instance = comp, \u6|Add11~5 , u6|Add11~5, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[13]~19 , u6|rRD1_ADDR[13]~19, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[13] , u6|rRD1_ADDR[13], DE1_SoC_TV, 1
instance = comp, \u6|Add11~9 , u6|Add11~9, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[14] , u6|rRD1_ADDR[14], DE1_SoC_TV, 1
instance = comp, \u6|Add11~13 , u6|Add11~13, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[15] , u6|rRD1_ADDR[15], DE1_SoC_TV, 1
instance = comp, \u6|Add11~17 , u6|Add11~17, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[16] , u6|rRD1_ADDR[16], DE1_SoC_TV, 1
instance = comp, \u6|Add11~21 , u6|Add11~21, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[17] , u6|rRD1_ADDR[17], DE1_SoC_TV, 1
instance = comp, \u6|Add11~25 , u6|Add11~25, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[18] , u6|rRD1_ADDR[18], DE1_SoC_TV, 1
instance = comp, \u6|Add11~29 , u6|Add11~29, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[19] , u6|rRD1_ADDR[19], DE1_SoC_TV, 1
instance = comp, \u6|Add11~33 , u6|Add11~33, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[20] , u6|rRD1_ADDR[20], DE1_SoC_TV, 1
instance = comp, \u6|Add11~37 , u6|Add11~37, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[21] , u6|rRD1_ADDR[21], DE1_SoC_TV, 1
instance = comp, \u6|Add11~41 , u6|Add11~41, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[22] , u6|rRD1_ADDR[22], DE1_SoC_TV, 1
instance = comp, \u6|LessThan3~3 , u6|LessThan3~3, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[9]~20 , u6|rRD1_ADDR[9]~20, DE1_SoC_TV, 1
instance = comp, \u6|LessThan3~2 , u6|LessThan3~2, DE1_SoC_TV, 1
instance = comp, \u6|LessThan3~1 , u6|LessThan3~1, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[9]~17 , u6|rRD1_ADDR[9]~17, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[11] , u6|rRD1_ADDR[11], DE1_SoC_TV, 1
instance = comp, \u6|LessThan3~0 , u6|LessThan3~0, DE1_SoC_TV, 1
instance = comp, \u6|LessThan3~4 , u6|LessThan3~4, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[8]~3 , u6|rRD1_ADDR[8]~3, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[8]~_emulated , u6|rRD1_ADDR[8]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD1_ADDR[8]~2 , u6|rRD1_ADDR[8]~2, DE1_SoC_TV, 1
instance = comp, \u6|Add13~1 , u6|Add13~1, DE1_SoC_TV, 1
instance = comp, \u6|Add13~5 , u6|Add13~5, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~28 , u6|rRD2_ADDR~28, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~27 , u6|rRD2_ADDR[17]~27, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[9] , u6|rRD2_ADDR[9], DE1_SoC_TV, 1
instance = comp, \u6|Add13~45 , u6|Add13~45, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[10]~1 , u6|rRD2_ADDR[10]~1, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[10]~_emulated , u6|rRD2_ADDR[10]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[10]~0 , u6|rRD2_ADDR[10]~0, DE1_SoC_TV, 1
instance = comp, \u6|Add13~49 , u6|Add13~49, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[11]~5 , u6|rRD2_ADDR[11]~5, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[11]~_emulated , u6|rRD2_ADDR[11]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[11]~4 , u6|rRD2_ADDR[11]~4, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~22 , u6|rRD2_ADDR[17]~22, DE1_SoC_TV, 1
instance = comp, \u6|Add13~61 , u6|Add13~61, DE1_SoC_TV, 1
instance = comp, \u6|Add13~17 , u6|Add13~17, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~31 , u6|rRD2_ADDR~31, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17] , u6|rRD2_ADDR[17], DE1_SoC_TV, 1
instance = comp, \u6|Add13~53 , u6|Add13~53, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[12]~7 , u6|rRD2_ADDR[12]~7, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[12]~_emulated , u6|rRD2_ADDR[12]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[12]~6 , u6|rRD2_ADDR[12]~6, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~23 , u6|rRD2_ADDR[17]~23, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~24 , u6|rRD2_ADDR[17]~24, DE1_SoC_TV, 1
instance = comp, \u6|Add13~9 , u6|Add13~9, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~29 , u6|rRD2_ADDR~29, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[13] , u6|rRD2_ADDR[13], DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~20 , u6|rRD2_ADDR[17]~20, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~21 , u6|rRD2_ADDR[17]~21, DE1_SoC_TV, 1
instance = comp, \u6|Add13~13 , u6|Add13~13, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~30 , u6|rRD2_ADDR~30, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[14] , u6|rRD2_ADDR[14], DE1_SoC_TV, 1
instance = comp, \u6|Add13~57 , u6|Add13~57, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[15]~11 , u6|rRD2_ADDR[15]~11, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[15]~_emulated , u6|rRD2_ADDR[15]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[15]~10 , u6|rRD2_ADDR[15]~10, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[16]~13 , u6|rRD2_ADDR[16]~13, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[16]~_emulated , u6|rRD2_ADDR[16]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[16]~12 , u6|rRD2_ADDR[16]~12, DE1_SoC_TV, 1
instance = comp, \u6|Add13~21 , u6|Add13~21, DE1_SoC_TV, 1
instance = comp, \u6|Add13~25 , u6|Add13~25, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~33 , u6|rRD2_ADDR~33, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[19] , u6|rRD2_ADDR[19], DE1_SoC_TV, 1
instance = comp, \u6|Add13~29 , u6|Add13~29, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~34 , u6|rRD2_ADDR~34, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[20] , u6|rRD2_ADDR[20], DE1_SoC_TV, 1
instance = comp, \u6|Add13~33 , u6|Add13~33, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~35 , u6|rRD2_ADDR~35, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[21] , u6|rRD2_ADDR[21], DE1_SoC_TV, 1
instance = comp, \u6|Add13~37 , u6|Add13~37, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~36 , u6|rRD2_ADDR~36, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[22] , u6|rRD2_ADDR[22], DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~25 , u6|rRD2_ADDR[17]~25, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~32 , u6|rRD2_ADDR~32, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[18] , u6|rRD2_ADDR[18], DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[17]~37 , u6|rRD2_ADDR[17]~37, DE1_SoC_TV, 1
instance = comp, \u6|Add13~41 , u6|Add13~41, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[7]~9 , u6|rRD2_ADDR[7]~9, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[7]~_emulated , u6|rRD2_ADDR[7]~_emulated, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[7]~8 , u6|rRD2_ADDR[7]~8, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR~26 , u6|rRD2_ADDR~26, DE1_SoC_TV, 1
instance = comp, \u6|rRD2_ADDR[8] , u6|rRD2_ADDR[8], DE1_SoC_TV, 1
instance = comp, \u6|Add7~33 , u6|Add7~33, DE1_SoC_TV, 1
instance = comp, \u6|Add7~1 , u6|Add7~1, DE1_SoC_TV, 1
instance = comp, \u6|Add7~5 , u6|Add7~5, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~6 , u6|rWR1_ADDR[17]~6, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[9] , u6|rWR1_ADDR[9], DE1_SoC_TV, 1
instance = comp, \u6|Add7~9 , u6|Add7~9, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[10] , u6|rWR1_ADDR[10], DE1_SoC_TV, 1
instance = comp, \u6|Add7~13 , u6|Add7~13, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[11] , u6|rWR1_ADDR[11], DE1_SoC_TV, 1
instance = comp, \u6|Add7~17 , u6|Add7~17, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[12] , u6|rWR1_ADDR[12], DE1_SoC_TV, 1
instance = comp, \u6|Add7~21 , u6|Add7~21, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[13] , u6|rWR1_ADDR[13], DE1_SoC_TV, 1
instance = comp, \u6|Add7~25 , u6|Add7~25, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[14] , u6|rWR1_ADDR[14], DE1_SoC_TV, 1
instance = comp, \u6|Add7~29 , u6|Add7~29, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[15] , u6|rWR1_ADDR[15], DE1_SoC_TV, 1
instance = comp, \u6|Add7~37 , u6|Add7~37, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[16] , u6|rWR1_ADDR[16], DE1_SoC_TV, 1
instance = comp, \u6|Add7~41 , u6|Add7~41, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17] , u6|rWR1_ADDR[17], DE1_SoC_TV, 1
instance = comp, \u6|Add7~45 , u6|Add7~45, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[18] , u6|rWR1_ADDR[18], DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~2 , u6|rWR1_ADDR[17]~2, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~3 , u6|rWR1_ADDR[17]~3, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~0 , u6|rWR1_ADDR[17]~0, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~1 , u6|rWR1_ADDR[17]~1, DE1_SoC_TV, 1
instance = comp, \u6|Add7~49 , u6|Add7~49, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[19] , u6|rWR1_ADDR[19], DE1_SoC_TV, 1
instance = comp, \u6|Add7~53 , u6|Add7~53, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[20] , u6|rWR1_ADDR[20], DE1_SoC_TV, 1
instance = comp, \u6|Add7~57 , u6|Add7~57, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[21] , u6|rWR1_ADDR[21], DE1_SoC_TV, 1
instance = comp, \u6|Add7~61 , u6|Add7~61, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[22] , u6|rWR1_ADDR[22], DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~4 , u6|rWR1_ADDR[17]~4, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[17]~5 , u6|rWR1_ADDR[17]~5, DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[7] , u6|rWR1_ADDR[7], DE1_SoC_TV, 1
instance = comp, \u6|rWR1_ADDR[8] , u6|rWR1_ADDR[8], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~0 , u6|mADDR~0, DE1_SoC_TV, 1
instance = comp, \u6|mLENGTH[7]~3 , u6|mLENGTH[7]~3, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[8] , u6|mADDR[8], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[8] , u6|control1|SADDR[8], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~0 , u6|command1|SA~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|always4~0 , u6|command1|always4~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[9]~1 , u6|command1|SA[9]~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[0] , u6|command1|SA[0], DE1_SoC_TV, 1
instance = comp, \u6|SA[0]~feeder , u6|SA[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[0] , u6|SA[0], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~1 , u6|mADDR~1, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[9] , u6|mADDR[9], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[9] , u6|control1|SADDR[9], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~2 , u6|command1|SA~2, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[1] , u6|command1|SA[1], DE1_SoC_TV, 1
instance = comp, \u6|SA[1] , u6|SA[1], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~2 , u6|mADDR~2, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[10] , u6|mADDR[10], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[10] , u6|control1|SADDR[10], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~3 , u6|command1|SA~3, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[2] , u6|command1|SA[2], DE1_SoC_TV, 1
instance = comp, \u6|SA[2] , u6|SA[2], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~3 , u6|mADDR~3, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[11] , u6|mADDR[11], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[11]~feeder , u6|control1|SADDR[11]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[11] , u6|control1|SADDR[11], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~4 , u6|command1|SA~4, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[3] , u6|command1|SA[3], DE1_SoC_TV, 1
instance = comp, \u6|SA[3]~feeder , u6|SA[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[3] , u6|SA[3], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~4 , u6|mADDR~4, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[12] , u6|mADDR[12], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[12]~feeder , u6|control1|SADDR[12]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[12] , u6|control1|SADDR[12], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~5 , u6|command1|SA~5, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[4] , u6|command1|SA[4], DE1_SoC_TV, 1
instance = comp, \u6|SA[4]~feeder , u6|SA[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[4] , u6|SA[4], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~5 , u6|mADDR~5, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[13] , u6|mADDR[13], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[13] , u6|control1|SADDR[13], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~6 , u6|command1|SA~6, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[5] , u6|command1|SA[5], DE1_SoC_TV, 1
instance = comp, \u6|SA[5]~feeder , u6|SA[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[5] , u6|SA[5], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~6 , u6|mADDR~6, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[14] , u6|mADDR[14], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[14] , u6|control1|SADDR[14], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~7 , u6|command1|SA~7, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[6] , u6|command1|SA[6], DE1_SoC_TV, 1
instance = comp, \u6|SA[6] , u6|SA[6], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~8 , u6|mADDR~8, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[7] , u6|mADDR[7], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[7] , u6|control1|SADDR[7], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~7 , u6|mADDR~7, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[15] , u6|mADDR[15], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[15] , u6|control1|SADDR[15], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~8 , u6|command1|SA~8, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[7] , u6|command1|SA[7], DE1_SoC_TV, 1
instance = comp, \u6|SA[7]~feeder , u6|SA[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[7] , u6|SA[7], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~9 , u6|mADDR~9, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[16] , u6|mADDR[16], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[16] , u6|control1|SADDR[16], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~9 , u6|command1|SA~9, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[8] , u6|command1|SA[8], DE1_SoC_TV, 1
instance = comp, \u6|SA[8]~feeder , u6|SA[8]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[8] , u6|SA[8], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~10 , u6|mADDR~10, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[17] , u6|mADDR[17], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[17] , u6|control1|SADDR[17], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~10 , u6|command1|SA~10, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[9] , u6|command1|SA[9], DE1_SoC_TV, 1
instance = comp, \u6|Equal0~1 , u6|Equal0~1, DE1_SoC_TV, 1
instance = comp, \u6|SA~0 , u6|SA~0, DE1_SoC_TV, 1
instance = comp, \u6|SA[9] , u6|SA[9], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~11 , u6|mADDR~11, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[18] , u6|mADDR[18], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[18] , u6|control1|SADDR[18], DE1_SoC_TV, 1
instance = comp, \u6|command1|rw_shift[1] , u6|command1|rw_shift[1], DE1_SoC_TV, 1
instance = comp, \u6|command1|rw_shift~0 , u6|command1|rw_shift~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|rw_shift[0] , u6|command1|rw_shift[0], DE1_SoC_TV, 1
instance = comp, \u6|command1|do_rw~0 , u6|command1|do_rw~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|do_rw , u6|command1|do_rw, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~11 , u6|command1|SA~11, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[10] , u6|command1|SA[10], DE1_SoC_TV, 1
instance = comp, \u6|SA[10]~feeder , u6|SA[10]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|SA[10] , u6|SA[10], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~12 , u6|mADDR~12, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[19] , u6|mADDR[19], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[19] , u6|control1|SADDR[19], DE1_SoC_TV, 1
instance = comp, \u6|command1|SA~12 , u6|command1|SA~12, DE1_SoC_TV, 1
instance = comp, \u6|command1|SA[11] , u6|command1|SA[11], DE1_SoC_TV, 1
instance = comp, \u6|SA[11] , u6|SA[11], DE1_SoC_TV, 1
instance = comp, \u6|command1|rw_flag~0 , u6|command1|rw_flag~0, DE1_SoC_TV, 1
instance = comp, \u6|mADDR~13 , u6|mADDR~13, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[20] , u6|mADDR[20], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[20]~feeder , u6|control1|SADDR[20]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[20] , u6|control1|SADDR[20], DE1_SoC_TV, 1
instance = comp, \u6|command1|BA~0 , u6|command1|BA~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|BA[0] , u6|command1|BA[0], DE1_SoC_TV, 1
instance = comp, \u6|BA[0] , u6|BA[0], DE1_SoC_TV, 1
instance = comp, \u6|mADDR~14 , u6|mADDR~14, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[21] , u6|mADDR[21], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[21]~feeder , u6|control1|SADDR[21]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[21] , u6|control1|SADDR[21], DE1_SoC_TV, 1
instance = comp, \u6|command1|BA~1 , u6|command1|BA~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|BA[1] , u6|command1|BA[1], DE1_SoC_TV, 1
instance = comp, \u6|BA[1] , u6|BA[1], DE1_SoC_TV, 1
instance = comp, \u6|command1|CAS_N~0 , u6|command1|CAS_N~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|CAS_N , u6|command1|CAS_N, DE1_SoC_TV, 1
instance = comp, \u6|CAS_N~0 , u6|CAS_N~0, DE1_SoC_TV, 1
instance = comp, \u6|CAS_N , u6|CAS_N, DE1_SoC_TV, 1
instance = comp, \u6|command1|CKE~feeder , u6|command1|CKE~feeder, DE1_SoC_TV, 1
instance = comp, \u6|command1|CKE , u6|command1|CKE, DE1_SoC_TV, 1
instance = comp, \u6|CKE , u6|CKE, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_TV, 1
instance = comp, \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 , u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_TV, 1
instance = comp, \u6|mADDR~15 , u6|mADDR~15, DE1_SoC_TV, 1
instance = comp, \u6|mADDR[22] , u6|mADDR[22], DE1_SoC_TV, 1
instance = comp, \u6|control1|SADDR[22] , u6|control1|SADDR[22], DE1_SoC_TV, 1
instance = comp, \u6|command1|CS_N~0 , u6|command1|CS_N~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|CS_N[0] , u6|command1|CS_N[0], DE1_SoC_TV, 1
instance = comp, \u6|CS_N[0] , u6|CS_N[0], DE1_SoC_TV, 1
instance = comp, \u6|LessThan0~0 , u6|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \u6|DQM~0 , u6|DQM~0, DE1_SoC_TV, 1
instance = comp, \u6|DQM[0]~feeder , u6|DQM[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|DQM[0] , u6|DQM[0], DE1_SoC_TV, 1
instance = comp, \u6|command1|rw_flag~1 , u6|command1|rw_flag~1, DE1_SoC_TV, 1
instance = comp, \u6|command1|rw_flag , u6|command1|rw_flag, DE1_SoC_TV, 1
instance = comp, \u6|command1|RAS_N~0 , u6|command1|RAS_N~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|RAS_N , u6|command1|RAS_N, DE1_SoC_TV, 1
instance = comp, \u6|RAS_N~feeder , u6|RAS_N~feeder, DE1_SoC_TV, 1
instance = comp, \u6|RAS_N , u6|RAS_N, DE1_SoC_TV, 1
instance = comp, \u6|DQM[1] , u6|DQM[1], DE1_SoC_TV, 1
instance = comp, \u6|command1|WE_N~0 , u6|command1|WE_N~0, DE1_SoC_TV, 1
instance = comp, \u6|command1|WE_N , u6|command1|WE_N, DE1_SoC_TV, 1
instance = comp, \u6|WE_N , u6|WE_N, DE1_SoC_TV, 1
instance = comp, \u1|u0|SCLK~0 , u1|u0|SCLK~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|Selector1~0 , u1|u0|Selector1~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|SCLK~1 , u1|u0|SCLK~1, DE1_SoC_TV, 1
instance = comp, \u1|u0|SCLK , u1|u0|SCLK, DE1_SoC_TV, 1
instance = comp, \u1|u0|I2C_SCLK~0 , u1|u0|I2C_SCLK~0, DE1_SoC_TV, 1
instance = comp, \u1|u0|I2C_SCLK~1 , u1|u0|I2C_SCLK~1, DE1_SoC_TV, 1
instance = comp, \SW[8]~input , SW[8]~input, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~21 , img_process_xkw_inst|Add1~21, DE1_SoC_TV, 1
instance = comp, \u9|V_Cont[1]~DUPLICATE , u9|V_Cont[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u9|Add3~5 , u9|Add3~5, DE1_SoC_TV, 1
instance = comp, \u9|Add3~9 , u9|Add3~9, DE1_SoC_TV, 1
instance = comp, \u9|Add3~13 , u9|Add3~13, DE1_SoC_TV, 1
instance = comp, \u9|Add3~17 , u9|Add3~17, DE1_SoC_TV, 1
instance = comp, \u9|Add3~21 , u9|Add3~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~3 , img_process_xkw_inst|always0~3, DE1_SoC_TV, 1
instance = comp, \u9|Add3~25 , u9|Add3~25, DE1_SoC_TV, 1
instance = comp, \u9|Add3~29 , u9|Add3~29, DE1_SoC_TV, 1
instance = comp, \u9|Add3~33 , u9|Add3~33, DE1_SoC_TV, 1
instance = comp, \u9|Add3~1 , u9|Add3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~10 , img_process_xkw_inst|always0~10, DE1_SoC_TV, 1
instance = comp, \u9|H_Cont[0]~DUPLICATE , u9|H_Cont[0]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~21 , img_process_xkw_inst|Add0~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|flag~2 , img_process_xkw_inst|flag~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|flag~3 , img_process_xkw_inst|flag~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|flag[0] , img_process_xkw_inst|flag[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~2 , img_process_xkw_inst|always0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|ofinish[1] , img_process_xkw_inst|edge_detection_inst|ofinish[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|ofinish[1]~1 , img_process_xkw_inst|edge_detection_inst|ofinish[1]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|ofinish[1]~DUPLICATE , img_process_xkw_inst|edge_detection_inst|ofinish[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~0 , img_process_xkw_inst|always0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[0]~2 , img_process_xkw_inst|col[0]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Equal0~0 , img_process_xkw_inst|Equal0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~5 , img_process_xkw_inst|always0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~9 , img_process_xkw_inst|always0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[0]~3 , img_process_xkw_inst|col[0]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~8 , img_process_xkw_inst|always0~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[0]~4 , img_process_xkw_inst|col[0]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[9] , img_process_xkw_inst|col[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~17 , img_process_xkw_inst|Add0~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[1] , img_process_xkw_inst|col[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~37 , img_process_xkw_inst|Add0~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[2] , img_process_xkw_inst|col[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~33 , img_process_xkw_inst|Add0~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[3] , img_process_xkw_inst|col[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~1 , img_process_xkw_inst|Add0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[4] , img_process_xkw_inst|col[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~29 , img_process_xkw_inst|Add0~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[5] , img_process_xkw_inst|col[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~25 , img_process_xkw_inst|Add0~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[6] , img_process_xkw_inst|col[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~9 , img_process_xkw_inst|Add0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[7]~feeder , img_process_xkw_inst|col[7]~feeder, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[7] , img_process_xkw_inst|col[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~13 , img_process_xkw_inst|Add0~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[8] , img_process_xkw_inst|col[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add0~5 , img_process_xkw_inst|Add0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|LessThan0~0 , img_process_xkw_inst|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[9]~DUPLICATE , img_process_xkw_inst|col[9]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[0]~0 , img_process_xkw_inst|col[0]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~4 , img_process_xkw_inst|always0~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~7 , img_process_xkw_inst|always0~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[0]~1 , img_process_xkw_inst|col[0]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[0] , img_process_xkw_inst|col[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|col[6]~DUPLICATE , img_process_xkw_inst|col[6]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|always0~0 , img_process_xkw_inst|edge_detection_inst|always0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|always0~3 , img_process_xkw_inst|edge_detection_inst|always0~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|always0~2 , img_process_xkw_inst|edge_detection_inst|always0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|always0~1 , img_process_xkw_inst|edge_detection_inst|always0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|always0~4 , img_process_xkw_inst|edge_detection_inst|always0~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|ofinish[0]~0 , img_process_xkw_inst|edge_detection_inst|ofinish[0]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|ofinish[0] , img_process_xkw_inst|edge_detection_inst|ofinish[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~6 , img_process_xkw_inst|always0~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|flag~0 , img_process_xkw_inst|flag~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|flag~1 , img_process_xkw_inst|flag~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|flag[1] , img_process_xkw_inst|flag[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|always0~1 , img_process_xkw_inst|always0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[0]~0 , img_process_xkw_inst|row[0]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|LessThan2~0 , img_process_xkw_inst|LessThan2~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[0]~1 , img_process_xkw_inst|row[0]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[0]~2 , img_process_xkw_inst|row[0]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[0]~3 , img_process_xkw_inst|row[0]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[0]~4 , img_process_xkw_inst|row[0]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[0] , img_process_xkw_inst|row[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~37 , img_process_xkw_inst|Add1~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[1] , img_process_xkw_inst|row[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~33 , img_process_xkw_inst|Add1~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[2] , img_process_xkw_inst|row[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~29 , img_process_xkw_inst|Add1~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[3] , img_process_xkw_inst|row[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~25 , img_process_xkw_inst|Add1~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[4] , img_process_xkw_inst|row[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~5 , img_process_xkw_inst|Add1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[5] , img_process_xkw_inst|row[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~9 , img_process_xkw_inst|Add1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[6] , img_process_xkw_inst|row[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~13 , img_process_xkw_inst|Add1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[7]~feeder , img_process_xkw_inst|row[7]~feeder, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[7] , img_process_xkw_inst|row[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~17 , img_process_xkw_inst|Add1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[8] , img_process_xkw_inst|row[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add1~1 , img_process_xkw_inst|Add1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|row[9] , img_process_xkw_inst|row[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~25 , img_process_xkw_inst|Add3~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~29 , img_process_xkw_inst|Add3~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~33 , img_process_xkw_inst|Add3~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~37 , img_process_xkw_inst|Add3~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~41 , img_process_xkw_inst|Add3~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~45 , img_process_xkw_inst|Add3~45, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~17 , img_process_xkw_inst|Add3~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~21 , img_process_xkw_inst|Add3~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~13 , img_process_xkw_inst|Add3~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~5 , img_process_xkw_inst|Add3~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~9 , img_process_xkw_inst|Add3~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Add3~1 , img_process_xkw_inst|Add3~1, DE1_SoC_TV, 1
instance = comp, \SW[9]~input , SW[9]~input, DE1_SoC_TV, 1
instance = comp, \SW[7]~input , SW[7]~input, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|WideOr0~0 , img_process_xkw_inst|dut_img_src|WideOr0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[5] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[4] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[2] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[0] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[1] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|address_reg_a[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode622w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode622w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode684w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode684w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode684w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode684w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a37 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode674w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode674w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode674w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode674w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a36 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a36, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~1 , img_process_xkw_inst|mBlue[2]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode654w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode654w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode654w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode654w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a34 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a34, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode644w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode644w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode644w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a33 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode540w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode540w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode633w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a32 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a32, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode664w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode664w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode664w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode664w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a35 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a35, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l2_w0_n8_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l2_w0_n8_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~2 , img_process_xkw_inst|mBlue[2]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode436w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode436w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode498w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode498w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a21 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode601w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode601w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode508w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a22 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a22, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode611w[3]~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode611w[3]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode518w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode518w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a23 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a23, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode468w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode468w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a18 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a18, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode664w[3]~1 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode664w[3]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode478w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode478w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a19 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a19, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode458w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode458w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a17 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode447w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode447w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a16 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~25 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode488w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode488w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a20 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a20, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~8 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode611w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode611w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a31 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a31, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode601w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode601w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a30 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a30, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode684w[3]~1 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode684w[3]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode591w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode591w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a29 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode561w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode561w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a26 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a26, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode551w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode551w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a25 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode571w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode571w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a27 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a27, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode540w[3]~1 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode540w[3]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode540w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode540w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a24 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a24, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~29 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode581w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode581w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a28 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a28, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~12 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode331w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode331w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a7 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode321w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode321w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a6 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode311w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode311w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a5 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode281w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode281w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a2 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode291w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode291w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a3 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode271w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode271w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a1 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode254w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode254w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a0 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~17 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode301w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode301w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a4 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode405w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode405w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a13 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode415w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode415w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a14 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a14, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode425w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode425w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a15 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a15, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode365w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode365w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a9 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode375w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode375w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a10 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode385w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode385w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a11 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a11, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode354w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode354w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a8 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~21 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode395w[3] , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|rden_decode|w_anode395w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a12 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|ram_block1a12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~16 , img_process_xkw_inst|dut_img_src|img_data_dut9|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~3 , img_process_xkw_inst|mBlue[2]~3, DE1_SoC_TV, 1
instance = comp, \SW[6]~input , SW[6]~input, DE1_SoC_TV, 1
instance = comp, \u9|oRequest , u9|oRequest, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~feeder , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~feeder, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~feeder , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~feeder, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 , u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4 , u11|ALTSHIFT_TAPS_component|auto_generated|dffe4, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 , u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4 , u10|ALTSHIFT_TAPS_component|auto_generated|dffe4, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[0]~feeder , u6|mDATAOUT[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[0] , u6|mDATAOUT[0], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[1]~feeder , u6|mDATAOUT[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[1] , u6|mDATAOUT[1], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[2]~feeder , u6|mDATAOUT[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[2] , u6|mDATAOUT[2], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[3]~feeder , u6|mDATAOUT[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[3] , u6|mDATAOUT[3], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[4] , u6|mDATAOUT[4], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[5] , u6|mDATAOUT[5], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[6]~feeder , u6|mDATAOUT[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[6] , u6|mDATAOUT[6], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[7]~feeder , u6|mDATAOUT[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[7] , u6|mDATAOUT[7], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[8] , u6|mDATAOUT[8], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[9] , u6|mDATAOUT[9], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[10]~feeder , u6|mDATAOUT[10]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[10] , u6|mDATAOUT[10], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[11] , u6|mDATAOUT[11], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[12]~feeder , u6|mDATAOUT[12]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[12] , u6|mDATAOUT[12], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[13]~feeder , u6|mDATAOUT[13]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[13] , u6|mDATAOUT[13], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[14]~feeder , u6|mDATAOUT[14]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[14] , u6|mDATAOUT[14], DE1_SoC_TV, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[15]~feeder , u6|mDATAOUT[15]~feeder, DE1_SoC_TV, 1
instance = comp, \u6|mDATAOUT[15] , u6|mDATAOUT[15], DE1_SoC_TV, 1
instance = comp, \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, DE1_SoC_TV, 1
instance = comp, \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[1]~6 , mYCbCr_d[1]~6, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9], DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[2]~0 , mYCbCr_d[2]~0, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[3]~1 , mYCbCr_d[3]~1, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[4]~2 , mYCbCr_d[4]~2, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[5]~3 , mYCbCr_d[5]~3, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[6]~4 , mYCbCr_d[6]~4, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[7]~5 , mYCbCr_d[7]~5, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[9]~14 , mYCbCr_d[9]~14, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[10]~7 , mYCbCr_d[10]~7, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[11]~8 , mYCbCr_d[11]~8, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 , u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9]~DUPLICATE , u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[0]~13 , mYCbCr_d[0]~13, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[8]~15 , mYCbCr_d[8]~15, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[12]~9 , mYCbCr_d[12]~9, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[13]~10 , mYCbCr_d[13]~10, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[14]~11 , mYCbCr_d[14]~11, DE1_SoC_TV, 1
instance = comp, \mYCbCr_d[15]~12 , mYCbCr_d[15]~12, DE1_SoC_TV, 1
instance = comp, \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 , u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 , u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1, DE1_SoC_TV, 1
instance = comp, \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 , u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0, DE1_SoC_TV, 1
instance = comp, \Add2~38 , Add2~38, DE1_SoC_TV, 1
instance = comp, \Add2~34 , Add2~34, DE1_SoC_TV, 1
instance = comp, \Add2~1 , Add2~1, DE1_SoC_TV, 1
instance = comp, \u7|mCr[0]~feeder , u7|mCr[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u9|oCurrent_X[0]~0 , u9|oCurrent_X[0]~0, DE1_SoC_TV, 1
instance = comp, \u7|mCr[0] , u7|mCr[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \Add2~5 , Add2~5, DE1_SoC_TV, 1
instance = comp, \u7|mCr[1]~feeder , u7|mCr[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u7|mCr[1] , u7|mCr[1], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \Add2~9 , Add2~9, DE1_SoC_TV, 1
instance = comp, \u7|mCr[2] , u7|mCr[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \Add2~13 , Add2~13, DE1_SoC_TV, 1
instance = comp, \u7|mCr[3]~feeder , u7|mCr[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u7|mCr[3] , u7|mCr[3], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \Add2~17 , Add2~17, DE1_SoC_TV, 1
instance = comp, \u7|mCr[4]~feeder , u7|mCr[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u7|mCr[4] , u7|mCr[4], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \Add2~21 , Add2~21, DE1_SoC_TV, 1
instance = comp, \u7|mCr[5] , u7|mCr[5], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \Add2~25 , Add2~25, DE1_SoC_TV, 1
instance = comp, \u7|mCr[6]~feeder , u7|mCr[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u7|mCr[6] , u7|mCr[6], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \Add2~29 , Add2~29, DE1_SoC_TV, 1
instance = comp, \u7|mCr[7] , u7|mCr[7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u7|mCb[0] , u7|mCb[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u7|mCb[1] , u7|mCb[1], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u7|mCb[2] , u7|mCb[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u7|mCb[3] , u7|mCb[3], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u7|mCb[4] , u7|mCb[4], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u7|mCb[5] , u7|mCb[5], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u7|mCb[6] , u7|mCb[6], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u7|mCb[7] , u7|mCb[7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \Add3~38 , Add3~38, DE1_SoC_TV, 1
instance = comp, \Add3~34 , Add3~34, DE1_SoC_TV, 1
instance = comp, \Add3~1 , Add3~1, DE1_SoC_TV, 1
instance = comp, \u7|mY[0] , u7|mY[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \Add3~5 , Add3~5, DE1_SoC_TV, 1
instance = comp, \u7|mY[1] , u7|mY[1], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \Add3~9 , Add3~9, DE1_SoC_TV, 1
instance = comp, \u7|mY[2] , u7|mY[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \Add3~13 , Add3~13, DE1_SoC_TV, 1
instance = comp, \u7|mY[3] , u7|mY[3], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \Add3~17 , Add3~17, DE1_SoC_TV, 1
instance = comp, \u7|mY[4] , u7|mY[4], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \Add3~21 , Add3~21, DE1_SoC_TV, 1
instance = comp, \u7|mY[5] , u7|mY[5], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \Add3~25 , Add3~25, DE1_SoC_TV, 1
instance = comp, \u7|mY[6] , u7|mY[6], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \Add3~29 , Add3~29, DE1_SoC_TV, 1
instance = comp, \u7|mY[7] , u7|mY[7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac, DE1_SoC_TV, 1
instance = comp, \u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac , u8|u2|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac, DE1_SoC_TV, 1
instance = comp, \u8|Add2~102 , u8|Add2~102, DE1_SoC_TV, 1
instance = comp, \u8|Add2~98 , u8|Add2~98, DE1_SoC_TV, 1
instance = comp, \u8|Add2~94 , u8|Add2~94, DE1_SoC_TV, 1
instance = comp, \u8|Add2~90 , u8|Add2~90, DE1_SoC_TV, 1
instance = comp, \u8|Add2~86 , u8|Add2~86, DE1_SoC_TV, 1
instance = comp, \u8|Add2~82 , u8|Add2~82, DE1_SoC_TV, 1
instance = comp, \u8|Add2~73 , u8|Add2~73, DE1_SoC_TV, 1
instance = comp, \u8|Add2~77 , u8|Add2~77, DE1_SoC_TV, 1
instance = comp, \u8|Add2~17 , u8|Add2~17, DE1_SoC_TV, 1
instance = comp, \u8|Add2~45 , u8|Add2~45, DE1_SoC_TV, 1
instance = comp, \u8|Add2~49 , u8|Add2~49, DE1_SoC_TV, 1
instance = comp, \u8|Add2~53 , u8|Add2~53, DE1_SoC_TV, 1
instance = comp, \u8|Add2~57 , u8|Add2~57, DE1_SoC_TV, 1
instance = comp, \u8|Add2~61 , u8|Add2~61, DE1_SoC_TV, 1
instance = comp, \u8|Add2~65 , u8|Add2~65, DE1_SoC_TV, 1
instance = comp, \u8|Add2~69 , u8|Add2~69, DE1_SoC_TV, 1
instance = comp, \u8|Add2~9 , u8|Add2~9, DE1_SoC_TV, 1
instance = comp, \u8|Add2~13 , u8|Add2~13, DE1_SoC_TV, 1
instance = comp, \u8|Add2~5 , u8|Add2~5, DE1_SoC_TV, 1
instance = comp, \u8|Add2~1 , u8|Add2~1, DE1_SoC_TV, 1
instance = comp, \u8|Add2~37 , u8|Add2~37, DE1_SoC_TV, 1
instance = comp, \u8|Add2~33 , u8|Add2~33, DE1_SoC_TV, 1
instance = comp, \u8|Add2~29 , u8|Add2~29, DE1_SoC_TV, 1
instance = comp, \u8|Add2~25 , u8|Add2~25, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[17] , u8|Z_OUT[17], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[15] , u8|Z_OUT[15], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[14] , u8|Z_OUT[14], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[16] , u8|Z_OUT[16], DE1_SoC_TV, 1
instance = comp, \u8|Add2~21 , u8|Add2~21, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[18] , u8|Z_OUT[18], DE1_SoC_TV, 1
instance = comp, \u8|LessThan2~0 , u8|LessThan2~0, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[13] , u8|Z_OUT[13], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[12] , u8|Z_OUT[12], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[10] , u8|Z_OUT[10], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[11] , u8|Z_OUT[11], DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[0] , u8|Z_OUT[0], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~9 , u8|oBlue~9, DE1_SoC_TV, 1
instance = comp, \u8|Add2~41 , u8|Add2~41, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[19] , u8|Z_OUT[19], DE1_SoC_TV, 1
instance = comp, \u8|oBlue[5]~1 , u8|oBlue[5]~1, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[0] , u8|oBlue[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|WideOr1~0 , img_process_xkw_inst|dut_img_src|WideOr1~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[5] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[4] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[2] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[1] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[0] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|address_reg_a[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode674w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode674w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a36 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a36, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode684w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode684w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a37 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode644w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a33 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode633w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a32 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a32, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode664w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode664w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a35 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a35, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode654w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode654w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a34 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a34, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l2_w0_n8_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l2_w0_n8_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode498w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode498w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a21 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode508w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a22 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a22, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode518w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode518w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a23 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a23, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode468w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode468w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a18 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a18, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode478w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode478w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a19 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a19, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode458w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode458w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a17 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode447w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode447w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a16 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~25 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode488w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode488w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a20 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a20, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~8 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode311w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode311w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a5 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode321w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode321w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a6 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode331w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode331w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a7 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode281w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode281w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a2 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode271w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode271w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a1 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode291w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode291w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a3 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode254w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode254w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a0 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~17 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode301w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode301w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a4 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode425w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode425w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a15 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a15, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode415w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode415w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a14 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a14, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode405w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode405w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a13 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode365w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode365w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a9 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode375w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode375w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a10 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode385w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode385w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a11 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a11, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode354w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode354w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a8 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~21 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode395w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode395w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a12 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode611w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode611w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a31 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a31, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode601w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode601w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a30 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a30, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode591w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode591w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a29 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode561w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode561w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a26 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a26, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode571w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode571w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a27 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a27, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode551w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode551w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a25 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode540w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode540w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a24 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a24, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~29 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode581w[3] , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|rden_decode|w_anode581w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a28 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|ram_block1a28, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~12 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~16 , img_process_xkw_inst|dut_img_src|img_data_dut3|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~0 , img_process_xkw_inst|mBlue[2]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|Decoder1~0 , img_process_xkw_inst|dut_img_src|Decoder1~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[2] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[4] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[5] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[1] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode684w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode684w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a37 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[0] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|address_reg_a[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode674w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode674w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a36 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a36, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~4 , img_process_xkw_inst|mBlue[2]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode633w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode633w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a32 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a32, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode654w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode654w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a34 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a34, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode644w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode644w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a33 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode664w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode664w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a35 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a35, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l2_w0_n8_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l2_w0_n8_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~5 , img_process_xkw_inst|mBlue[2]~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode591w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode591w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a29 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode601w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode601w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a30 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a30, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode611w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode611w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a31 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a31, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode561w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode561w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a26 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a26, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode551w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode551w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a25 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode571w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode571w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a27 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a27, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode540w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode540w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a24 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a24, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~29 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode581w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode581w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a28 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a28, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~12 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode331w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode331w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a7 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode321w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode321w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a6 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode311w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode311w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a5 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode281w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode281w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a2 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode271w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode271w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a1 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode291w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode291w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a3 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode254w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode254w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~17 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode301w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode301w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a4 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode405w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode405w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a13 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode415w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode415w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a14 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a14, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode425w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode425w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a15 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a15, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode375w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode375w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a10 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode365w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode365w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a9 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode385w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode385w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a11 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a11, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode354w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode354w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a8 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~21 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode395w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode395w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a12 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode518w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode518w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a23 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a23, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode508w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a22 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a22, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode498w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode498w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a21 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode468w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode468w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a18 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a18, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode478w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode478w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a19 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a19, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode458w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode458w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a17 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode447w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode447w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a16 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~25 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode488w[3] , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|rden_decode|w_anode488w[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a20 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|ram_block1a20, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~8 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~16 , img_process_xkw_inst|dut_img_src|img_data_dut5|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~6 , img_process_xkw_inst|mBlue[2]~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[0]~7 , img_process_xkw_inst|mBlue[0]~7, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[1] , u8|Z_OUT[1], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~10 , u8|oBlue~10, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[1] , u8|oBlue[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[1]~8 , img_process_xkw_inst|mBlue[1]~8, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[2] , u8|Z_OUT[2], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~0 , u8|oBlue~0, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[2] , u8|oBlue[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[2]~9 , img_process_xkw_inst|mBlue[2]~9, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[3] , u8|Z_OUT[3], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~2 , u8|oBlue~2, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[3] , u8|oBlue[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[3]~10 , img_process_xkw_inst|mBlue[3]~10, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[4] , u8|Z_OUT[4], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~3 , u8|oBlue~3, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[4] , u8|oBlue[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[4]~11 , img_process_xkw_inst|mBlue[4]~11, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[5] , u8|Z_OUT[5], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~4 , u8|oBlue~4, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[5] , u8|oBlue[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[5]~12 , img_process_xkw_inst|mBlue[5]~12, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[6] , u8|Z_OUT[6], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~5 , u8|oBlue~5, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[6] , u8|oBlue[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[6]~13 , img_process_xkw_inst|mBlue[6]~13, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[7] , u8|Z_OUT[7], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~6 , u8|oBlue~6, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[7]~feeder , u8|oBlue[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[7] , u8|oBlue[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[7]~14 , img_process_xkw_inst|mBlue[7]~14, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[8] , u8|Z_OUT[8], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~7 , u8|oBlue~7, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[8] , u8|oBlue[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[8]~15 , img_process_xkw_inst|mBlue[8]~15, DE1_SoC_TV, 1
instance = comp, \u8|Z_OUT[9] , u8|Z_OUT[9], DE1_SoC_TV, 1
instance = comp, \u8|oBlue~8 , u8|oBlue~8, DE1_SoC_TV, 1
instance = comp, \u8|oBlue[9] , u8|oBlue[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mBlue[9]~16 , img_process_xkw_inst|mBlue[9]~16, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac, DE1_SoC_TV, 1
instance = comp, \u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac , u8|u1|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac, DE1_SoC_TV, 1
instance = comp, \u8|Add1~98 , u8|Add1~98, DE1_SoC_TV, 1
instance = comp, \u8|Add1~94 , u8|Add1~94, DE1_SoC_TV, 1
instance = comp, \u8|Add1~90 , u8|Add1~90, DE1_SoC_TV, 1
instance = comp, \u8|Add1~86 , u8|Add1~86, DE1_SoC_TV, 1
instance = comp, \u8|Add1~82 , u8|Add1~82, DE1_SoC_TV, 1
instance = comp, \u8|Add1~77 , u8|Add1~77, DE1_SoC_TV, 1
instance = comp, \u8|Add1~73 , u8|Add1~73, DE1_SoC_TV, 1
instance = comp, \u8|Add1~17 , u8|Add1~17, DE1_SoC_TV, 1
instance = comp, \u8|Add1~45 , u8|Add1~45, DE1_SoC_TV, 1
instance = comp, \u8|Add1~49 , u8|Add1~49, DE1_SoC_TV, 1
instance = comp, \u8|Add1~53 , u8|Add1~53, DE1_SoC_TV, 1
instance = comp, \u8|Add1~57 , u8|Add1~57, DE1_SoC_TV, 1
instance = comp, \u8|Add1~61 , u8|Add1~61, DE1_SoC_TV, 1
instance = comp, \u8|Add1~65 , u8|Add1~65, DE1_SoC_TV, 1
instance = comp, \u8|Add1~69 , u8|Add1~69, DE1_SoC_TV, 1
instance = comp, \u8|Add1~25 , u8|Add1~25, DE1_SoC_TV, 1
instance = comp, \u8|Add1~21 , u8|Add1~21, DE1_SoC_TV, 1
instance = comp, \u8|Add1~29 , u8|Add1~29, DE1_SoC_TV, 1
instance = comp, \u8|Add1~33 , u8|Add1~33, DE1_SoC_TV, 1
instance = comp, \u8|Add1~37 , u8|Add1~37, DE1_SoC_TV, 1
instance = comp, \u8|Add1~1 , u8|Add1~1, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[15] , u8|Y_OUT[15], DE1_SoC_TV, 1
instance = comp, \u8|Add1~5 , u8|Add1~5, DE1_SoC_TV, 1
instance = comp, \u8|Add1~9 , u8|Add1~9, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[17] , u8|Y_OUT[17], DE1_SoC_TV, 1
instance = comp, \u8|Add1~13 , u8|Add1~13, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[18] , u8|Y_OUT[18], DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[16] , u8|Y_OUT[16], DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[12] , u8|Y_OUT[12], DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[11] , u8|Y_OUT[11], DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[13] , u8|Y_OUT[13], DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[14] , u8|Y_OUT[14], DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[10] , u8|Y_OUT[10], DE1_SoC_TV, 1
instance = comp, \u8|LessThan1~0 , u8|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[0] , u8|Y_OUT[0], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~9 , u8|oGreen~9, DE1_SoC_TV, 1
instance = comp, \u8|Add1~41 , u8|Add1~41, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[19] , u8|Y_OUT[19], DE1_SoC_TV, 1
instance = comp, \u8|oGreen[0]~1 , u8|oGreen[0]~1, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[0] , u8|oGreen[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[0]~0 , img_process_xkw_inst|mGreen[0]~0, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[1] , u8|Y_OUT[1], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~10 , u8|oGreen~10, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[1] , u8|oGreen[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[1]~1 , img_process_xkw_inst|mGreen[1]~1, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[2] , u8|Y_OUT[2], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~0 , u8|oGreen~0, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[2] , u8|oGreen[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[2]~2 , img_process_xkw_inst|mGreen[2]~2, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[3] , u8|Y_OUT[3], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~2 , u8|oGreen~2, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[3] , u8|oGreen[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[3]~3 , img_process_xkw_inst|mGreen[3]~3, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[4] , u8|Y_OUT[4], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~3 , u8|oGreen~3, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[4] , u8|oGreen[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[4]~4 , img_process_xkw_inst|mGreen[4]~4, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[5] , u8|Y_OUT[5], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~4 , u8|oGreen~4, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[5] , u8|oGreen[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[5]~5 , img_process_xkw_inst|mGreen[5]~5, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[6] , u8|Y_OUT[6], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~5 , u8|oGreen~5, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[6] , u8|oGreen[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[6]~6 , img_process_xkw_inst|mGreen[6]~6, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[7] , u8|Y_OUT[7], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~6 , u8|oGreen~6, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[7] , u8|oGreen[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[7]~7 , img_process_xkw_inst|mGreen[7]~7, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[8] , u8|Y_OUT[8], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~7 , u8|oGreen~7, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[8] , u8|oGreen[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[8]~8 , img_process_xkw_inst|mGreen[8]~8, DE1_SoC_TV, 1
instance = comp, \u8|Y_OUT[9] , u8|Y_OUT[9], DE1_SoC_TV, 1
instance = comp, \u8|oGreen~8 , u8|oGreen~8, DE1_SoC_TV, 1
instance = comp, \u8|oGreen[9] , u8|oGreen[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mGreen[9]~9 , img_process_xkw_inst|mGreen[9]~9, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[7], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][7], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2], DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac, DE1_SoC_TV, 1
instance = comp, \u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac , u8|u0|mac_3_inst|altera_mult_add_component|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac, DE1_SoC_TV, 1
instance = comp, \u8|Add0~102 , u8|Add0~102, DE1_SoC_TV, 1
instance = comp, \u8|Add0~98 , u8|Add0~98, DE1_SoC_TV, 1
instance = comp, \u8|Add0~94 , u8|Add0~94, DE1_SoC_TV, 1
instance = comp, \u8|Add0~90 , u8|Add0~90, DE1_SoC_TV, 1
instance = comp, \u8|Add0~86 , u8|Add0~86, DE1_SoC_TV, 1
instance = comp, \u8|Add0~82 , u8|Add0~82, DE1_SoC_TV, 1
instance = comp, \u8|Add0~77 , u8|Add0~77, DE1_SoC_TV, 1
instance = comp, \u8|Add0~73 , u8|Add0~73, DE1_SoC_TV, 1
instance = comp, \u8|Add0~17 , u8|Add0~17, DE1_SoC_TV, 1
instance = comp, \u8|Add0~45 , u8|Add0~45, DE1_SoC_TV, 1
instance = comp, \u8|Add0~49 , u8|Add0~49, DE1_SoC_TV, 1
instance = comp, \u8|Add0~53 , u8|Add0~53, DE1_SoC_TV, 1
instance = comp, \u8|Add0~57 , u8|Add0~57, DE1_SoC_TV, 1
instance = comp, \u8|Add0~61 , u8|Add0~61, DE1_SoC_TV, 1
instance = comp, \u8|Add0~65 , u8|Add0~65, DE1_SoC_TV, 1
instance = comp, \u8|Add0~69 , u8|Add0~69, DE1_SoC_TV, 1
instance = comp, \u8|Add0~25 , u8|Add0~25, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[10] , u8|X_OUT[10], DE1_SoC_TV, 1
instance = comp, \u8|Add0~21 , u8|Add0~21, DE1_SoC_TV, 1
instance = comp, \u8|Add0~29 , u8|Add0~29, DE1_SoC_TV, 1
instance = comp, \u8|Add0~33 , u8|Add0~33, DE1_SoC_TV, 1
instance = comp, \u8|Add0~37 , u8|Add0~37, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[14] , u8|X_OUT[14], DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[12] , u8|X_OUT[12], DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[13] , u8|X_OUT[13], DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[11] , u8|X_OUT[11], DE1_SoC_TV, 1
instance = comp, \u8|LessThan0~0 , u8|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \u8|Add0~1 , u8|Add0~1, DE1_SoC_TV, 1
instance = comp, \u8|Add0~5 , u8|Add0~5, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[16] , u8|X_OUT[16], DE1_SoC_TV, 1
instance = comp, \u8|Add0~13 , u8|Add0~13, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[17] , u8|X_OUT[17], DE1_SoC_TV, 1
instance = comp, \u8|Add0~9 , u8|Add0~9, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[18] , u8|X_OUT[18], DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[15] , u8|X_OUT[15], DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[0] , u8|X_OUT[0], DE1_SoC_TV, 1
instance = comp, \u8|oRed~9 , u8|oRed~9, DE1_SoC_TV, 1
instance = comp, \u8|Add0~41 , u8|Add0~41, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[19] , u8|X_OUT[19], DE1_SoC_TV, 1
instance = comp, \u8|oRed[5]~1 , u8|oRed[5]~1, DE1_SoC_TV, 1
instance = comp, \u8|oRed[0] , u8|oRed[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[0]~0 , img_process_xkw_inst|mRed[0]~0, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[1] , u8|X_OUT[1], DE1_SoC_TV, 1
instance = comp, \u8|oRed~10 , u8|oRed~10, DE1_SoC_TV, 1
instance = comp, \u8|oRed[1] , u8|oRed[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[1]~1 , img_process_xkw_inst|mRed[1]~1, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[2] , u8|X_OUT[2], DE1_SoC_TV, 1
instance = comp, \u8|oRed~0 , u8|oRed~0, DE1_SoC_TV, 1
instance = comp, \u8|oRed[2] , u8|oRed[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[2]~2 , img_process_xkw_inst|mRed[2]~2, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[3] , u8|X_OUT[3], DE1_SoC_TV, 1
instance = comp, \u8|oRed~2 , u8|oRed~2, DE1_SoC_TV, 1
instance = comp, \u8|oRed[3] , u8|oRed[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[3]~3 , img_process_xkw_inst|mRed[3]~3, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[4] , u8|X_OUT[4], DE1_SoC_TV, 1
instance = comp, \u8|oRed~3 , u8|oRed~3, DE1_SoC_TV, 1
instance = comp, \u8|oRed[4] , u8|oRed[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[4]~4 , img_process_xkw_inst|mRed[4]~4, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[5] , u8|X_OUT[5], DE1_SoC_TV, 1
instance = comp, \u8|oRed~4 , u8|oRed~4, DE1_SoC_TV, 1
instance = comp, \u8|oRed[5] , u8|oRed[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[5]~5 , img_process_xkw_inst|mRed[5]~5, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[6] , u8|X_OUT[6], DE1_SoC_TV, 1
instance = comp, \u8|oRed~5 , u8|oRed~5, DE1_SoC_TV, 1
instance = comp, \u8|oRed[6] , u8|oRed[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[6]~6 , img_process_xkw_inst|mRed[6]~6, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[7] , u8|X_OUT[7], DE1_SoC_TV, 1
instance = comp, \u8|oRed~6 , u8|oRed~6, DE1_SoC_TV, 1
instance = comp, \u8|oRed[7] , u8|oRed[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[7]~7 , img_process_xkw_inst|mRed[7]~7, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[8] , u8|X_OUT[8], DE1_SoC_TV, 1
instance = comp, \u8|oRed~7 , u8|oRed~7, DE1_SoC_TV, 1
instance = comp, \u8|oRed[8] , u8|oRed[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[8]~8 , img_process_xkw_inst|mRed[8]~8, DE1_SoC_TV, 1
instance = comp, \u8|X_OUT[9] , u8|X_OUT[9], DE1_SoC_TV, 1
instance = comp, \u8|oRed~8 , u8|oRed~8, DE1_SoC_TV, 1
instance = comp, \u8|oRed[9] , u8|oRed[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|mRed[9]~9 , img_process_xkw_inst|mRed[9]~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|DUT_GREY|Add0~8 , img_process_xkw_inst|DUT_GREY|Add0~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|DUT_GREY|Mult2~mac , img_process_xkw_inst|DUT_GREY|Mult2~mac, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|LessThan4~0 , img_process_xkw_inst|LessThan4~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~33 , img_process_xkw_inst|edge_detection_inst|Add6~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~29 , img_process_xkw_inst|edge_detection_inst|Add6~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~25 , img_process_xkw_inst|edge_detection_inst|Add6~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~21 , img_process_xkw_inst|edge_detection_inst|Add6~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~17 , img_process_xkw_inst|edge_detection_inst|Add6~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~13 , img_process_xkw_inst|edge_detection_inst|Add6~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~9 , img_process_xkw_inst|edge_detection_inst|Add6~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~5 , img_process_xkw_inst|edge_detection_inst|Add6~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|ofinish[1]~2 , img_process_xkw_inst|edge_detection_inst|ofinish[1]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[7] , img_process_xkw_inst|edge_detection_inst|vCount[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~21 , img_process_xkw_inst|edge_detection_inst|Add4~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[0] , img_process_xkw_inst|edge_detection_inst|vCount[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~25 , img_process_xkw_inst|edge_detection_inst|Add4~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[1] , img_process_xkw_inst|edge_detection_inst|vCount[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~29 , img_process_xkw_inst|edge_detection_inst|Add4~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[2] , img_process_xkw_inst|edge_detection_inst|vCount[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~33 , img_process_xkw_inst|edge_detection_inst|Add4~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[3] , img_process_xkw_inst|edge_detection_inst|vCount[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~37 , img_process_xkw_inst|edge_detection_inst|Add4~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[4] , img_process_xkw_inst|edge_detection_inst|vCount[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~17 , img_process_xkw_inst|edge_detection_inst|Add4~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[5] , img_process_xkw_inst|edge_detection_inst|vCount[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~5 , img_process_xkw_inst|edge_detection_inst|Add4~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[6] , img_process_xkw_inst|edge_detection_inst|vCount[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~9 , img_process_xkw_inst|edge_detection_inst|Add4~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[8] , img_process_xkw_inst|edge_detection_inst|vCount[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~13 , img_process_xkw_inst|edge_detection_inst|Add4~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|vCount[9] , img_process_xkw_inst|edge_detection_inst|vCount[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add4~1 , img_process_xkw_inst|edge_detection_inst|Add4~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan3~0 , img_process_xkw_inst|edge_detection_inst|LessThan3~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan3~1 , img_process_xkw_inst|edge_detection_inst|LessThan3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~8 , img_process_xkw_inst|edge_detection_inst|sum~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[8] , img_process_xkw_inst|edge_detection_inst|hCount[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~21 , img_process_xkw_inst|edge_detection_inst|Add0~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[0] , img_process_xkw_inst|edge_detection_inst|hCount[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~25 , img_process_xkw_inst|edge_detection_inst|Add0~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[1] , img_process_xkw_inst|edge_detection_inst|hCount[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~29 , img_process_xkw_inst|edge_detection_inst|Add0~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[2] , img_process_xkw_inst|edge_detection_inst|hCount[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~33 , img_process_xkw_inst|edge_detection_inst|Add0~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[3] , img_process_xkw_inst|edge_detection_inst|hCount[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~37 , img_process_xkw_inst|edge_detection_inst|Add0~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[4] , img_process_xkw_inst|edge_detection_inst|hCount[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~13 , img_process_xkw_inst|edge_detection_inst|Add0~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[5] , img_process_xkw_inst|edge_detection_inst|hCount[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~17 , img_process_xkw_inst|edge_detection_inst|Add0~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[6] , img_process_xkw_inst|edge_detection_inst|hCount[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~5 , img_process_xkw_inst|edge_detection_inst|Add0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[7] , img_process_xkw_inst|edge_detection_inst|hCount[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~9 , img_process_xkw_inst|edge_detection_inst|Add0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan0~0 , img_process_xkw_inst|edge_detection_inst|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan0~1 , img_process_xkw_inst|edge_detection_inst|LessThan0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|hCount[9] , img_process_xkw_inst|edge_detection_inst|hCount[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add0~1 , img_process_xkw_inst|edge_detection_inst|Add0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan3~2 , img_process_xkw_inst|edge_detection_inst|LessThan3~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan3~3 , img_process_xkw_inst|edge_detection_inst|LessThan3~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan0~2 , img_process_xkw_inst|edge_detection_inst|LessThan0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan0~3 , img_process_xkw_inst|edge_detection_inst|LessThan0~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[7]~6 , img_process_xkw_inst|edge_detection_inst|sum[7]~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[7] , img_process_xkw_inst|edge_detection_inst|sum[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~1 , img_process_xkw_inst|edge_detection_inst|Add1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~0 , img_process_xkw_inst|edge_detection_inst|sum~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[0] , img_process_xkw_inst|edge_detection_inst|sum[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~5 , img_process_xkw_inst|edge_detection_inst|Add1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~1 , img_process_xkw_inst|edge_detection_inst|sum~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[1] , img_process_xkw_inst|edge_detection_inst|sum[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~9 , img_process_xkw_inst|edge_detection_inst|Add1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~2 , img_process_xkw_inst|edge_detection_inst|sum~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[2] , img_process_xkw_inst|edge_detection_inst|sum[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~13 , img_process_xkw_inst|edge_detection_inst|Add1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~3 , img_process_xkw_inst|edge_detection_inst|sum~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[3] , img_process_xkw_inst|edge_detection_inst|sum[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~25 , img_process_xkw_inst|edge_detection_inst|Add1~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~4 , img_process_xkw_inst|edge_detection_inst|sum~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[4] , img_process_xkw_inst|edge_detection_inst|sum[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~29 , img_process_xkw_inst|edge_detection_inst|Add1~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~5 , img_process_xkw_inst|edge_detection_inst|sum~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[5] , img_process_xkw_inst|edge_detection_inst|sum[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~17 , img_process_xkw_inst|edge_detection_inst|Add1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~7 , img_process_xkw_inst|edge_detection_inst|sum~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[6] , img_process_xkw_inst|edge_detection_inst|sum[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~21 , img_process_xkw_inst|edge_detection_inst|Add1~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan1~1 , img_process_xkw_inst|edge_detection_inst|LessThan1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~9 , img_process_xkw_inst|edge_detection_inst|sum~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[8] , img_process_xkw_inst|edge_detection_inst|sum[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~33 , img_process_xkw_inst|edge_detection_inst|Add1~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum~10 , img_process_xkw_inst|edge_detection_inst|sum~10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|sum[9] , img_process_xkw_inst|edge_detection_inst|sum[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add1~37 , img_process_xkw_inst|edge_detection_inst|Add1~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan1~3 , img_process_xkw_inst|edge_detection_inst|LessThan1~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan1~0 , img_process_xkw_inst|edge_detection_inst|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan1~2 , img_process_xkw_inst|edge_detection_inst|LessThan1~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan2~0 , img_process_xkw_inst|edge_detection_inst|LessThan2~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[10]~0 , img_process_xkw_inst|edge_detection_inst|oCol[10]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|edge_flag[1]~0 , img_process_xkw_inst|edge_detection_inst|edge_flag[1]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|edge_flag[1] , img_process_xkw_inst|edge_detection_inst|edge_flag[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[0]~2 , img_process_xkw_inst|edge_detection_inst|oCol[0]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan1~5 , img_process_xkw_inst|edge_detection_inst|LessThan1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|leftEdge~0 , img_process_xkw_inst|edge_detection_inst|leftEdge~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|leftEdge , img_process_xkw_inst|edge_detection_inst|leftEdge, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[10]~1 , img_process_xkw_inst|edge_detection_inst|oCol[10]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[18] , img_process_xkw_inst|edge_detection_inst|oCol[18], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~38 , img_process_xkw_inst|edge_detection_inst|Add5~38, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~33 , img_process_xkw_inst|edge_detection_inst|Add5~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~29 , img_process_xkw_inst|edge_detection_inst|Add5~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~25 , img_process_xkw_inst|edge_detection_inst|Add5~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~21 , img_process_xkw_inst|edge_detection_inst|Add5~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~17 , img_process_xkw_inst|edge_detection_inst|Add5~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~13 , img_process_xkw_inst|edge_detection_inst|Add5~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~9 , img_process_xkw_inst|edge_detection_inst|Add5~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~5 , img_process_xkw_inst|edge_detection_inst|Add5~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|LessThan1~4 , img_process_xkw_inst|edge_detection_inst|LessThan1~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[0]~3 , img_process_xkw_inst|edge_detection_inst|oCol[0]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[8] , img_process_xkw_inst|edge_detection_inst|oCol[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[7] , img_process_xkw_inst|edge_detection_inst|oCol[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[17] , img_process_xkw_inst|edge_detection_inst|oCol[17], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[6] , img_process_xkw_inst|edge_detection_inst|oCol[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[16] , img_process_xkw_inst|edge_detection_inst|oCol[16], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[5] , img_process_xkw_inst|edge_detection_inst|oCol[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[15] , img_process_xkw_inst|edge_detection_inst|oCol[15], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[14] , img_process_xkw_inst|edge_detection_inst|oCol[14], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[4] , img_process_xkw_inst|edge_detection_inst|oCol[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[13] , img_process_xkw_inst|edge_detection_inst|oCol[13], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[3] , img_process_xkw_inst|edge_detection_inst|oCol[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[12] , img_process_xkw_inst|edge_detection_inst|oCol[12], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[2] , img_process_xkw_inst|edge_detection_inst|oCol[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[1] , img_process_xkw_inst|edge_detection_inst|oCol[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[11] , img_process_xkw_inst|edge_detection_inst|oCol[11], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[0]~5 , img_process_xkw_inst|edge_detection_inst|oCol[0]~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[0] , img_process_xkw_inst|edge_detection_inst|oCol[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[10]~4 , img_process_xkw_inst|edge_detection_inst|oCol[10]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[10] , img_process_xkw_inst|edge_detection_inst|oCol[10], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~38 , img_process_xkw_inst|digital_recognition_xkw|Add0~38, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~33 , img_process_xkw_inst|digital_recognition_xkw|Add0~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~29 , img_process_xkw_inst|digital_recognition_xkw|Add0~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~25 , img_process_xkw_inst|digital_recognition_xkw|Add0~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~21 , img_process_xkw_inst|digital_recognition_xkw|Add0~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~17 , img_process_xkw_inst|digital_recognition_xkw|Add0~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~13 , img_process_xkw_inst|digital_recognition_xkw|Add0~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~9 , img_process_xkw_inst|digital_recognition_xkw|Add0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~5 , img_process_xkw_inst|digital_recognition_xkw|Add0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~4 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~5 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~2 , img_process_xkw_inst|digital_recognition_xkw|always0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~38 , img_process_xkw_inst|edge_detection_inst|Add2~38, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~33 , img_process_xkw_inst|edge_detection_inst|Add2~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~29 , img_process_xkw_inst|edge_detection_inst|Add2~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~25 , img_process_xkw_inst|edge_detection_inst|Add2~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~21 , img_process_xkw_inst|edge_detection_inst|Add2~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~17 , img_process_xkw_inst|edge_detection_inst|Add2~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~13 , img_process_xkw_inst|edge_detection_inst|Add2~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~9 , img_process_xkw_inst|edge_detection_inst|Add2~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~1 , img_process_xkw_inst|edge_detection_inst|Add2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|upEdge~0 , img_process_xkw_inst|edge_detection_inst|upEdge~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|upEdge , img_process_xkw_inst|edge_detection_inst|upEdge, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[19]~2 , img_process_xkw_inst|edge_detection_inst|oRow[19]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|edge_flag[0]~1 , img_process_xkw_inst|edge_detection_inst|edge_flag[0]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|edge_flag[0] , img_process_xkw_inst|edge_detection_inst|edge_flag[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[9]~0 , img_process_xkw_inst|edge_detection_inst|oRow[9]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[9]~1 , img_process_xkw_inst|edge_detection_inst|oRow[9]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[8] , img_process_xkw_inst|edge_detection_inst|oRow[8], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[5] , img_process_xkw_inst|edge_detection_inst|oRow[5], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan0~0 , img_process_xkw_inst|digital_recognition_xkw|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[6] , img_process_xkw_inst|edge_detection_inst|oRow[6], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan0~1 , img_process_xkw_inst|digital_recognition_xkw|LessThan0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[4] , img_process_xkw_inst|edge_detection_inst|oRow[4], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[0]~4 , img_process_xkw_inst|edge_detection_inst|oRow[0]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[0] , img_process_xkw_inst|edge_detection_inst|oRow[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[1] , img_process_xkw_inst|edge_detection_inst|oRow[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[2] , img_process_xkw_inst|edge_detection_inst|oRow[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan0~2 , img_process_xkw_inst|digital_recognition_xkw|LessThan0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[3] , img_process_xkw_inst|edge_detection_inst|oRow[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan0~3 , img_process_xkw_inst|digital_recognition_xkw|LessThan0~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[7] , img_process_xkw_inst|edge_detection_inst|oRow[7], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan0~4 , img_process_xkw_inst|digital_recognition_xkw|LessThan0~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add2~5 , img_process_xkw_inst|edge_detection_inst|Add2~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[9] , img_process_xkw_inst|edge_detection_inst|oRow[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan0~5 , img_process_xkw_inst|digital_recognition_xkw|LessThan0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add6~1 , img_process_xkw_inst|edge_detection_inst|Add6~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[19] , img_process_xkw_inst|edge_detection_inst|oCol[19], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add5~1 , img_process_xkw_inst|edge_detection_inst|Add5~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oCol[9] , img_process_xkw_inst|edge_detection_inst|oCol[9], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add0~1 , img_process_xkw_inst|digital_recognition_xkw|Add0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~0 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~4 , img_process_xkw_inst|digital_recognition_xkw|always0~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~3 , img_process_xkw_inst|digital_recognition_xkw|always0~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~5 , img_process_xkw_inst|digital_recognition_xkw|always0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~33 , img_process_xkw_inst|edge_detection_inst|Add3~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~29 , img_process_xkw_inst|edge_detection_inst|Add3~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~25 , img_process_xkw_inst|edge_detection_inst|Add3~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~21 , img_process_xkw_inst|edge_detection_inst|Add3~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~13 , img_process_xkw_inst|edge_detection_inst|Add3~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~17 , img_process_xkw_inst|edge_detection_inst|Add3~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~9 , img_process_xkw_inst|edge_detection_inst|Add3~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[19]~3 , img_process_xkw_inst|edge_detection_inst|oRow[19]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[17] , img_process_xkw_inst|edge_detection_inst|oRow[17], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan1~0 , img_process_xkw_inst|digital_recognition_xkw|LessThan1~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~1 , img_process_xkw_inst|edge_detection_inst|Add3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|Add3~5 , img_process_xkw_inst|edge_detection_inst|Add3~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[19] , img_process_xkw_inst|edge_detection_inst|oRow[19], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[15] , img_process_xkw_inst|edge_detection_inst|oRow[15], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan1~1 , img_process_xkw_inst|digital_recognition_xkw|LessThan1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[16] , img_process_xkw_inst|edge_detection_inst|oRow[16], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[13] , img_process_xkw_inst|edge_detection_inst|oRow[13], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[14] , img_process_xkw_inst|edge_detection_inst|oRow[14], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[12] , img_process_xkw_inst|edge_detection_inst|oRow[12], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[10]~5 , img_process_xkw_inst|edge_detection_inst|oRow[10]~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[10] , img_process_xkw_inst|edge_detection_inst|oRow[10], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[11] , img_process_xkw_inst|edge_detection_inst|oRow[11], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan1~2 , img_process_xkw_inst|digital_recognition_xkw|LessThan1~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan1~3 , img_process_xkw_inst|digital_recognition_xkw|LessThan1~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan1~4 , img_process_xkw_inst|digital_recognition_xkw|LessThan1~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|edge_detection_inst|oRow[18] , img_process_xkw_inst|edge_detection_inst|oRow[18], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan1~5 , img_process_xkw_inst|digital_recognition_xkw|LessThan1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|col1[0]~0 , img_process_xkw_inst|digital_recognition_xkw|col1[0]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|col1[0] , img_process_xkw_inst|digital_recognition_xkw|col1[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|col2[0] , img_process_xkw_inst|digital_recognition_xkw|col2[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[0]~0 , img_process_xkw_inst|digital_recognition_xkw|y1[0]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~9 , img_process_xkw_inst|digital_recognition_xkw|always0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~10 , img_process_xkw_inst|digital_recognition_xkw|always0~10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[1]~2 , img_process_xkw_inst|digital_recognition_xkw|y1[1]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[1] , img_process_xkw_inst|digital_recognition_xkw|y1[1], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[0]~1 , img_process_xkw_inst|digital_recognition_xkw|y1[0]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[0] , img_process_xkw_inst|digital_recognition_xkw|y1[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~41 , img_process_xkw_inst|digital_recognition_xkw|Add1~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~37 , img_process_xkw_inst|digital_recognition_xkw|Add1~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~33 , img_process_xkw_inst|digital_recognition_xkw|Add1~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~21 , img_process_xkw_inst|digital_recognition_xkw|Add1~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~25 , img_process_xkw_inst|digital_recognition_xkw|Add1~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~29 , img_process_xkw_inst|digital_recognition_xkw|Add1~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~13 , img_process_xkw_inst|digital_recognition_xkw|Add1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~17 , img_process_xkw_inst|digital_recognition_xkw|Add1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~9 , img_process_xkw_inst|digital_recognition_xkw|Add1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~1 , img_process_xkw_inst|digital_recognition_xkw|Add1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add1~5 , img_process_xkw_inst|digital_recognition_xkw|Add1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~5 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|op_2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[10]~2 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[10]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[10]~3 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[10]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_3|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[9]~0 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[9]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[9]~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[9]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[13]~4 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[13]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[8]~5 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[8]~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_4|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[13]~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[13]~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[17]~10 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[17]~10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[12]~11 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[12]~11, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_5|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[17]~12 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[17]~12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[21]~7 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[21]~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[16]~8 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[16]~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_6|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[21]~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[21]~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[25]~18 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[25]~18, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[20]~19 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[20]~19, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_7|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[25]~20 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[25]~20, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[29]~15 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[29]~15, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[24]~16 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[24]~16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_8|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[29]~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[29]~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[33]~21 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[33]~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~17 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_9|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[33]~13 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[33]~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[33]~14 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[33]~14, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[37]~22 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|StageOut[37]~22, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~18 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~18, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~14 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~14, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~10 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~6 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div0|auto_generated|divider|divider|add_sub_10|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~29 , img_process_xkw_inst|digital_recognition_xkw|Add2~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~33 , img_process_xkw_inst|digital_recognition_xkw|Add2~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~37 , img_process_xkw_inst|digital_recognition_xkw|Add2~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~21 , img_process_xkw_inst|digital_recognition_xkw|Add2~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~25 , img_process_xkw_inst|digital_recognition_xkw|Add2~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~13 , img_process_xkw_inst|digital_recognition_xkw|Add2~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~1 , img_process_xkw_inst|digital_recognition_xkw|Add2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~5 , img_process_xkw_inst|digital_recognition_xkw|Add2~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~9 , img_process_xkw_inst|digital_recognition_xkw|Add2~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add2~17 , img_process_xkw_inst|digital_recognition_xkw|Add2~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l~5 , img_process_xkw_inst|digital_recognition_xkw|x1_l~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0]~feeder , img_process_xkw_inst|digital_recognition_xkw|row1[0]~feeder, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~1 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~2 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~3 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan6~2 , img_process_xkw_inst|digital_recognition_xkw|LessThan6~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan6~1 , img_process_xkw_inst|digital_recognition_xkw|LessThan6~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan6~3 , img_process_xkw_inst|digital_recognition_xkw|LessThan6~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan6~0 , img_process_xkw_inst|digital_recognition_xkw|LessThan6~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan6~4 , img_process_xkw_inst|digital_recognition_xkw|LessThan6~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan6~5 , img_process_xkw_inst|digital_recognition_xkw|LessThan6~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~0 , img_process_xkw_inst|digital_recognition_xkw|always0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~1 , img_process_xkw_inst|digital_recognition_xkw|always0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|add_sub_1|op_1~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|add_sub_1|op_1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|add_sub_1|op_1~5 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|add_sub_1|op_1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|add_sub_1|op_1~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|add_sub_1|op_1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[3]~2 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[3]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[3]~3 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[3]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_4~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[6]~0 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[6]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[6]~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[6]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_5~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[9]~8 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[9]~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[9]~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[9]~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_6~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[12]~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[12]~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[12]~7 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[12]~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_7~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[15]~4 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[15]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[15]~5 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[15]~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_8~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[18]~14 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[18]~14, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[18]~15 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[18]~15, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_9~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[21]~12 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[21]~12, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[21]~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[21]~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~13 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~9 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_10~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[24]~10 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[24]~10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[24]~11 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[24]~11, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[27]~16 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|StageOut[27]~16, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_2~10 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_2~10, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_2~6 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_2~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_2~1 , img_process_xkw_inst|digital_recognition_xkw|Div1|auto_generated|divider|divider|op_2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~29 , img_process_xkw_inst|digital_recognition_xkw|Add3~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~33 , img_process_xkw_inst|digital_recognition_xkw|Add3~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~37 , img_process_xkw_inst|digital_recognition_xkw|Add3~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~17 , img_process_xkw_inst|digital_recognition_xkw|Add3~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~21 , img_process_xkw_inst|digital_recognition_xkw|Add3~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~25 , img_process_xkw_inst|digital_recognition_xkw|Add3~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~5 , img_process_xkw_inst|digital_recognition_xkw|Add3~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~9 , img_process_xkw_inst|digital_recognition_xkw|Add3~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~13 , img_process_xkw_inst|digital_recognition_xkw|Add3~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Add3~1 , img_process_xkw_inst|digital_recognition_xkw|Add3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~7 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~8 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~9 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan5~6 , img_process_xkw_inst|digital_recognition_xkw|LessThan5~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~11 , img_process_xkw_inst|digital_recognition_xkw|always0~11, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~0 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~1 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~2 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~3 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan7~0 , img_process_xkw_inst|digital_recognition_xkw|LessThan7~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan7~2 , img_process_xkw_inst|digital_recognition_xkw|LessThan7~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan7~1 , img_process_xkw_inst|digital_recognition_xkw|LessThan7~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan7~3 , img_process_xkw_inst|digital_recognition_xkw|LessThan7~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan7~4 , img_process_xkw_inst|digital_recognition_xkw|LessThan7~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~6 , img_process_xkw_inst|digital_recognition_xkw|always0~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0]~3 , img_process_xkw_inst|digital_recognition_xkw|row1[0]~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0]~4 , img_process_xkw_inst|digital_recognition_xkw|row1[0]~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal6~3 , img_process_xkw_inst|digital_recognition_xkw|Equal6~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal6~1 , img_process_xkw_inst|digital_recognition_xkw|Equal6~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0]~1 , img_process_xkw_inst|digital_recognition_xkw|row1[0]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~4 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~5 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|LessThan4~6 , img_process_xkw_inst|digital_recognition_xkw|LessThan4~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~8 , img_process_xkw_inst|digital_recognition_xkw|always0~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0]~0 , img_process_xkw_inst|digital_recognition_xkw|row1[0]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal3~4 , img_process_xkw_inst|digital_recognition_xkw|Equal3~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal3~2 , img_process_xkw_inst|digital_recognition_xkw|Equal3~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal3~0 , img_process_xkw_inst|digital_recognition_xkw|Equal3~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal3~5 , img_process_xkw_inst|digital_recognition_xkw|Equal3~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0]~2 , img_process_xkw_inst|digital_recognition_xkw|row1[0]~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row1[0] , img_process_xkw_inst|digital_recognition_xkw|row1[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|row2[0] , img_process_xkw_inst|digital_recognition_xkw|row2[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l~0 , img_process_xkw_inst|digital_recognition_xkw|x1_l~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l~1 , img_process_xkw_inst|digital_recognition_xkw|x1_l~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l~3 , img_process_xkw_inst|digital_recognition_xkw|x1_l~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l~4 , img_process_xkw_inst|digital_recognition_xkw|x1_l~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l~2 , img_process_xkw_inst|digital_recognition_xkw|x1_l~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_l , img_process_xkw_inst|digital_recognition_xkw|x1_l, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_r~2 , img_process_xkw_inst|digital_recognition_xkw|x1_r~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_r~1 , img_process_xkw_inst|digital_recognition_xkw|x1_r~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal3~1 , img_process_xkw_inst|digital_recognition_xkw|Equal3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_r~0 , img_process_xkw_inst|digital_recognition_xkw|x1_r~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x1_r , img_process_xkw_inst|digital_recognition_xkw|x1_r, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[1]~DUPLICATE , img_process_xkw_inst|digital_recognition_xkw|y1[1]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal3~3 , img_process_xkw_inst|digital_recognition_xkw|Equal3~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal6~2 , img_process_xkw_inst|digital_recognition_xkw|Equal6~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|Equal6~0 , img_process_xkw_inst|digital_recognition_xkw|Equal6~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x2_r~0 , img_process_xkw_inst|digital_recognition_xkw|x2_r~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x2_r~1 , img_process_xkw_inst|digital_recognition_xkw|x2_r~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x2_r , img_process_xkw_inst|digital_recognition_xkw|x2_r, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|always0~7 , img_process_xkw_inst|digital_recognition_xkw|always0~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x2_l~0 , img_process_xkw_inst|digital_recognition_xkw|x2_l~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|x2_l , img_process_xkw_inst|digital_recognition_xkw|x2_l, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|WideOr0~0 , img_process_xkw_inst|digital_recognition_xkw|WideOr0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|oDigital[3] , img_process_xkw_inst|digital_recognition_xkw|oDigital[3], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|WideOr3~0 , img_process_xkw_inst|digital_recognition_xkw|WideOr3~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|oDigital[0] , img_process_xkw_inst|digital_recognition_xkw|oDigital[0], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|WideOr1~0 , img_process_xkw_inst|digital_recognition_xkw|WideOr1~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|oDigital[2] , img_process_xkw_inst|digital_recognition_xkw|oDigital[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|WideOr2~0 , img_process_xkw_inst|digital_recognition_xkw|WideOr2~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|oDigital[1] , img_process_xkw_inst|digital_recognition_xkw|oDigital[1], DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr6~0 , SEG7_LUT_u0|WideOr6~0, DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr5~0 , SEG7_LUT_u0|WideOr5~0, DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr4~0 , SEG7_LUT_u0|WideOr4~0, DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr3~0 , SEG7_LUT_u0|WideOr3~0, DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr2~0 , SEG7_LUT_u0|WideOr2~0, DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr1~0 , SEG7_LUT_u0|WideOr1~0, DE1_SoC_TV, 1
instance = comp, \SEG7_LUT_u0|WideOr0~0 , SEG7_LUT_u0|WideOr0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|digital_recognition_xkw|y1[0]~DUPLICATE , img_process_xkw_inst|digital_recognition_xkw|y1[0]~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \SW[3]~input , SW[3]~input, DE1_SoC_TV, 1
instance = comp, \SW[2]~input , SW[2]~input, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux23~0 , img_process_xkw_inst|Mux23~0, DE1_SoC_TV, 1
instance = comp, \SW[0]~input , SW[0]~input, DE1_SoC_TV, 1
instance = comp, \SW[1]~input , SW[1]~input, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux23~1 , img_process_xkw_inst|Mux23~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~29 , img_process_xkw_inst|rectangle_inst|Add3~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~25 , img_process_xkw_inst|rectangle_inst|Add3~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~21 , img_process_xkw_inst|rectangle_inst|Add3~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~17 , img_process_xkw_inst|rectangle_inst|Add3~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~13 , img_process_xkw_inst|rectangle_inst|Add3~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~9 , img_process_xkw_inst|rectangle_inst|Add3~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~5 , img_process_xkw_inst|rectangle_inst|Add3~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~1 , img_process_xkw_inst|rectangle_inst|Add3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~41 , img_process_xkw_inst|rectangle_inst|Add3~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~33 , img_process_xkw_inst|rectangle_inst|Add3~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add3~37 , img_process_xkw_inst|rectangle_inst|Add3~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan11~3 , img_process_xkw_inst|rectangle_inst|LessThan11~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan11~0 , img_process_xkw_inst|rectangle_inst|LessThan11~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan11~1 , img_process_xkw_inst|rectangle_inst|LessThan11~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan11~2 , img_process_xkw_inst|rectangle_inst|LessThan11~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan11~4 , img_process_xkw_inst|rectangle_inst|LessThan11~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~1 , img_process_xkw_inst|rectangle_inst|always0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~2 , img_process_xkw_inst|rectangle_inst|always0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~41 , img_process_xkw_inst|rectangle_inst|Add4~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~37 , img_process_xkw_inst|rectangle_inst|Add4~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~33 , img_process_xkw_inst|rectangle_inst|Add4~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~29 , img_process_xkw_inst|rectangle_inst|Add4~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~25 , img_process_xkw_inst|rectangle_inst|Add4~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~21 , img_process_xkw_inst|rectangle_inst|Add4~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~17 , img_process_xkw_inst|rectangle_inst|Add4~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~13 , img_process_xkw_inst|rectangle_inst|Add4~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan12~0 , img_process_xkw_inst|rectangle_inst|LessThan12~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan12~2 , img_process_xkw_inst|rectangle_inst|LessThan12~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan12~3 , img_process_xkw_inst|rectangle_inst|LessThan12~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan12~1 , img_process_xkw_inst|rectangle_inst|LessThan12~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan12~4 , img_process_xkw_inst|rectangle_inst|LessThan12~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~9 , img_process_xkw_inst|rectangle_inst|Add4~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~5 , img_process_xkw_inst|rectangle_inst|Add4~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan12~5 , img_process_xkw_inst|rectangle_inst|LessThan12~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~29 , img_process_xkw_inst|rectangle_inst|Add2~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~25 , img_process_xkw_inst|rectangle_inst|Add2~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~21 , img_process_xkw_inst|rectangle_inst|Add2~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~17 , img_process_xkw_inst|rectangle_inst|Add2~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~13 , img_process_xkw_inst|rectangle_inst|Add2~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~9 , img_process_xkw_inst|rectangle_inst|Add2~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~5 , img_process_xkw_inst|rectangle_inst|Add2~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~1 , img_process_xkw_inst|rectangle_inst|Add2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~41 , img_process_xkw_inst|rectangle_inst|Add2~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~33 , img_process_xkw_inst|rectangle_inst|Add2~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add2~37 , img_process_xkw_inst|rectangle_inst|Add2~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan8~5 , img_process_xkw_inst|rectangle_inst|LessThan8~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan7~4 , img_process_xkw_inst|rectangle_inst|LessThan7~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan7~1 , img_process_xkw_inst|rectangle_inst|LessThan7~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan7~2 , img_process_xkw_inst|rectangle_inst|LessThan7~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan7~0 , img_process_xkw_inst|rectangle_inst|LessThan7~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan7~3 , img_process_xkw_inst|rectangle_inst|LessThan7~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan8~2 , img_process_xkw_inst|rectangle_inst|LessThan8~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan8~3 , img_process_xkw_inst|rectangle_inst|LessThan8~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan8~1 , img_process_xkw_inst|rectangle_inst|LessThan8~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan8~4 , img_process_xkw_inst|rectangle_inst|LessThan8~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~9 , img_process_xkw_inst|rectangle_inst|always0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan8~0 , img_process_xkw_inst|rectangle_inst|LessThan8~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~0 , img_process_xkw_inst|rectangle_inst|always0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add4~1 , img_process_xkw_inst|rectangle_inst|Add4~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~37 , img_process_xkw_inst|rectangle_inst|Add5~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~33 , img_process_xkw_inst|rectangle_inst|Add5~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~29 , img_process_xkw_inst|rectangle_inst|Add5~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~25 , img_process_xkw_inst|rectangle_inst|Add5~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~21 , img_process_xkw_inst|rectangle_inst|Add5~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~17 , img_process_xkw_inst|rectangle_inst|Add5~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~13 , img_process_xkw_inst|rectangle_inst|Add5~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~9 , img_process_xkw_inst|rectangle_inst|Add5~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~5 , img_process_xkw_inst|rectangle_inst|Add5~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~1 , img_process_xkw_inst|rectangle_inst|Add5~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add5~41 , img_process_xkw_inst|rectangle_inst|Add5~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~6 , img_process_xkw_inst|rectangle_inst|LessThan9~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~3 , img_process_xkw_inst|rectangle_inst|LessThan9~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~4 , img_process_xkw_inst|rectangle_inst|LessThan9~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~2 , img_process_xkw_inst|rectangle_inst|LessThan9~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~5 , img_process_xkw_inst|rectangle_inst|LessThan9~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~0 , img_process_xkw_inst|rectangle_inst|LessThan9~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~1 , img_process_xkw_inst|rectangle_inst|LessThan9~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan9~7 , img_process_xkw_inst|rectangle_inst|LessThan9~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|oBWrgb[2]~0 , img_process_xkw_inst|rectangle_inst|oBWrgb[2]~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~41 , img_process_xkw_inst|rectangle_inst|Add0~41, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~37 , img_process_xkw_inst|rectangle_inst|Add0~37, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~33 , img_process_xkw_inst|rectangle_inst|Add0~33, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~29 , img_process_xkw_inst|rectangle_inst|Add0~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~25 , img_process_xkw_inst|rectangle_inst|Add0~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~21 , img_process_xkw_inst|rectangle_inst|Add0~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~17 , img_process_xkw_inst|rectangle_inst|Add0~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~13 , img_process_xkw_inst|rectangle_inst|Add0~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~9 , img_process_xkw_inst|rectangle_inst|Add0~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~5 , img_process_xkw_inst|rectangle_inst|Add0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add0~1 , img_process_xkw_inst|rectangle_inst|Add0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan0~3 , img_process_xkw_inst|rectangle_inst|LessThan0~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan0~0 , img_process_xkw_inst|rectangle_inst|LessThan0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan0~1 , img_process_xkw_inst|rectangle_inst|LessThan0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan0~2 , img_process_xkw_inst|rectangle_inst|LessThan0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~6 , img_process_xkw_inst|rectangle_inst|always0~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~7 , img_process_xkw_inst|rectangle_inst|always0~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~25 , img_process_xkw_inst|rectangle_inst|Add1~25, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~21 , img_process_xkw_inst|rectangle_inst|Add1~21, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~17 , img_process_xkw_inst|rectangle_inst|Add1~17, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~13 , img_process_xkw_inst|rectangle_inst|Add1~13, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~9 , img_process_xkw_inst|rectangle_inst|Add1~9, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~5 , img_process_xkw_inst|rectangle_inst|Add1~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~3 , img_process_xkw_inst|rectangle_inst|LessThan6~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~4 , img_process_xkw_inst|rectangle_inst|LessThan6~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~2 , img_process_xkw_inst|rectangle_inst|LessThan6~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~5 , img_process_xkw_inst|rectangle_inst|LessThan6~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~1 , img_process_xkw_inst|rectangle_inst|LessThan6~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~1 , img_process_xkw_inst|rectangle_inst|Add1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|Add1~29 , img_process_xkw_inst|rectangle_inst|Add1~29, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~6 , img_process_xkw_inst|rectangle_inst|LessThan6~6, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~0 , img_process_xkw_inst|rectangle_inst|LessThan6~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan6~7 , img_process_xkw_inst|rectangle_inst|LessThan6~7, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan2~0 , img_process_xkw_inst|rectangle_inst|LessThan2~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan2~1 , img_process_xkw_inst|rectangle_inst|LessThan2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan2~2 , img_process_xkw_inst|rectangle_inst|LessThan2~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan2~3 , img_process_xkw_inst|rectangle_inst|LessThan2~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan2~4 , img_process_xkw_inst|rectangle_inst|LessThan2~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan2~5 , img_process_xkw_inst|rectangle_inst|LessThan2~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~8 , img_process_xkw_inst|rectangle_inst|always0~8, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan3~3 , img_process_xkw_inst|rectangle_inst|LessThan3~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~3 , img_process_xkw_inst|rectangle_inst|always0~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan3~0 , img_process_xkw_inst|rectangle_inst|LessThan3~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan3~1 , img_process_xkw_inst|rectangle_inst|LessThan3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|LessThan3~2 , img_process_xkw_inst|rectangle_inst|LessThan3~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~4 , img_process_xkw_inst|rectangle_inst|always0~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|always0~5 , img_process_xkw_inst|rectangle_inst|always0~5, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|oBWrgb[2]~1 , img_process_xkw_inst|rectangle_inst|oBWrgb[2]~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|rectangle_inst|oBWrgb[2] , img_process_xkw_inst|rectangle_inst|oBWrgb[2], DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux7~0 , img_process_xkw_inst|Mux7~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux7~3 , img_process_xkw_inst|Mux7~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux7~1 , img_process_xkw_inst|Mux7~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux7~2 , img_process_xkw_inst|Mux7~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux7~4 , img_process_xkw_inst|Mux7~4, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux6~1 , img_process_xkw_inst|Mux6~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux6~0 , img_process_xkw_inst|Mux6~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux6~2 , img_process_xkw_inst|Mux6~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux5~1 , img_process_xkw_inst|Mux5~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux5~0 , img_process_xkw_inst|Mux5~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux5~2 , img_process_xkw_inst|Mux5~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux4~0 , img_process_xkw_inst|Mux4~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux4~1 , img_process_xkw_inst|Mux4~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux4~2 , img_process_xkw_inst|Mux4~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux3~1 , img_process_xkw_inst|Mux3~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux3~0 , img_process_xkw_inst|Mux3~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux3~2 , img_process_xkw_inst|Mux3~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux2~1 , img_process_xkw_inst|Mux2~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux2~0 , img_process_xkw_inst|Mux2~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux2~2 , img_process_xkw_inst|Mux2~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux1~0 , img_process_xkw_inst|Mux1~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux1~1 , img_process_xkw_inst|Mux1~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux1~2 , img_process_xkw_inst|Mux1~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux0~1 , img_process_xkw_inst|Mux0~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux0~0 , img_process_xkw_inst|Mux0~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux0~2 , img_process_xkw_inst|Mux0~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux17~0 , img_process_xkw_inst|Mux17~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux17~1 , img_process_xkw_inst|Mux17~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux16~0 , img_process_xkw_inst|Mux16~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux16~1 , img_process_xkw_inst|Mux16~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux15~0 , img_process_xkw_inst|Mux15~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux15~1 , img_process_xkw_inst|Mux15~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux14~0 , img_process_xkw_inst|Mux14~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux14~1 , img_process_xkw_inst|Mux14~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux13~0 , img_process_xkw_inst|Mux13~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux13~1 , img_process_xkw_inst|Mux13~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux12~0 , img_process_xkw_inst|Mux12~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux12~1 , img_process_xkw_inst|Mux12~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux11~0 , img_process_xkw_inst|Mux11~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux11~1 , img_process_xkw_inst|Mux11~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux10~0 , img_process_xkw_inst|Mux10~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux10~1 , img_process_xkw_inst|Mux10~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux27~0 , img_process_xkw_inst|Mux27~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux27~1 , img_process_xkw_inst|Mux27~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux26~0 , img_process_xkw_inst|Mux26~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux26~1 , img_process_xkw_inst|Mux26~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux25~0 , img_process_xkw_inst|Mux25~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux25~1 , img_process_xkw_inst|Mux25~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux24~0 , img_process_xkw_inst|Mux24~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux24~1 , img_process_xkw_inst|Mux24~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux23~2 , img_process_xkw_inst|Mux23~2, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux23~3 , img_process_xkw_inst|Mux23~3, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux22~0 , img_process_xkw_inst|Mux22~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux22~1 , img_process_xkw_inst|Mux22~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux21~0 , img_process_xkw_inst|Mux21~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux21~1 , img_process_xkw_inst|Mux21~1, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux20~0 , img_process_xkw_inst|Mux20~0, DE1_SoC_TV, 1
instance = comp, \img_process_xkw_inst|Mux20~1 , img_process_xkw_inst|Mux20~1, DE1_SoC_TV, 1
instance = comp, \u9|Equal2~0 , u9|Equal2~0, DE1_SoC_TV, 1
instance = comp, \u9|oVGA_VS , u9|oVGA_VS, DE1_SoC_TV, 1
instance = comp, \u9|oVGA_VS~0 , u9|oVGA_VS~0, DE1_SoC_TV, 1
instance = comp, \u9|oVGA_VS~DUPLICATE , u9|oVGA_VS~DUPLICATE, DE1_SoC_TV, 1
instance = comp, \ADC_DOUT~input , ADC_DOUT~input, DE1_SoC_TV, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE1_SoC_TV, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE1_SoC_TV, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE1_SoC_TV, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE1_SoC_TV, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE1_SoC_TV, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE1_SoC_TV, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE1_SoC_TV, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE1_SoC_TV, 1
instance = comp, \SW[4]~input , SW[4]~input, DE1_SoC_TV, 1
instance = comp, \SW[5]~input , SW[5]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, DE1_SoC_TV, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, DE1_SoC_TV, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE1_SoC_TV, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE1_SoC_TV, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE1_SoC_TV, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE1_SoC_TV, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE1_SoC_TV, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE1_SoC_TV, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE1_SoC_TV, 1
