<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>V</title><link rel="Prev" href="glossary.44.20.htm" title="Previous" /><link rel="Next" href="glossary.44.22.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/glossary.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pA2cu9Ll25vR2_002bqzxnv1t3w" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Glossary/glossary.44.21.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="glossary.44.01.htm#1189809">Glossary</a> &gt; V</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1189809" class="Heading1"><span></span>V</h2><h5 id="ww1189810" class="GlossTerm"><span></span>.v</h5><p id="ww1189811" class="GlossDef"><span></span>A .v file is Verilog test fixture file used by ModelSim/Questa for timing simulation. A .v file is also a Verilog file output by Mico System Builder (MSB) in LatticeMico System.</p><h5 id="ww1189812" class="GlossTerm"><span></span>Vantis</h5><p id="ww1189813" class="GlossDef"><span></span>Vantis is a type of download cable.</p><h5 id="ww1193161" class="GlossTerm"><span></span>.vbs</h5><p id="ww1193162" class="GlossDef"><span></span>A .vbs file is a VBScript file.</p><h5 id="ww1193164" class="GlossTerm"><span></span>VBScript</h5><p id="ww1193165" class="GlossDef"><span></span>VBScript is a subset of Visual Basic. VBScript can be used with ORCAstra to automate tests and to define functions in Visual Windows. See also <a href="../../Reference%20Guides/Glossary/glossary.44.14.htm#ww1194744" title="O">ORCAstra</a> and <a href="../../Reference%20Guides/Glossary/glossary.44.21.htm#ww1193179" title="V">Visual Window</a>.</p><h5 id="ww1189814" class="GlossTerm"><span></span>.vcd</h5><p id="ww1189815" class="GlossDef"><span></span>A .vcd file is a value change dump file whose format is specified in the IEEE 1364 standard. It is an ASCII file containing header information, variable definitions, and variable value changes. You can export .vcd file information from the Reveal Logic Analyzer software. The .vcd file preserves waveform information that can be displayed in third-party tools such as ModelSim / Questa.</p><h5 id="ww1189816" class="GlossTerm"><span></span>vector</h5><p id="ww1189817" class="GlossDef"><span></span>A vector is 1) The logical state of a set of nodes within a circuit as a function of time. 2) A group of signals that has been renamed for convenience during simulation. It is similar to a bus. “Bus” refers to a group of signals on the schematic, and “vector” refers to a group of signals during simulation.</p><h5 id="ww1232356" class="GlossTerm"><span></span>verification</h5><p id="ww1232360" class="GlossDef"><span></span>See <a href="../../Reference%20Guides/Glossary/glossary.44.19.htm#ww1189688" title="T">timing simulation</a> and <a href="../../Reference%20Guides/Glossary/glossary.44.18.htm#ww1189573" title="S">static timing analysis</a>.</p><h5 id="ww1232361" class="GlossTerm"><span></span>Verilog</h5><p id="ww1189827" class="GlossDef"><span></span>Verilog is a hardware description language (HDL) used to design and document electronic systems. Verilog HDL allows you to design at various levels of abstraction. All Lattice Semiconductor devices support Verilog HDL design.</p><h5 id="ww1189829" class="GlossTerm"><span></span>.vhd</h5><p id="ww1189830" class="GlossDef"><span></span>A .vhd file is a VHDL test bench file required by ModelSim / Questa for timing simulation.</p><h5 id="ww1189831" class="GlossTerm"><span></span>VHDL</h5><p id="ww1189832" class="GlossDef"><span></span>VHDL is an abbreviation for VHSIC Hardware Description Language, which is an industry-standard hardware description language for describing the structure and function of integrated circuits. All Lattice Semiconductor devices support VHDL design.</p><h5 id="ww1189833" class="GlossTerm"><span></span>VHDL library</h5><p id="ww1189834" class="GlossDef"><span></span>A VHDL library is a library of design sources required by VHDL. VHDL also allows named libraries that can contain one or more files. VHDL design units can access other design units in the same and different libraries by declaring the name of the library and design unit to make visible.</p><h5 id="ww1189835" class="GlossTerm"><span></span>.vho</h5><p id="ww1189836" class="GlossDef"><span></span>A .vho file is a VHDL netlist file required by ModelSim / Questa for timing simulation.</p><h5 id="ww1189837" class="GlossTerm"><span></span>.vht</h5><p id="ww1189838" class="GlossDef"><span></span>A .vht file is a VHDL test bench template file. You must edit and rename this file with the .vhd extension before you can use it for simulation. See also <a href="../../Reference%20Guides/Glossary/glossary.44.21.htm#ww1189829" title="V">.vhd</a>.</p><h5 id="ww1189842" class="GlossTerm"><span></span>via</h5><p id="ww1192885" class="GlossDef"><span></span>A via is a connection point between two adjacent metal routing layers defined by a pad in each layer.</p><h5 id="ww1193176" class="GlossTerm"><span></span>.vis</h5><p id="ww1193177" class="GlossDef"><span></span>A .vis file defines a Visual Window for ORCAstra.</p><h5 id="ww1193179" class="GlossTerm"><span></span>Visual Window</h5><p id="ww1193180" class="GlossDef"><span></span>A Visual Window is a window in ORCAstra that provides a variety of control and display functions for testing designs in FPGAs. ORCAstra comes with several Visual Windows (main and secondary Visual Windows). You can also create your own, custom Visual Windows. See also <a href="../../Reference%20Guides/Glossary/glossary.44.14.htm#ww1194744" title="O">ORCAstra</a>.</p><h5 id="ww1189844" class="GlossTerm"><span></span>.vo</h5><p id="ww1189845" class="GlossDef"><span></span>A .vo file is a Verilog netlist file required by ModelSim / Questa for timing simulation.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>