{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652931804009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 10:43:23 2022 " "Processing started: Thu May 19 10:43:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652931804010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652931804010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652931804010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652931804491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652931804491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652931812941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652931812941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652931813137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_seconds_hundreds0 top.v(77) " "Verilog HDL or VHDL warning at top.v(77): object \"__main___bcd_seconds_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652931813140 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_minutes_hundreds0 top.v(132) " "Verilog HDL or VHDL warning at top.v(132): object \"__main___bcd_minutes_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652931813140 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_hours_hundreds0 top.v(187) " "Verilog HDL or VHDL warning at top.v(187): object \"__main___bcd_hours_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652931813140 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(632) " "Verilog HDL assignment warning at top.v(632): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813143 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(637) " "Verilog HDL assignment warning at top.v(637): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813143 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(642) " "Verilog HDL assignment warning at top.v(642): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813143 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(674) " "Verilog HDL assignment warning at top.v(674): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(679) " "Verilog HDL assignment warning at top.v(679): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(684) " "Verilog HDL assignment warning at top.v(684): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(716) " "Verilog HDL assignment warning at top.v(716): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(721) " "Verilog HDL assignment warning at top.v(721): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(726) " "Verilog HDL assignment warning at top.v(726): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813144 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(758) " "Verilog HDL assignment warning at top.v(758): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813145 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(763) " "Verilog HDL assignment warning at top.v(763): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813145 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(768) " "Verilog HDL assignment warning at top.v(768): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813145 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(800) " "Verilog HDL assignment warning at top.v(800): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813145 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(805) " "Verilog HDL assignment warning at top.v(805): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813145 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(810) " "Verilog HDL assignment warning at top.v(810): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(842) " "Verilog HDL assignment warning at top.v(842): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(847) " "Verilog HDL assignment warning at top.v(847): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(852) " "Verilog HDL assignment warning at top.v(852): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(884) " "Verilog HDL assignment warning at top.v(884): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(889) " "Verilog HDL assignment warning at top.v(889): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813146 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(894) " "Verilog HDL assignment warning at top.v(894): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813147 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(926) " "Verilog HDL assignment warning at top.v(926): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813147 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(931) " "Verilog HDL assignment warning at top.v(931): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813147 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(936) " "Verilog HDL assignment warning at top.v(936): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813147 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(971) " "Verilog HDL assignment warning at top.v(971): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813147 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(976) " "Verilog HDL assignment warning at top.v(976): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813147 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(981) " "Verilog HDL assignment warning at top.v(981): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813148 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1013) " "Verilog HDL assignment warning at top.v(1013): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813148 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1018) " "Verilog HDL assignment warning at top.v(1018): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813148 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1023) " "Verilog HDL assignment warning at top.v(1023): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813148 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1055) " "Verilog HDL assignment warning at top.v(1055): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813148 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1060) " "Verilog HDL assignment warning at top.v(1060): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813148 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1065) " "Verilog HDL assignment warning at top.v(1065): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813149 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1097) " "Verilog HDL assignment warning at top.v(1097): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813149 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1102) " "Verilog HDL assignment warning at top.v(1102): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813149 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1107) " "Verilog HDL assignment warning at top.v(1107): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813149 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1139) " "Verilog HDL assignment warning at top.v(1139): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813149 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1144) " "Verilog HDL assignment warning at top.v(1144): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813150 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1149) " "Verilog HDL assignment warning at top.v(1149): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813150 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1181) " "Verilog HDL assignment warning at top.v(1181): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813150 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1186) " "Verilog HDL assignment warning at top.v(1186): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813150 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1191) " "Verilog HDL assignment warning at top.v(1191): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813150 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1223) " "Verilog HDL assignment warning at top.v(1223): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813151 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1228) " "Verilog HDL assignment warning at top.v(1228): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813151 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1233) " "Verilog HDL assignment warning at top.v(1233): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813151 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1265) " "Verilog HDL assignment warning at top.v(1265): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813151 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1270) " "Verilog HDL assignment warning at top.v(1270): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813151 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1275) " "Verilog HDL assignment warning at top.v(1275): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813152 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1310) " "Verilog HDL assignment warning at top.v(1310): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813152 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1315) " "Verilog HDL assignment warning at top.v(1315): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813152 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1320) " "Verilog HDL assignment warning at top.v(1320): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813152 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1352) " "Verilog HDL assignment warning at top.v(1352): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813153 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1357) " "Verilog HDL assignment warning at top.v(1357): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813153 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1362) " "Verilog HDL assignment warning at top.v(1362): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813153 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1394) " "Verilog HDL assignment warning at top.v(1394): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813153 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1399) " "Verilog HDL assignment warning at top.v(1399): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813153 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1404) " "Verilog HDL assignment warning at top.v(1404): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813153 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1436) " "Verilog HDL assignment warning at top.v(1436): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813154 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1441) " "Verilog HDL assignment warning at top.v(1441): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813154 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1446) " "Verilog HDL assignment warning at top.v(1446): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813154 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1478) " "Verilog HDL assignment warning at top.v(1478): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813154 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1483) " "Verilog HDL assignment warning at top.v(1483): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813154 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1488) " "Verilog HDL assignment warning at top.v(1488): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813155 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1520) " "Verilog HDL assignment warning at top.v(1520): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813155 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1525) " "Verilog HDL assignment warning at top.v(1525): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813155 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1530) " "Verilog HDL assignment warning at top.v(1530): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813155 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1562) " "Verilog HDL assignment warning at top.v(1562): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813156 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1567) " "Verilog HDL assignment warning at top.v(1567): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813156 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1572) " "Verilog HDL assignment warning at top.v(1572): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813156 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1604) " "Verilog HDL assignment warning at top.v(1604): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813157 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1609) " "Verilog HDL assignment warning at top.v(1609): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813157 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1614) " "Verilog HDL assignment warning at top.v(1614): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652931813157 "|top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[1\] GND " "Pin \"seven_seg5\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652931813782 "|top|seven_seg5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652931813782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652931813876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652931814408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652931814408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652931814462 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652931814462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652931814462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652931814462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652931814473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 10:43:34 2022 " "Processing ended: Thu May 19 10:43:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652931814473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652931814473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652931814473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652931814473 ""}
