# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Tue Dec 17 21:05:34 2019 by hz2619 on cadpc14


Command: netlist elaborate
Command arguments:
    -zdb
      /homes/user/stud/fall19/hz2619/hanoi/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
    -tool propcheck
    -d move_disk


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	move_disk

Analyzing design...
-- Loading module z0in_work.move_disk
Optimizing 1 design-unit (inlining 0/1 module instances):
-- Optimizing module z0in_work.move_disk(fast)
Optimized design name is zi_opt_csl_2142616913_1
End of log Tue Dec 17 21:05:36 2019


# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Tue Dec 17 21:05:36 2019 by hz2619 on cadpc14


Command: netlist create
Command arguments:
    -zdb
      /homes/user/stud/fall19/hz2619/hanoi/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
    -tool propcheck
    -d move_disk


## Synthesizing netlist...
Processing module 'move_disk'
Elaborating module 'move_disk'.

##Time Taken (Synthesis) = 740000.000000 ticks = 0.740000 secs

End of log Tue Dec 17 21:05:38 2019


# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Tue Dec 17 21:05:38 2019 by hz2619 on cadpc14


Command: formal compile
Command arguments:
    -zdb
      /homes/user/stud/fall19/hz2619/hanoi/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
    -d move_disk


## Processing Formal Logic...
Processing module 'move_disk'
Restoring module 'move_disk'.
Flattening design 'move_disk'.
Info    : Detected reset.  Reset: rst, polarity: synchronous, active: high.  [netlist-12]
Info    : Detected clock.  Clock: clk, polarity: posedge.  [netlist-11]
Design is processed for formal verification.  Design 'move_disk'.

Clocks
------------------------------------------------------------------------------
Port                                   Period         Waveform    Edges
------------------------------------------------------------------------------
clk                                        10              0 5    PE   
------------------------------------------------------------------------------

Blackboxes
------------------------------------------------------------------------------
Module name                                                Reason
------------------------------------------------------------------------------
<no blackboxed modules>
------------------------------------------------------------------------------

Inferred directives
------------------------------------------------------------------------------
<no inferred directives>
------------------------------------------------------------------------------

Design is linked for formal analysis.  Design 'move_disk'.
Formal model has been created.

Property Summary
-------------------------------------------------------------------------------
Total  Directives :25
Assert Directives :21
Assume Directives :1
Cover  Directives :3

SVA Summary
-------------------------------------------------------------------------------
SVA Directive Type        Directives           Checkers
-------------------------------------------------------------------------------
Assert                        21                  21
Assume                         1                   1
Cover                          3                   3
-------------------------------------------------------------------------------

To see results in the GUI run:
qverify /homes/user/stud/fall19/hz2619/hanoi/quickstart_propcheck/Output_Results/formal_compile.db


Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    1  Info     netlist-11         Detected clock.
    1  Info     netlist-12         Detected reset.

Final Process Statistics: Max memory 714MB, CPU time 2s, Total time 5s
End of log Tue Dec 17 21:05:39 2019


