// Seed: 3896090033
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    output tri  id_2,
    input  wor  id_3
);
  assign id_2 = id_3;
  parameter id_5 = 1 == 1;
  tri1 id_6;
  id_7 :
  assert property (@(posedge (1)) 1'b0) id_7 = 1;
  struct packed {logic id_8;} id_9;
  assign id_6 = 1;
  wire id_10, id_11;
  logic id_12 = 1;
  parameter id_13 = id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire id_3
    , id_8,
    output wor id_4,
    input wire id_5,
    input wor id_6
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_0
  );
endmodule
