# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../fa_fs.srcs/sim_1/imports/KONCNI_IMPORT/tb.vhd" \

# Do not sort compile order
nosort
