MIG: 12:14:52 : ################# RUNNING MIG BATCH ###################
MIG: 12:14:52 : MIG::Writing IN file for 'mig_7series_0'...compDirPath: C:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:14:52 : synp_flow:  -- synthesis_mode: Other
MIG: 12:14:52 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:14:52 : vivado_mode: xpg_pa
MIG: 12:14:52 : HDL Language: VHDL
MIG: 12:14:52 : compInfo: false
MIG: 12:14:52 : Vivado Options xc7a100t csg324 -1
MIG: 12:14:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:14:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:14:52 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:14:52 : Without MYMIG
MIG: 12:14:52 : mig_exec path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:14:52 : mig_exec path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:14:52 : mig_bin: C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:14:52 : C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_upgrade.out -- c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_upgrade.in
MIG: 12:14:52 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_upgrade.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_upgrade.out ... 
MIG: 12:15:00 : After isLin
MIG: 12:15:00 : result: 0
