test/dc_chain_tb.sv:33 YES
verilog/delay_commutator.sv:38 YES
verilog/delay_commutator.sv:72 YES
verilog/delay.sv:18 YES
verilog/delay.sv:32 YES
verilog/delay_commutator.sv:38 YES
verilog/delay_commutator.sv:72 YES
verilog/delay.sv:18 YES
verilog/delay.sv:32 YES
==================================================
X P R O P   S T A T I S T I C S
instrumentable assignments:    40
instrumented assignments:      40
instrumentation success rate:  100%
