// Seed: 2739168349
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  assign id_0 = id_3 * id_3 - 1 ? 1 : 1;
  assign id_2 = (1) ? 1 : 1;
  logic id_5;
  type_9(
      1, 'b0
  );
endmodule
