Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  2 22:28:03 2024
| Host         : mariolima-CREF-XX running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1637)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4481)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (1637)
---------------------------
 There are 1585 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_IntSources[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_IntSources[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_IntSources[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_IntSources[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[31]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4481)
---------------------------------------------------
 There are 4481 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4485          inf        0.000                      0                 4485           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4485 Endpoints
Min Delay          4485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_instance/_DecodeExecuteReg/o_IrRs2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrExecute/alu/o_ConditionCodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.015ns  (logic 3.145ns (22.441%)  route 10.870ns (77.559%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE                         0.000     0.000 r  cpu_instance/_DecodeExecuteReg/o_IrRs2_reg[1]/C
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cpu_instance/_DecodeExecuteReg/o_IrRs2_reg[1]/Q
                         net (fo=2, routed)           0.890     1.408    cpu_instance/_DecodeExecuteReg/o_IrRs2[1]
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.532 r  cpu_instance/_DecodeExecuteReg/i_ForwardOp2_inferred_i_6/O
                         net (fo=1, routed)           0.670     2.202    cpu_instance/_DecodeExecuteReg/i_ForwardOp2_inferred_i_6_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.326 r  cpu_instance/_DecodeExecuteReg/i_ForwardOp2_inferred_i_4/O
                         net (fo=1, routed)           0.819     3.145    cpu_instance/_DecodeExecuteReg/i_ForwardOp2_inferred_i_4_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124     3.269 r  cpu_instance/_DecodeExecuteReg/i_ForwardOp2_inferred_i_1/O
                         net (fo=42, routed)          2.605     5.874    cpu_instance/_InstrExecute/o_AluOp2_reg[0][1]
    SLICE_X26Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.998 r  cpu_instance/_InstrExecute/o_AluOp2[12]_i_1/O
                         net (fo=2, routed)           1.271     7.269    cpu_instance/_DecodeExecuteReg/i_AluOp2[12]
    SLICE_X32Y61         LUT3 (Prop_lut3_I1_O)        0.150     7.419 r  cpu_instance/_DecodeExecuteReg/alu_i_52/O
                         net (fo=4, routed)           0.989     8.408    cpu_instance/_InstrExecute/alu/i_RigthOp[12]
    SLICE_X29Y61         LUT2 (Prop_lut2_I1_O)        0.328     8.736 r  cpu_instance/_InstrExecute/alu/o_Output[15]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     8.736    cpu_instance/_InstrExecute/alu/o_Output[15]_INST_0_i_7_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.268 r  cpu_instance/_InstrExecute/alu/o_Output[15]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.268    cpu_instance/_InstrExecute/alu/o_Output[15]_INST_0_i_2_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.382 r  cpu_instance/_InstrExecute/alu/o_Output[19]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.382    cpu_instance/_InstrExecute/alu/o_Output[19]_INST_0_i_2_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.496 r  cpu_instance/_InstrExecute/alu/o_Output[23]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.496    cpu_instance/_InstrExecute/alu/o_Output[23]_INST_0_i_2_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.718 f  cpu_instance/_InstrExecute/alu/o_Output[27]_INST_0_i_2/O[0]
                         net (fo=1, routed)           1.130    10.848    cpu_instance/_InstrExecute/alu/data1[24]
    SLICE_X26Y65         LUT6 (Prop_lut6_I2_O)        0.299    11.147 f  cpu_instance/_InstrExecute/alu/o_Output[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.796    11.943    cpu_instance/_InstrExecute/alu/o_Output[24]_INST_0_i_1_n_0
    SLICE_X26Y66         LUT6 (Prop_lut6_I5_O)        0.124    12.067 f  cpu_instance/_InstrExecute/alu/o_Output[24]_INST_0/O
                         net (fo=2, routed)           0.984    13.051    cpu_instance/_InstrExecute/alu/o_Output[24]
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.175 f  cpu_instance/_InstrExecute/alu/o_ConditionCodes[2]_i_6/O
                         net (fo=1, routed)           0.716    13.891    cpu_instance/_InstrExecute/alu/o_ConditionCodes[2]_i_6_n_0
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  cpu_instance/_InstrExecute/alu/o_ConditionCodes[2]_i_1/O
                         net (fo=1, routed)           0.000    14.015    cpu_instance/_InstrExecute/alu/o_ConditionCodes[2]_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  cpu_instance/_InstrExecute/alu/o_ConditionCodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.214ns  (logic 1.617ns (12.237%)  route 11.597ns (87.763%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.338 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/O[2]
                         net (fo=4, routed)           1.876    13.214    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.170ns  (logic 1.712ns (13.000%)  route 11.458ns (87.000%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.433 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/O[1]
                         net (fo=4, routed)           1.737    13.170    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.090ns  (logic 1.805ns (13.789%)  route 11.285ns (86.211%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.213 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.213    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.526 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__1/O[3]
                         net (fo=4, routed)           1.564    13.090    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.013ns  (logic 1.731ns (13.302%)  route 11.282ns (86.698%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.213 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.213    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.452 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__1/O[2]
                         net (fo=4, routed)           1.560    13.013    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.959ns  (logic 1.826ns (14.091%)  route 11.133ns (85.909%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.213 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.213    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.547 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__1/O[1]
                         net (fo=4, routed)           1.411    12.959    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.948ns  (logic 1.691ns (13.060%)  route 11.257ns (86.940%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.412 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/O[3]
                         net (fo=4, routed)           1.536    12.948    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y10         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.900ns  (logic 1.691ns (13.109%)  route 11.209ns (86.891%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.412 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/O[3]
                         net (fo=4, routed)           1.487    12.900    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y10         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.876ns  (logic 1.617ns (12.558%)  route 11.259ns (87.442%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.338 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/O[2]
                         net (fo=4, routed)           1.538    12.876    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.832ns  (logic 1.712ns (13.342%)  route 11.120ns (86.658%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[17]/Q
                         net (fo=259, routed)         7.506     7.962    cpu_instance/_DecodeExecuteReg/Q[17]
    SLICE_X34Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_8/O
                         net (fo=2, routed)           0.958     9.044    cpu_instance/_DecodeExecuteReg/o_IrRst_reg[0]_2
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.168 r  cpu_instance/_DecodeExecuteReg/o_InstructionRegister[31]_i_6/O
                         net (fo=7, routed)           1.257    10.425    cpu_instance/_DecodeExecuteReg/_HazardUnit/CTRL_HZRD/o_StallSignal2__0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.549 r  cpu_instance/_DecodeExecuteReg/w_ProgramCounter0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.549    cpu_instance/_InstrFetch/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.099 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.099    cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.433 r  cpu_instance/_InstrFetch/w_ProgramCounter0__0_carry__0/O[1]
                         net (fo=4, routed)           1.399    12.832    cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y11         RAMB36E1                                     r  cpu_instance/_InstrFetch/_CodeMem/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[0]/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[31]_1[0]
    SLICE_X37Y57         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[6]/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[31]_1[6]
    SLICE_X37Y57         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[20]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[20]/Q
                         net (fo=1, routed)           0.057     0.205    cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[31]_1[20]
    SLICE_X38Y61         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[26]/C
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[26]/Q
                         net (fo=1, routed)           0.057     0.205    cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[31]_1[26]
    SLICE_X38Y63         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[9]/C
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[9]/Q
                         net (fo=1, routed)           0.057     0.205    cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[31]_1[9]
    SLICE_X38Y54         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[16]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cpu_instance/_FetchDecodeReg/o_ProgramCounter_reg[16]/Q
                         net (fo=1, routed)           0.059     0.207    cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[31]_1[16]
    SLICE_X38Y61         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_ProgramCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.686%)  route 0.110ns (46.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y63         FDRE                         0.000     0.000 r  cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[5]/C
    SLICE_X26Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[5]/Q
                         net (fo=1, routed)           0.110     0.238    memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y12         RAMB36E1                                     r  memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE                         0.000     0.000 r  cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[15]/C
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[15]/Q
                         net (fo=1, routed)           0.111     0.239    memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB36_X1Y12         RAMB36E1                                     r  memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.809%)  route 0.114ns (47.191%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDRE                         0.000     0.000 r  cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[9]/C
    SLICE_X26Y64         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu_instance/_ExecuteMemoryReg/o_AluOp2_reg[9]/Q
                         net (fo=1, routed)           0.114     0.242    memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB36_X1Y12         RAMB36E1                                     r  memory_instance/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_instance/_DecodeExecuteReg/o_Imm17_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE                         0.000     0.000 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[8]/C
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_instance/_FetchDecodeReg/o_InstructionRegister_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    cpu_instance/_DecodeExecuteReg/Q[8]
    SLICE_X35Y54         FDRE                                         r  cpu_instance/_DecodeExecuteReg/o_Imm17_reg[8]/D
  -------------------------------------------------------------------    -------------------





