# VHDL
A VHDL interpreter

In this project we are going to write a VHDL interpreter written in RPython.

The end goal of this project is an entire IDE for VHDL in which it is possible to simulate and synthesize a VHDL project.
It should be a replacement for ModelSim.
