v 20070216 1
P 2500 4500 2200 4500 1 0 0
{
T 2300 4550 5 8 1 1 0 0 1
pinnumber=1
T 2300 4450 5 8 0 1 0 2 1
pinseq=1
T 2150 4500 9 8 1 1 0 6 1
pinlabel=GND_PORT
T 2150 4500 5 8 0 1 0 8 1
pintype=pwr
T 2500 4500 5 10 0 0 0 0 1
netname=GND
}
P 2500 4100 2200 4100 1 0 0
{
T 2300 4150 5 8 1 1 0 0 1
pinnumber=2
T 2300 4050 5 8 0 1 0 2 1
pinseq=2
T 2150 4100 9 8 1 1 0 6 1
pinlabel=VCCIO_1_PORT
T 2150 4100 5 8 0 1 0 8 1
pintype=pwr
T 2500 4100 5 10 0 0 0 0 1
netname=VCCIO_1
}
P 2500 3700 2200 3700 1 0 0
{
T 2300 3750 5 8 1 1 0 0 1
pinnumber=3
T 2300 3650 5 8 0 1 0 2 1
pinseq=3
T 2150 3700 9 8 1 1 0 6 1
pinlabel=VCCIO_2_PORT
T 2150 3700 5 8 0 1 0 8 1
pintype=pwr
T 2500 3700 5 10 0 0 0 0 1
netname=VCCIO_2
}
P 2500 3300 2200 3300 1 0 0
{
T 2300 3350 5 8 1 1 0 0 1
pinnumber=4
T 2300 3250 5 8 0 1 0 2 1
pinseq=4
T 2150 3300 9 8 1 1 0 6 1
pinlabel=VCCIO_3_PORT
T 2150 3300 5 8 0 1 0 8 1
pintype=pwr
T 2500 3300 5 10 0 0 0 0 1
netname=VCCIO_3
}
P 2500 2900 2200 2900 1 0 0
{
T 2300 2950 5 8 1 1 0 0 1
pinnumber=5
T 2300 2850 5 8 0 1 0 2 1
pinseq=5
T 2150 2900 9 8 1 1 0 6 1
pinlabel=VCCIO_4_PORT
T 2150 2900 5 8 0 1 0 8 1
pintype=pwr
T 2500 2900 5 10 0 0 0 0 1
netname=VCCIO_4
}
P 2500 2500 2200 2500 1 0 0
{
T 2300 2550 5 8 1 1 0 0 1
pinnumber=5
T 2300 2450 5 8 0 1 0 2 1
pinseq=6
T 2150 2500 9 8 1 1 0 6 1
pinlabel=+3.3V_PORT
T 2150 2500 5 8 0 1 0 8 1
pintype=pwr
T 2500 2500 5 10 0 0 0 0 1
netname=+3.3V
}
P 2500 2100 2200 2100 1 0 0
{
T 2300 2150 5 8 1 1 0 0 1
pinnumber=6
T 2300 2050 5 8 0 1 0 2 1
pinseq=7
T 2150 2100 9 8 1 1 0 6 1
pinlabel=+2.5V_PORT
T 2150 2100 5 8 0 1 0 8 1
pintype=pwr
T 2500 2100 5 10 0 0 0 0 1
netname=+2.5V
}
P 2500 1700 2200 1700 1 0 0
{
T 2300 1750 5 8 1 1 0 0 1
pinnumber=7
T 2300 1650 5 8 0 1 0 2 1
pinseq=8
T 2150 1700 9 8 1 1 0 6 1
pinlabel=+1.5V_PLL_PORT
T 2150 1700 5 8 0 1 0 8 1
pintype=pwr
T 2500 1700 5 10 0 0 0 0 1
netname=+1.5V_PLL
}
P 2500 1300 2200 1300 1 0 0
{
T 2300 1350 5 8 1 1 0 0 1
pinnumber=8
T 2300 1250 5 8 0 1 0 2 1
pinseq=9
T 2150 1300 9 8 1 1 0 6 1
pinlabel=+1.5V_PORT
T 2150 1300 5 8 0 1 0 8 1
pintype=pwr
T 2500 1300 5 10 0 0 0 0 1
netname=+1.5V
}
P 2500 900 2200 900 1 0 0
{
T 2300 950 5 8 1 1 0 0 1
pinnumber=9
T 2300 850 5 8 0 1 0 2 1
pinseq=10
T 2150 900 9 8 1 1 0 6 1
pinlabel=CONF_DONE_PORT
T 2150 900 5 8 0 1 0 8 1
pintype=in
T 2500 900 5 10 0 0 0 0 1
netname=CONF_DONE
}
P 2500 500 2200 500 1 0 0
{
T 2300 550 5 8 1 1 0 0 1
pinnumber=10
T 2300 450 5 8 0 1 0 2 1
pinseq=11
T 2150 500 9 8 1 1 0 6 1
pinlabel=PLL1_PORT
T 2150 500 5 8 0 1 0 8 1
pintype=out
T 2500 500 5 10 0 0 0 0 1
netname=PLL1
}
B 400 0 1800 4900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2500 100 8 10 1 1 0 6 1
refdes=S?
T 400 5000 9 10 1 0 0 0 1
FPGA Island West
T 400 5200 5 10 0 0 0 0 1
device=island-fpga-west
T 400 5400 5 10 0 0 0 0 1
footprint=
T 400 5600 5 10 0 0 0 0 1
author=Paul Pham
T 400 5800 5 10 0 0 0 0 1
documentation=
T 400 6000 5 10 0 0 0 0 1
description="West Coast of FPGA Island, Config Header"
T 400 6200 5 10 0 0 0 0 1
numslots=0
