`timescale 1ns / 1ps
module binary_gray ( B ,G );
input [3:0] B ;
wire [3:0] B ;
output [3:0] G ;
wire [3:0] G ;
assign G[3] = B[3];
assign G[2:0] = B[3:1] ^ B[2:0];
endmodule



test bench
`timescale 1ns / 1ps
module TB_binary_gray;
reg [3:0]B;
wire [3:0]G;
binary_gray B2G (.B(B) ,.G(G));
always #5 B=B+1'b1;
initial
begin
$monitor($time, "\tB=%b\t , G=%b\t", B,G);
B <= 4'b0000;
#80 $finish;
end
endmodule

