

================================================================
== Vitis HLS Report for 'fc6_hls'
================================================================
* Date:           Fri Dec 13 17:23:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_fc6
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3826|     3826|  38.260 us|  38.260 us|  3827|  3827|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241   |fc6_hls_Pipeline_VITIS_LOOP_24_2   |      367|      367|  3.670 us|  3.670 us|  367|  367|       no|
        |grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252  |fc6_hls_Pipeline_VITIS_LOOP_24_21  |      367|      367|  3.670 us|  3.670 us|  367|  367|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     3825|     3825|       765|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     5|    4311|    3987|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     534|    -|
|Register         |        -|     -|     832|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     5|    5143|    5025|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |BIAS_m_axi_U                                  |BIAS_m_axi                         |        4|   0|  830|  694|    0|
    |CTRL_BUS_s_axi_U                              |CTRL_BUS_s_axi                     |        0|   0|   36|   40|    0|
    |INPUT_r_m_axi_U                               |INPUT_r_m_axi                      |        4|   0|  830|  694|    0|
    |OUTPUT_r_m_axi_U                              |OUTPUT_r_m_axi                     |        4|   0|  830|  694|    0|
    |WEIGHTS_m_axi_U                               |WEIGHTS_m_axi                      |        4|   0|  830|  694|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|   0|  310|  552|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U15            |fadd_32ns_32ns_32_4_full_dsp_1     |        0|   2|  227|  214|    0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241   |fc6_hls_Pipeline_VITIS_LOOP_24_2   |        0|   0|  145|  135|    0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252  |fc6_hls_Pipeline_VITIS_LOOP_24_21  |        0|   0|  145|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U16             |fmul_32ns_32ns_32_3_max_dsp_1      |        0|   3|  128|  135|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |       16|   5| 4311| 3987|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_501_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln24_1_fu_354_p2  |         +|   0|  0|  21|          14|           9|
    |add_ln24_2_fu_364_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln24_fu_339_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln32_1_fu_406_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln32_2_fu_451_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln32_3_fu_476_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_381_p2    |         +|   0|  0|  71|          64|          64|
    |sub_ln24_fu_329_p2    |         -|   0|  0|  21|          14|          14|
    |icmp_ln18_fu_299_p2   |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state13_io   |        or|   0|  0|   2|           1|           1|
    |ap_block_state22      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io    |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_441_p2     |        or|   0|  0|   6|           6|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 504|         429|         419|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |BIAS_ARADDR        |   14|          3|   64|        192|
    |BIAS_blk_n_AR      |    9|          2|    1|          2|
    |BIAS_blk_n_R       |    9|          2|    1|          2|
    |INPUT_r_ARADDR     |   20|          4|   64|        256|
    |INPUT_r_ARLEN      |   20|          4|   32|        128|
    |INPUT_r_ARVALID    |   20|          4|    1|          4|
    |INPUT_r_RREADY     |   14|          3|    1|          3|
    |INPUT_r_blk_n_AR   |    9|          2|    1|          2|
    |OUTPUT_r_AWADDR    |   14|          3|   64|        192|
    |OUTPUT_r_WDATA     |   14|          3|   32|         96|
    |OUTPUT_r_blk_n_AW  |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B   |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_W   |    9|          2|    1|          2|
    |WEIGHTS_ARADDR     |   26|          5|   64|        320|
    |WEIGHTS_ARLEN      |   20|          4|   32|        128|
    |WEIGHTS_ARVALID    |   20|          4|    1|          4|
    |WEIGHTS_RREADY     |   14|          3|    1|          3|
    |WEIGHTS_blk_n_AR   |    9|          2|    1|          2|
    |ap_NS_fsm          |  152|         33|    1|         33|
    |grp_fu_263_ce      |   20|          4|    1|          4|
    |grp_fu_263_p0      |   26|          5|   32|        160|
    |grp_fu_263_p1      |   26|          5|   32|        160|
    |grp_fu_681_ce      |   14|          3|    1|          3|
    |grp_fu_681_p0      |   14|          3|   32|         96|
    |grp_fu_681_p1      |   14|          3|   32|         96|
    |n_fu_128           |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  534|        112|  498|       1900|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |BIAS_addr_1_read_reg_668                                   |  32|   0|   32|          0|
    |BIAS_addr_1_reg_633                                        |  64|   0|   64|          0|
    |BIAS_addr_read_reg_650                                     |  32|   0|   32|          0|
    |BIAS_addr_reg_615                                          |  64|   0|   64|          0|
    |INPUT_r_addr_reg_601                                       |  64|   0|   64|          0|
    |OUTPUT_r_addr_1_reg_639                                    |  64|   0|   64|          0|
    |OUTPUT_r_addr_reg_621                                      |  64|   0|   64|          0|
    |ap_CS_fsm                                                  |  32|   0|   32|          0|
    |bias_read_reg_571                                          |  64|   0|   64|          0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_21_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |grp_fc6_hls_Pipeline_VITIS_LOOP_24_2_fu_241_ap_start_reg   |   1|   0|    1|          0|
    |n_fu_128                                                   |   4|   0|    4|          0|
    |output_r_read_reg_565                                      |  64|   0|   64|          0|
    |reg_267                                                    |  32|   0|   32|          0|
    |trunc_ln24_1_reg_609                                       |  62|   0|   62|          0|
    |trunc_ln24_2_reg_627                                       |  62|   0|   62|          0|
    |trunc_ln_reg_595                                           |  62|   0|   62|          0|
    |weights_read_reg_577                                       |  64|   0|   64|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 832|   0|  832|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR    |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID    |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY    |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA     |   in|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB     |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR    |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID    |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY    |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA     |  out|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP     |  out|    2|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID    |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY    |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP     |  out|    2|       s_axi|      CTRL_BUS|   return void|
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|       fc6_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|       fc6_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|       fc6_hls|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|       INPUT_r|       pointer|
|m_axi_WEIGHTS_AWVALID    |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY    |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR     |  out|   64|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID       |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN      |  out|    8|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST    |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK     |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE    |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS      |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION   |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY     |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA      |  out|   32|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB      |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST      |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID        |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER      |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID    |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY    |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR     |  out|   64|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID       |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN      |  out|    8|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST    |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK     |  out|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE    |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT     |  out|    3|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS      |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION   |  out|    4|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID     |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA      |   in|   32|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST      |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID        |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER      |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP      |   in|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID     |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY     |  out|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP      |   in|    2|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID        |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER      |   in|    1|       m_axi|       WEIGHTS|       pointer|
|m_axi_BIAS_AWVALID       |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWREADY       |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWADDR        |  out|   64|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWID          |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWLEN         |  out|    8|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWSIZE        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWBURST       |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWLOCK        |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWCACHE       |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWPROT        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWQOS         |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWREGION      |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_AWUSER        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WVALID        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WREADY        |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WDATA         |  out|   32|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WSTRB         |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WLAST         |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WID           |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_WUSER         |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARVALID       |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARREADY       |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARADDR        |  out|   64|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARID          |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARLEN         |  out|    8|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARSIZE        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARBURST       |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARLOCK        |  out|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARCACHE       |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARPROT        |  out|    3|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARQOS         |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARREGION      |  out|    4|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_ARUSER        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RVALID        |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RREADY        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RDATA         |   in|   32|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RLAST         |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RID           |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RUSER         |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_RRESP         |   in|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BVALID        |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BREADY        |  out|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BRESP         |   in|    2|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BID           |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_BIAS_BUSER         |   in|    1|       m_axi|          BIAS|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|      OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|      OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

