// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
 */

/dts-v1/;
#include "rk3326-863-lp3-v10.dtsi"

/ {
	model = "Rockchip rk3326 863 rkisp1 board";
	compatible = "rockchip,rk3326-863-lp3-v10-rkisp1", "rockchip,rk3326";
};

&chosen {
	bootargs_ext = "androidboot.boot_devices=ff390000.dwmmc,ff3b0000.nandc";
};

&i2c2 {
	status = "okay";

	gc2145: gc2145@3c {
		status = "okay";
		compatible = "galaxycore,gc2145";
		reg = <0x3c>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&cif_clkout_m0>;

		clocks = <&cru SCLK_CIF_OUT>;
		clock-names = "xvclk";

		avdd-supply = <&vcc2v8_dvp>;
		dovdd-supply = <&vcc1v8_dvp>;
		dvdd-supply = <&vcc1v8_dvp>;

		reset-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
		pwdn-gpios = <&gpio2 14 GPIO_ACTIVE_HIGH>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "default";
		rockchip,camera-module-lens-name = "default";
		port {
			gc2145_out: endpoint {
				remote-endpoint = <&dvp_in_bcam>;
			};
		};
	};

	gc02m1@37 {
		status = "okay";
		compatible = "galaxycore,gc02m1";
		reg = <0x37>;
		clocks = <&cru SCLK_CIF_OUT>;
		clock-names = "xvclk";
		
		avdd-supply = <&vcc2v8_dvp>;
		dovdd-supply = <&vcc1v8_dvp>;
		dvdd-supply = <&vcc1v8_dvp>;

		reset-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
		pwdn-gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;

        rockchip,camera-module-index = <1>;
		rockchip,camera-module-facing = "front";
		rockchip,camera-module-name = "default";
        rockchip,camera-module-lens-name = "default";
		//	flash-leds = <&flash_rgb13h>;
		port {
			ucam_out: endpoint {
				remote-endpoint = <&mipi_in_ucam>;
				data-lanes = <1>;
			};
		};
	};
};

&isp_mmu {
	status = "okay";
};

&dvp_d2d9_m0 {
	rockchip,pins =
		<2 RK_PA0 1 &pcfg_pull_down>,/* cif_data2 */
		<2 RK_PA1 1 &pcfg_pull_down>,/* cif_data3 */
		<2 RK_PA2 1 &pcfg_pull_down>,/* cif_data4 */
		<2 RK_PA3 1 &pcfg_pull_down>,/* cif_data5 */
		<2 RK_PA4 1 &pcfg_pull_down>,/* cif_data6 */
		<2 RK_PA5 1 &pcfg_pull_down>,/* cif_data7 */
		<2 RK_PA6 1 &pcfg_pull_down>,/* cif_data8 */
		<2 RK_PA7 1 &pcfg_pull_down>,/* cif_data9 */
		<2 RK_PB0 1 &pcfg_pull_down>,/* cif_sync */
		<2 RK_PB1 1 &pcfg_pull_down>,/* cif_href */
		<2 RK_PB2 1 &pcfg_pull_down>,/* cif_clkin */
		<2 RK_PB3 1 &pcfg_pull_none_12ma>;/* cif_clkout */
};

&rkisp1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&dvp_d2d9_m0>;

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
			isp0_mipi_in: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&dphy_rx0_out>; 
			};
	    };

        port@1 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			dvp_in_bcam: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&gc2145_out>;
			};
	    };
	};
};

&mipi_dphy_rx0 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_in_ucam: endpoint@1 {
				reg = <0>;
				remote-endpoint = <&ucam_out>;
				data-lanes = <1>;
			};
		};
			
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			dphy_rx0_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&isp0_mipi_in>;
			};
		};					
	};	
};

&pinctrl {
	pmic {
	pmic_int: pmic_int {
		rockchip,pins =
			<0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	fusb0 {
	fusb0_int: fusb0_int {
		rockchip,pins =
			<0 RK_PB7 RK_FUNC_GPIO &pcfg_input>;
		};
	};
};

&i2c0 {
	rk817: pmic@20 {
		interrupts = <RK_PC1 IRQ_TYPE_LEVEL_LOW>;

		charger {
			extcon = <&fusb0>;
		};
	};

	fusb0: fusb302@22 {
		compatible = "fairchild,fusb302";
		reg = <0x22>;
		pinctrl-names = "default";
		pinctrl-0 = <&fusb0_int>;
		int-n-gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_LOW>;
		status = "okay";
	};
};