#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 20 20:04:26 2022
# Process ID: 1164
# Current directory: F:/d41/lab3/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4508 F:\d41\lab3\single_cycle\single_cycle.xpr
# Log file: F:/d41/lab3/single_cycle/vivado.log
# Journal file: F:/d41/lab3/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/d41/lab3/single_cycle/single_cycle.xpr
update_compile_order -fileset sources_1
add_files -norecurse F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/macro.vh
add_files -norecurse {F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {F:/d41/lab3/soft/fibonacci.coe}] [get_ips inst_rom]
generate_target all [get_files  F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
launch_runs -jobs 6 inst_rom_synth_1
export_simulation -of_objects [get_files F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory F:/d41/lab3/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir F:/d41/lab3/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir F:/d41/lab3/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/d41/lab3/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci] -directory F:/d41/lab3/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir F:/d41/lab3/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir F:/d41/lab3/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=F:/d41/lab3/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run data_ram_synth_1
wait_on_run data_ram_synth_1

launch_simulation
source testbench.tcl
run 10 us
save_wave_config {F:/d41/lab3/single_cycle/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/d41/lab3/single_cycle/testbench_behav.wcfg
set_property xsim.view F:/d41/lab3/single_cycle/testbench_behav.wcfg [get_filesets sim_1]
close_sim
