#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun  4 20:34:32 2024
# Process ID: 13624
# Current directory: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/design_1_FIR_Filter_0_0_synth_1
# Command line: vivado.exe -log design_1_FIR_Filter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FIR_Filter_0_0.tcl
# Log file: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/design_1_FIR_Filter_0_0_synth_1/design_1_FIR_Filter_0_0.vds
# Journal file: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/design_1_FIR_Filter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FIR_Filter_0_0.tcl -notrace
Command: synth_design -top design_1_FIR_Filter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 373.234 ; gain = 102.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FIR_Filter_0_0' [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_FIR_Filter_0_0/synth/design_1_FIR_Filter_0_0.vhd:65]
INFO: [Synth 8-3491] module 'FIR_Filter' declared at 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:10' bound to instance 'U0' of component 'FIR_Filter' [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_FIR_Filter_0_0/synth/design_1_FIR_Filter_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'FIR_Filter' [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element delay_line_reg[0] was removed.  [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element delay_line_reg[1] was removed.  [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element temp_accumulator_reg was removed.  [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FIR_Filter' (1#1) [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_FIR_Filter_0_0' (2#1) [c:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/ip/design_1_FIR_Filter_0_0/synth/design_1_FIR_Filter_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 428.582 ; gain = 157.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 428.582 ; gain = 157.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 428.582 ; gain = 157.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 746.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 746.281 ; gain = 475.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 746.281 ; gain = 475.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 746.281 ; gain = 475.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 746.281 ; gain = 475.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_Filter 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP U0/accumulator1, operation Mode is: A*(B:0x4b).
DSP Report: operator U0/accumulator1 is absorbed into DSP U0/accumulator1.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+A*(B:0x4b).
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator8 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+A*(B:0x1ae).
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator2 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+(A:0x4b0)*B.
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator3 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+(A:0x834)*B.
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator4 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+(A:0x9c4)*B.
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator5 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+(A:0x834)*B.
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator6 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+(A:0x4b0)*B.
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator7 is absorbed into DSP U0/accumulator0.
DSP Report: Generating DSP U0/accumulator0, operation Mode is: PCIN+A*(B:0x1ae).
DSP Report: operator U0/accumulator0 is absorbed into DSP U0/accumulator0.
DSP Report: operator U0/accumulator8 is absorbed into DSP U0/accumulator0.
INFO: [Synth 8-3917] design design_1_FIR_Filter_0_0 has port output_data[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_FIR_Filter_0_0 has port output_data[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_FIR_Filter_0_0 has port output_data[29] driven by constant 0
INFO: [Synth 8-3886] merging instance 'U0/accumulator_reg[26]' (FDC) to 'U0/accumulator_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/accumulator_reg[27]' (FDC) to 'U0/accumulator_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/accumulator_reg[28] )
INFO: [Synth 8-3332] Sequential element (U0/accumulator_reg[28]) is unused and will be removed from module design_1_FIR_Filter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 746.281 ; gain = 475.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_Filter  | A*(B:0x4b)       | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A*(B:0x4b)  | 10     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A*(B:0x1ae) | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+(A:0x4b0)*B | 11     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+(A:0x834)*B | 12     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+(A:0x9c4)*B | 12     | 10     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+(A:0x834)*B | 12     | 10     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+(A:0x4b0)*B | 11     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_Filter  | PCIN+A*(B:0x1ae) | 10     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 789.930 ; gain = 519.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 790.004 ; gain = 519.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:60]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd:61]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT2    |    26|
|3     |FDCE    |   111|
+------+--------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   146|
|2     |  U0     |FIR_Filter |   145|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 800.051 ; gain = 529.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 800.051 ; gain = 211.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 800.051 ; gain = 529.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:48 . Memory (MB): peak = 800.051 ; gain = 542.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/design_1_FIR_Filter_0_0_synth_1/design_1_FIR_Filter_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.runs/design_1_FIR_Filter_0_0_synth_1/design_1_FIR_Filter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FIR_Filter_0_0_utilization_synth.rpt -pb design_1_FIR_Filter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 800.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 20:35:26 2024...
