// Seed: 640888203
module module_0 (
    input wor id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    output wor id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8,
    input wand id_9,
    output uwire id_10
);
  logic ["" : 1] id_12;
  ;
  assign id_5 = id_12;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input wire id_3,
    output supply0 id_4
    , id_8,
    input uwire id_5,
    output wor id_6
);
  assign id_4 = {1'b0 * -1 - id_3, 1, id_3, id_8};
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_5,
      id_6,
      id_3,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
