[{"DBLP title": "The improbable but highly appropriate marriage of 3D stacking and neuromorphic accelerators.", "DBLP authors": ["Bilel Belhadj", "Alexandre Valentian", "Pascal Vivet", "Marc Duranton", "Liqiang He", "Olivier Temam"], "year": 2014, "MAG papers": [{"PaperId": 1973691191, "PaperTitle": "the improbable but highly appropriate marriage of 3d stacking and neuromorphic accelerators", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Heuristics for greedy transport triggered architecture interconnect exploration.", "DBLP authors": ["Timo Viitanen", "Heikki Kultala", "Pekka J\u00e4\u00e4skel\u00e4inen", "Jarmo Takala"], "year": 2014, "MAG papers": [{"PaperId": 2008994454, "PaperTitle": "heuristics for greedy transport triggered architecture interconnect exploration", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tampere university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient VFI-partitioned multicore design using wireless NoC architectures.", "DBLP authors": ["Ryan Gary Kim", "Guangshuo Liu", "Paul Wettin", "Radu Marculescu", "Diana Marculescu", "Partha Pratim Pande"], "year": 2014, "MAG papers": [{"PaperId": 2011462014, "PaperTitle": "energy efficient vfi partitioned multicore design using wireless noc architectures", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"carnegie mellon university": 3.0, "washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "Retargetable automatic generation of compound instructions for CGRA based reconfigurable processor applications.", "DBLP authors": ["Narasinga Rao Miniskar", "Soma Kohli", "Haewoo Park", "Donghoon Yoo"], "year": 2014, "MAG papers": [{"PaperId": 2067153513, "PaperTitle": "retargetable automatic generation of compound instructions for cgra based reconfigurable processor applications", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 4.0}}], "source": "ES"}, {"DBLP title": "COREFAB: Concurrent reconfigurable fabric utilization in heterogeneous multi-core systems.", "DBLP authors": ["Artjom Grudnitsky", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2132930150, "PaperTitle": "corefab concurrent reconfigurable fabric utilization in heterogeneous multi core systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic custom instruction identification in memory streaming algorithms.", "DBLP authors": ["Martin Haa\u00df", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2024758638, "PaperTitle": "automatic custom instruction identification in memory streaming algorithms", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Auto-parallelization of data structure operations for GPUs.", "DBLP authors": ["Rupesh Nasre"], "year": 2014, "MAG papers": [{"PaperId": 2170013418, "PaperTitle": "auto parallelization of data structure operations for gpus", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "A compilation flow for parametric dataflow: Programming model, scheduling, and application to heterogeneous MPSoC.", "DBLP authors": ["Micka\u00ebl Dardaillon", "Kevin Marquet", "Tanguy Risset", "J\u00e9r\u00f4me Martin", "Henri-Pierre Charles"], "year": 2014, "MAG papers": [{"PaperId": 2045162869, "PaperTitle": "a compilation flow for parametric dataflow programming model scheduling and application to heterogeneous mpsoc", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of lyon": 3.0}}], "source": "ES"}, {"DBLP title": "A compiler framework for automatically mapping data parallel programs to heterogeneous MPSoCs.", "DBLP authors": ["Kiran Chandramohan", "Michael F. P. O&aposBoyle"], "year": 2014, "MAG papers": [{"PaperId": 2033050766, "PaperTitle": "a compiler framework for automatically mapping data parallel programs to heterogeneous mpsocs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Team up: Cooperative memory management in embedded systems.", "DBLP authors": ["Isabella Stilkerich", "Philip Taffner", "Christoph Erhardt", "Christian Dietrich", "Christian Wawersich", "Michael Stilkerich"], "year": 2014, "MAG papers": [{"PaperId": 2124565726, "PaperTitle": "team up cooperative memory management in embedded systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A low-cost memory interface for high-throughput accelerators.", "DBLP authors": ["Jing Huang", "Yuanjie Huang", "Olivier Temam", "Paolo Ienne", "Yunji Chen", "Chengyong Wu"], "year": 2014, "MAG papers": [{"PaperId": 2055626455, "PaperTitle": "a low cost memory interface for high throughput accelerators", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 4.0, "ecole polytechnique federale de lausanne": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "EnVM: Virtual memory design for new memory architectures.", "DBLP authors": ["Pooja Roy", "Manmohan Manoharan", "Weng-Fai Wong"], "year": 2014, "MAG papers": [{"PaperId": 2129107917, "PaperTitle": "envm virtual memory design for new memory architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "A system-level simulation framework for evaluating task migration in MPSoCs.", "DBLP authors": ["Wei Quan", "Andy D. Pimentel"], "year": 2014, "MAG papers": [{"PaperId": 2167414968, "PaperTitle": "a system level simulation framework for evaluating task migration in mpsocs", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of amsterdam": 1.0, "national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "Context-sensitive timing simulation of binary embedded software.", "DBLP authors": ["Sebastian Ottlik", "Stefan Stattelmann", "Alexander Viehl", "Wolfgang Rosenstiel", "Oliver Bringmann"], "year": 2014, "MAG papers": [{"PaperId": 1967909001, "PaperTitle": "context sensitive timing simulation of binary embedded software", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"center for information technology": 4.0, "ladenburg thalmann": 1.0}}], "source": "ES"}, {"DBLP title": "Automated ISA branch coverage analysis and test case generation for retargetable instruction set simulators.", "DBLP authors": ["Harry Wagstaff", "Tom Spink", "Bj\u00f6rn Franke"], "year": 2014, "MAG papers": [{"PaperId": 2043922265, "PaperTitle": "automated isa branch coverage analysis and test case generation for retargetable instruction set simulators", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Control-layer optimization for flow-based mVLSI microfluidic biochips.", "DBLP authors": ["Kai Hu", "Trung Anh Dinh", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 1998450740, "PaperTitle": "control layer optimization for flow based mvlsi microfluidic biochips", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"ritsumeikan university": 1.0, "national chiao tung university": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Splitting functions into single-entry regions.", "DBLP authors": ["Stefan Hepp", "Florian Brandner"], "year": 2014, "MAG papers": [{"PaperId": 2043284801, "PaperTitle": "splitting functions into single entry regions", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"superior national school of advanced techniques": 1.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Construction of GCCFG for inter-procedural optimizations in Software Managed Manycore (SMM) architectures.", "DBLP authors": ["Bryce Holton", "Ke Bai", "Aviral Shrivastava", "Harini Ramaprasad"], "year": 2014, "MAG papers": [{"PaperId": 1975573509, "PaperTitle": "construction of gccfg for inter procedural optimizations in software managed manycore smm architectures", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 3.0, "southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "CAPED: Context-aware personalized display brightness for mobile devices.", "DBLP authors": ["Matthew Schuchhardt", "Susmit Jha", "Raid Ayoub", "Michael Kishinevsky", "Gokhan Memik"], "year": 2014, "MAG papers": [{"PaperId": 2078023771, "PaperTitle": "caped context aware personalized display brightness for mobile devices", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"intel": 3.0, "northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "A high-level model of embedded flash energy consumption.", "DBLP authors": ["James Pallister", "Kerstin Eder", "Simon J. Hollis", "Jeremy Bennett"], "year": 2014, "MAG papers": [{"PaperId": 3123453129, "PaperTitle": "a high level model of embedded flash energy consumption", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bristol": 3.0}}, {"PaperId": 2095510547, "PaperTitle": "a high level model of embedded flash energy consumption", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of bristol": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing cache leakage energy for hybrid SPM-cache architectures.", "DBLP authors": ["Hao Wen", "Wei Zhang"], "year": 2014, "MAG papers": [{"PaperId": 1985020385, "PaperTitle": "reducing cache leakage energy for hybrid spm cache architectures", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"virginia commonwealth university": 2.0}}], "source": "ES"}, {"DBLP title": "AdaPNet: Adapting process networks in response to resource variations.", "DBLP authors": ["Lars Schor", "Iuliana Bacivarov", "Hoeseok Yang", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2069848270, "PaperTitle": "adapnet adapting process networks in response to resource variations", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"eth zurich": 3.0, "ajou university": 1.0}}], "source": "ES"}, {"DBLP title": "SDCTune: A model for predicting the SDC proneness of an application for configurable protection.", "DBLP authors": ["Qining Lu", "Karthik Pattabiraman", "Meeta Sharma Gupta", "Jude A. Rivers"], "year": 2014, "MAG papers": [{"PaperId": 2152365194, "PaperTitle": "sdctune a model for predicting the sdc proneness of an application for configurable protection", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"ibm": 2.0, "university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Fault resilient physical neural networks on a single chip.", "DBLP authors": ["Weidong Shi", "Yuanfeng Wen", "Ziyi Liu", "Xi Zhao", "Dainis Boumber", "Ricardo Vilalta", "Lei Xu"], "year": 2014, "MAG papers": [{"PaperId": 2101889061, "PaperTitle": "fault resilient physical neural networks on a single chip", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of houston": 7.0}}], "source": "ES"}]