hmLoadTopic({
hmKeywords:"",
hmTitle:"4.11 Summary",
hmDescription:"Functional Execution Domains (\"Boxes\") provide a clean, scalable execution architecture that mirrors Alpha AXP design intent without replicating hardware complexity.",
hmPrevLink:"chapter-4_10-cross-box-interac.html",
hmNextLink:"chapter-5---memory-system-arch.html",
hmParentLink:"chapter-4---functionexecution-.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-4---functionexecution-.html\">Chapter 4 - Functional Execution Domains (&quot;Boxes)<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 4 - Functional Execution Domains (\"Boxes) > 4.11 Summary",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">4.11 Summary<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Functional Execution Domains (&quot;Boxes&quot;) provide a clean, scalable execution architecture that mirrors Alpha AXP design intent without replicating hardware complexity.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Box Inventory<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">IBox — Instruction fetch and decode (842 lines, front-end only)<\/p>\n\r<p class=\"p_Normal\">EBox — Integer and control-flow execution (2,257 lines, 93 methods)<\/p>\n\r<p class=\"p_Normal\">FBox — Floating-point execution (2,639 lines, 236 methods)<\/p>\n\r<p class=\"p_Normal\">MBox — Memory access and translation (2,256 lines, load\/store\/LL-SC)<\/p>\n\r<p class=\"p_Normal\">CBox — Serialization, barriers, coherency (1,345 lines, 29 methods)<\/p>\n\r<p class=\"p_Normal\">PalBox — Privileged execution (2,122 lines, 175 methods)<\/p>\n\r<p class=\"p_Normal\">Total: 11,461 lines across six Box headers.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Key Takeaways<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>Boxes are functional domains, not execution stages — they define what work occurs, not when<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Grains own execution control; Boxes perform the work — grain-&gt;execute(slot) dispatches to the appropriate Box<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>EX stage is where all real work occurs — Boxes execute synchronously within EX<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>CBox enforces global correctness — all ordering, barrier, and coherency rules live here<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>PAL code is first-class, not a special case — it executes through the normal pipeline in PAL mode<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">6.<\/span>Six normative interaction rules prevent architectural drift — IBox never mutates state, EBox never does I\/O, MBox never decides ordering, CBox never computes, PalBox always serializes, Boxes never own time<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">7.<\/span>This design enables correctness first, optimization later<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-5---memory-system-arch.html\" class=\"topiclink\">Chapter 5 - Memory System Architecture (next chapter)<\/a>.<\/span><\/p>\n\r"
})
