--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml jump.twx jump.ncd -o jump.twr jump.pcf

Design file:              jump.ncd
Physical constraint file: jump.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
instruction<0> |    3.301(R)|   -0.395(R)|clk_BUFGP         |   0.000|
instruction<1> |    3.240(R)|   -0.782(R)|clk_BUFGP         |   0.000|
instruction<2> |    2.983(R)|   -0.261(R)|clk_BUFGP         |   0.000|
instruction<3> |    3.045(R)|   -0.545(R)|clk_BUFGP         |   0.000|
instruction<4> |    2.252(R)|   -0.567(R)|clk_BUFGP         |   0.000|
instruction<5> |    2.151(R)|   -0.391(R)|clk_BUFGP         |   0.000|
instruction<6> |    1.945(R)|   -0.043(R)|clk_BUFGP         |   0.000|
instruction<7> |    1.985(R)|   -0.618(R)|clk_BUFGP         |   0.000|
instruction<12>|    2.694(R)|   -0.472(R)|clk_BUFGP         |   0.000|
instruction<13>|    2.682(R)|   -0.462(R)|clk_BUFGP         |   0.000|
instruction<14>|    2.964(R)|   -0.432(R)|clk_BUFGP         |   0.000|
instruction<15>|    2.210(R)|   -0.033(R)|clk_BUFGP         |   0.000|
sign_flag      |    2.838(R)|   -0.587(R)|clk_BUFGP         |   0.000|
zero_flag      |    2.781(R)|   -0.542(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pc<0>       |    8.212(R)|clk_BUFGP         |   0.000|
pc<1>       |    8.157(R)|clk_BUFGP         |   0.000|
pc<2>       |    8.209(R)|clk_BUFGP         |   0.000|
pc<3>       |    8.738(R)|clk_BUFGP         |   0.000|
pc<4>       |    8.216(R)|clk_BUFGP         |   0.000|
pc<5>       |    7.890(R)|clk_BUFGP         |   0.000|
pc<6>       |    7.915(R)|clk_BUFGP         |   0.000|
pc<7>       |    8.139(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.458|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jul 07 15:42:26 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



