// Seed: 2724133365
module module_0;
  id_1 :
  assert property (@(negedge -1'h0) 1'b0)
  else id_1 = 1;
  logic [-1 : 1] id_2[~  1 'h0 : -1];
  assign id_2 = id_2 != 1;
  assign id_1 = 1'b0;
  logic [-1  |  -1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_11 = 1;
  module_0 modCall_1 ();
  assign id_10[1'h0 : id_5] = id_7;
  assign id_4[1'b0] = 1;
  assign id_10 = id_7;
  always assign id_6 = id_10;
endmodule
