Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:53:55 2015
| Host              : xsjrdevl15 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sv_chip1_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.987ns (22.509%)  route 3.398ns (77.491%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X61Y210        net (fo=11673, estimated)    1.550     4.335    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.165     4.500    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/Q
    SLICE_X68Y215        net (fo=20, estimated)       0.874     5.374    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/in_l_re[3]
    SLICE_X68Y215        LUT6 (Prop_lut6_I0_O)        0.043     5.417    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27/O
    SLICE_X68Y210        net (fo=2, estimated)        1.041     6.458    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27_n_0
    SLICE_X68Y210        LUT6 (Prop_lut6_I0_O)        0.043     6.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31/O
    SLICE_X68Y210        net (fo=1, routed)           0.006     6.507    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X68Y211        net (fo=1, estimated)        0.000     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.792    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3/O[0]
    SLICE_X70Y212        net (fo=5, estimated)        0.709     7.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3_n_7
    SLICE_X70Y212        LUT5 (Prop_lut5_I2_O)        0.049     7.550    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24/O
    SLICE_X66Y212        net (fo=1, estimated)        0.720     8.270    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24_n_0
    SLICE_X66Y212        LUT6 (Prop_lut6_I2_O)        0.043     8.313    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9/O
    SLICE_X66Y212        net (fo=1, routed)           0.011     8.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9_n_0
    SLICE_X66Y212        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     8.572    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X66Y213        net (fo=1, estimated)        0.000     8.572    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X66Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.683    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X66Y213        net (fo=1, routed)           0.037     8.720    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y213        net (fo=11673, estimated)    1.341     7.908    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/clk
                         clock pessimism              0.303     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X66Y213        FDRE (Setup_fdre_C_D)        0.040     8.216    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.841ns (19.227%)  route 3.533ns (80.773%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y200        net (fo=11673, estimated)    1.558     4.343    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y200        FDRE (Prop_fdre_C_Q)         0.165     4.508    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/Q
    SLICE_X67Y201        net (fo=357, estimated)      0.920     5.428    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/in_r_im[1]
    SLICE_X67Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.471    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35/O
    SLICE_X69Y206        net (fo=1, estimated)        0.900     6.371    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35_n_0
    SLICE_X69Y206        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     6.564    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14/O[1]
    SLICE_X70Y207        net (fo=5, estimated)        0.782     7.346    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14_n_6
    SLICE_X70Y207        LUT4 (Prop_lut4_I2_O)        0.043     7.389    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10/O
    SLICE_X70Y208        net (fo=1, estimated)        0.293     7.682    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10_n_0
    SLICE_X70Y208        LUT6 (Prop_lut6_I2_O)        0.043     7.725    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2/O
    SLICE_X69Y208        net (fo=1, estimated)        0.601     8.326    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2_n_0
    SLICE_X69Y208        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1/CO[3]
    SLICE_X69Y209        net (fo=1, estimated)        0.000     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1_n_0
    SLICE_X69Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.569    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_1/CO[3]
    SLICE_X69Y210        net (fo=1, estimated)        0.000     8.569    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_1_n_0
    SLICE_X69Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.680    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[15]_i_1/O[0]
    SLICE_X69Y210        net (fo=1, routed)           0.037     8.717    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y210        net (fo=11673, estimated)    1.341     7.908    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/clk
                         clock pessimism              0.303     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X69Y210        FDRE (Setup_fdre_C_D)        0.040     8.216    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.843ns (19.264%)  route 3.533ns (80.736%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y200        net (fo=11673, estimated)    1.558     4.343    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y200        FDRE (Prop_fdre_C_Q)         0.165     4.508    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/Q
    SLICE_X67Y201        net (fo=357, estimated)      0.920     5.428    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/in_r_im[1]
    SLICE_X67Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.471    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35/O
    SLICE_X69Y206        net (fo=1, estimated)        0.900     6.371    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35_n_0
    SLICE_X69Y206        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     6.564    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14/O[1]
    SLICE_X70Y207        net (fo=5, estimated)        0.782     7.346    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14_n_6
    SLICE_X70Y207        LUT4 (Prop_lut4_I2_O)        0.043     7.389    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10/O
    SLICE_X70Y208        net (fo=1, estimated)        0.293     7.682    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10_n_0
    SLICE_X70Y208        LUT6 (Prop_lut6_I2_O)        0.043     7.725    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2/O
    SLICE_X69Y208        net (fo=1, estimated)        0.601     8.326    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2_n_0
    SLICE_X69Y208        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1/CO[3]
    SLICE_X69Y209        net (fo=1, estimated)        0.000     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1_n_0
    SLICE_X69Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.682    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_1/O[1]
    SLICE_X69Y209        net (fo=1, routed)           0.037     8.719    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y209        net (fo=11673, estimated)    1.343     7.910    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/clk
                         clock pessimism              0.303     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X69Y209        FDRE (Setup_fdre_C_D)        0.040     8.218    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.826ns (18.949%)  route 3.533ns (81.051%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y200        net (fo=11673, estimated)    1.558     4.343    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y200        FDRE (Prop_fdre_C_Q)         0.165     4.508    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/Q
    SLICE_X67Y201        net (fo=357, estimated)      0.920     5.428    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/in_r_im[1]
    SLICE_X67Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.471    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35/O
    SLICE_X69Y206        net (fo=1, estimated)        0.900     6.371    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35_n_0
    SLICE_X69Y206        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     6.564    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14/O[1]
    SLICE_X70Y207        net (fo=5, estimated)        0.782     7.346    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14_n_6
    SLICE_X70Y207        LUT4 (Prop_lut4_I2_O)        0.043     7.389    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10/O
    SLICE_X70Y208        net (fo=1, estimated)        0.293     7.682    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10_n_0
    SLICE_X70Y208        LUT6 (Prop_lut6_I2_O)        0.043     7.725    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2/O
    SLICE_X69Y208        net (fo=1, estimated)        0.601     8.326    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2_n_0
    SLICE_X69Y208        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1/CO[3]
    SLICE_X69Y209        net (fo=1, estimated)        0.000     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1_n_0
    SLICE_X69Y209        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.665    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_1/O[3]
    SLICE_X69Y209        net (fo=1, routed)           0.037     8.702    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y209        net (fo=11673, estimated)    1.343     7.910    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/clk
                         clock pessimism              0.303     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X69Y209        FDRE (Setup_fdre_C_D)        0.040     8.218    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.788ns (18.237%)  route 3.533ns (81.763%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y200        net (fo=11673, estimated)    1.558     4.343    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y200        FDRE (Prop_fdre_C_Q)         0.165     4.508    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/Q
    SLICE_X67Y201        net (fo=357, estimated)      0.920     5.428    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/in_r_im[1]
    SLICE_X67Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.471    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35/O
    SLICE_X69Y206        net (fo=1, estimated)        0.900     6.371    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35_n_0
    SLICE_X69Y206        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     6.564    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14/O[1]
    SLICE_X70Y207        net (fo=5, estimated)        0.782     7.346    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14_n_6
    SLICE_X70Y207        LUT4 (Prop_lut4_I2_O)        0.043     7.389    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10/O
    SLICE_X70Y208        net (fo=1, estimated)        0.293     7.682    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10_n_0
    SLICE_X70Y208        LUT6 (Prop_lut6_I2_O)        0.043     7.725    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2/O
    SLICE_X69Y208        net (fo=1, estimated)        0.601     8.326    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2_n_0
    SLICE_X69Y208        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1/CO[3]
    SLICE_X69Y209        net (fo=1, estimated)        0.000     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1_n_0
    SLICE_X69Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.627    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_1/O[0]
    SLICE_X69Y209        net (fo=1, routed)           0.037     8.664    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y209        net (fo=11673, estimated)    1.343     7.910    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/clk
                         clock pessimism              0.303     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X69Y209        FDRE (Setup_fdre_C_D)        0.040     8.218    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.788ns (18.237%)  route 3.533ns (81.763%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 7.910 - 4.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X57Y200        net (fo=11673, estimated)    1.558     4.343    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y200        FDRE (Prop_fdre_C_Q)         0.165     4.508    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[1]/Q
    SLICE_X67Y201        net (fo=357, estimated)      0.920     5.428    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/in_r_im[1]
    SLICE_X67Y201        LUT6 (Prop_lut6_I0_O)        0.043     5.471    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35/O
    SLICE_X69Y206        net (fo=1, estimated)        0.900     6.371    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[14]_i_35_n_0
    SLICE_X69Y206        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.193     6.564    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14/O[1]
    SLICE_X70Y207        net (fo=5, estimated)        0.782     7.346    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_14_n_6
    SLICE_X70Y207        LUT4 (Prop_lut4_I2_O)        0.043     7.389    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10/O
    SLICE_X70Y208        net (fo=1, estimated)        0.293     7.682    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_10_n_0
    SLICE_X70Y208        LUT6 (Prop_lut6_I2_O)        0.043     7.725    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2/O
    SLICE_X69Y208        net (fo=1, estimated)        0.601     8.326    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg[10]_i_2_n_0
    SLICE_X69Y208        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1/CO[3]
    SLICE_X69Y209        net (fo=1, estimated)        0.000     8.516    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[10]_i_1_n_0
    SLICE_X69Y209        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.627    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[14]_i_1/O[2]
    SLICE_X69Y209        net (fo=1, routed)           0.037     8.664    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y209        net (fo=11673, estimated)    1.343     7.910    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/clk
                         clock pessimism              0.303     8.213    
                         clock uncertainty           -0.035     8.178    
    SLICE_X69Y209        FDRE (Setup_fdre_C_D)        0.040     8.218    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_18/limxrim_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.913ns (21.178%)  route 3.398ns (78.822%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X61Y210        net (fo=11673, estimated)    1.550     4.335    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.165     4.500    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/Q
    SLICE_X68Y215        net (fo=20, estimated)       0.874     5.374    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/in_l_re[3]
    SLICE_X68Y215        LUT6 (Prop_lut6_I0_O)        0.043     5.417    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27/O
    SLICE_X68Y210        net (fo=2, estimated)        1.041     6.458    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27_n_0
    SLICE_X68Y210        LUT6 (Prop_lut6_I0_O)        0.043     6.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31/O
    SLICE_X68Y210        net (fo=1, routed)           0.006     6.507    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X68Y211        net (fo=1, estimated)        0.000     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.792    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3/O[0]
    SLICE_X70Y212        net (fo=5, estimated)        0.709     7.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3_n_7
    SLICE_X70Y212        LUT5 (Prop_lut5_I2_O)        0.049     7.550    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24/O
    SLICE_X66Y212        net (fo=1, estimated)        0.720     8.270    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24_n_0
    SLICE_X66Y212        LUT6 (Prop_lut6_I2_O)        0.043     8.313    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9/O
    SLICE_X66Y212        net (fo=1, routed)           0.011     8.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9_n_0
    SLICE_X66Y212        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.285     8.609    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X66Y212        net (fo=1, routed)           0.037     8.646    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y212        net (fo=11673, estimated)    1.341     7.908    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/clk
                         clock pessimism              0.303     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X66Y212        FDRE (Setup_fdre_C_D)        0.040     8.216    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.119ns (26.367%)  route 3.125ns (73.633%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, estimated)        0.000     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.648    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X103Y185       net (fo=1, routed)           0.037     8.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, estimated)    1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.259    
                         clock uncertainty           -0.035     8.224    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.040     8.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.117ns (26.332%)  route 3.125ns (73.668%))
  Logic Levels:           9  (CARRY4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 7.955 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, estimated)        0.000     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.535    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X103Y186       net (fo=1, estimated)        0.000     8.535    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X103Y186       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.646    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X103Y186       net (fo=1, routed)           0.037     8.683    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y186       net (fo=11673, estimated)    1.388     7.955    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.260    
                         clock uncertainty           -0.035     8.225    
    SLICE_X103Y186       FDRE (Setup_fdre_C_D)        0.040     8.265    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.102ns (26.070%)  route 3.125ns (73.929%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, estimated)        0.000     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.631    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X103Y185       net (fo=1, routed)           0.037     8.668    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, estimated)    1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.259    
                         clock uncertainty           -0.035     8.224    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.040     8.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.400ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.883ns (20.626%)  route 3.398ns (79.374%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X61Y210        net (fo=11673, estimated)    1.550     4.335    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.165     4.500    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/Q
    SLICE_X68Y215        net (fo=20, estimated)       0.874     5.374    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/in_l_re[3]
    SLICE_X68Y215        LUT6 (Prop_lut6_I0_O)        0.043     5.417    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27/O
    SLICE_X68Y210        net (fo=2, estimated)        1.041     6.458    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27_n_0
    SLICE_X68Y210        LUT6 (Prop_lut6_I0_O)        0.043     6.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31/O
    SLICE_X68Y210        net (fo=1, routed)           0.006     6.507    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X68Y211        net (fo=1, estimated)        0.000     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.792    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3/O[0]
    SLICE_X70Y212        net (fo=5, estimated)        0.709     7.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3_n_7
    SLICE_X70Y212        LUT5 (Prop_lut5_I2_O)        0.049     7.550    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24/O
    SLICE_X66Y212        net (fo=1, estimated)        0.720     8.270    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24_n_0
    SLICE_X66Y212        LUT6 (Prop_lut6_I2_O)        0.043     8.313    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9/O
    SLICE_X66Y212        net (fo=1, routed)           0.011     8.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9_n_0
    SLICE_X66Y212        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.255     8.579    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X66Y212        net (fo=1, routed)           0.037     8.616    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y212        net (fo=11673, estimated)    1.341     7.908    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/clk
                         clock pessimism              0.303     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X66Y212        FDRE (Setup_fdre_C_D)        0.040     8.216    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.114ns (26.543%)  route 3.083ns (73.457%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X95Y179        net (fo=176, estimated)      1.770     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[2]
    SLICE_X95Y179        LUT6 (Prop_lut6_I1_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10/O
    SLICE_X97Y178        net (fo=2, estimated)        0.321     6.740    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10_n_0
    SLICE_X97Y178        LUT6 (Prop_lut6_I0_O)        0.043     6.783    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14/O
    SLICE_X97Y178        net (fo=1, routed)           0.012     6.795    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, estimated)        0.000     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.216    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, estimated)        0.470     7.686    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.729    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, estimated)        0.193     7.922    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.965    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, estimated)        0.280     8.245    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, estimated)        0.000     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.601    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X102Y180       net (fo=1, routed)           0.037     8.638    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y180       net (fo=11673, estimated)    1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.305     8.255    
                         clock uncertainty           -0.035     8.220    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.040     8.260    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.112ns (26.508%)  route 3.083ns (73.492%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X95Y179        net (fo=176, estimated)      1.770     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[2]
    SLICE_X95Y179        LUT6 (Prop_lut6_I1_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10/O
    SLICE_X97Y178        net (fo=2, estimated)        0.321     6.740    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10_n_0
    SLICE_X97Y178        LUT6 (Prop_lut6_I0_O)        0.043     6.783    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14/O
    SLICE_X97Y178        net (fo=1, routed)           0.012     6.795    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, estimated)        0.000     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.216    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, estimated)        0.470     7.686    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.729    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, estimated)        0.193     7.922    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.965    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, estimated)        0.280     8.245    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, estimated)        0.000     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.488    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X102Y181       net (fo=1, estimated)        0.000     8.488    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.599    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X102Y181       net (fo=1, routed)           0.037     8.636    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y181       net (fo=11673, estimated)    1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.305     8.255    
                         clock uncertainty           -0.035     8.220    
    SLICE_X102Y181       FDRE (Setup_fdre_C_D)        0.040     8.260    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.064ns (25.400%)  route 3.125ns (74.600%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, estimated)        0.000     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.593    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[0]
    SLICE_X103Y185       net (fo=1, routed)           0.037     8.630    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, estimated)    1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.259    
                         clock uncertainty           -0.035     8.224    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.040     8.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.064ns (25.400%)  route 3.125ns (74.600%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 7.954 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X103Y185       net (fo=1, estimated)        0.000     8.482    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.593    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X103Y185       net (fo=1, routed)           0.037     8.630    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y185       net (fo=11673, estimated)    1.387     7.954    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.259    
                         clock uncertainty           -0.035     8.224    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.040     8.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.097ns (26.244%)  route 3.083ns (73.756%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X95Y179        net (fo=176, estimated)      1.770     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[2]
    SLICE_X95Y179        LUT6 (Prop_lut6_I1_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10/O
    SLICE_X97Y178        net (fo=2, estimated)        0.321     6.740    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10_n_0
    SLICE_X97Y178        LUT6 (Prop_lut6_I0_O)        0.043     6.783    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14/O
    SLICE_X97Y178        net (fo=1, routed)           0.012     6.795    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, estimated)        0.000     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.216    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, estimated)        0.470     7.686    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.729    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, estimated)        0.193     7.922    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.965    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, estimated)        0.280     8.245    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, estimated)        0.000     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.584    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X102Y180       net (fo=1, routed)           0.037     8.621    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y180       net (fo=11673, estimated)    1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.305     8.255    
                         clock uncertainty           -0.035     8.220    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.040     8.260    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.835ns (19.726%)  route 3.398ns (80.274%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X61Y210        net (fo=11673, estimated)    1.550     4.335    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.165     4.500    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_17/dout_1_reg[3]/Q
    SLICE_X68Y215        net (fo=20, estimated)       0.874     5.374    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/in_l_re[3]
    SLICE_X68Y215        LUT6 (Prop_lut6_I0_O)        0.043     5.417    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27/O
    SLICE_X68Y210        net (fo=2, estimated)        1.041     6.458    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_27_n_0
    SLICE_X68Y210        LUT6 (Prop_lut6_I0_O)        0.043     6.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31/O
    SLICE_X68Y210        net (fo=1, routed)           0.006     6.507    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_31_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X68Y211        net (fo=1, estimated)        0.000     6.684    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X68Y211        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.792    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3/O[0]
    SLICE_X70Y212        net (fo=5, estimated)        0.709     7.501    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[15]_i_3_n_7
    SLICE_X70Y212        LUT5 (Prop_lut5_I2_O)        0.049     7.550    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24/O
    SLICE_X66Y212        net (fo=1, estimated)        0.720     8.270    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_24_n_0
    SLICE_X66Y212        LUT6 (Prop_lut6_I2_O)        0.043     8.313    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9/O
    SLICE_X66Y212        net (fo=1, routed)           0.011     8.324    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_9_n_0
    SLICE_X66Y212        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     8.531    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X66Y212        net (fo=1, routed)           0.037     8.568    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y212        net (fo=11673, estimated)    1.341     7.908    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/clk
                         clock pessimism              0.303     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X66Y212        FDRE (Setup_fdre_C_D)        0.040     8.216    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.983ns (22.443%)  route 3.397ns (77.557%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 8.006 - 4.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y201        net (fo=11673, estimated)    1.493     4.278    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_fdre_C_Q)         0.165     4.443    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[5]/Q
    SLICE_X44Y203        net (fo=336, estimated)      1.581     6.024    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/in_r_im[5]
    SLICE_X44Y203        LUT6 (Prop_lut6_I0_O)        0.043     6.067    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_29/O
    SLICE_X43Y205        net (fo=2, estimated)        0.332     6.399    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_29_n_0
    SLICE_X43Y205        LUT6 (Prop_lut6_I0_O)        0.043     6.442    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_33/O
    SLICE_X43Y205        net (fo=1, routed)           0.011     6.453    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_33_n_0
    SLICE_X43Y205        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.285     6.738    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_13/O[3]
    SLICE_X45Y209        net (fo=4, estimated)        0.684     7.422    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_13_n_4
    SLICE_X45Y209        LUT4 (Prop_lut4_I2_O)        0.043     7.465    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_12/O
    SLICE_X46Y206        net (fo=2, estimated)        0.391     7.856    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_12_n_0
    SLICE_X46Y206        LUT6 (Prop_lut6_I5_O)        0.043     7.899    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_4/O
    SLICE_X44Y206        net (fo=1, estimated)        0.360     8.259    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_4_n_0
    SLICE_X44Y206        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.512    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_1/CO[3]
    SLICE_X44Y207        net (fo=1, estimated)        0.000     8.512    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_1_n_0
    SLICE_X44Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.620    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[15]_i_1/O[0]
    SLICE_X44Y207        net (fo=1, routed)           0.038     8.658    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y207        net (fo=11673, estimated)    1.439     8.006    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/clk
                         clock pessimism              0.303     8.309    
                         clock uncertainty           -0.035     8.274    
    SLICE_X44Y207        FDRE (Setup_fdre_C_D)        0.047     8.321    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.059ns (25.567%)  route 3.083ns (74.433%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X95Y179        net (fo=176, estimated)      1.770     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[2]
    SLICE_X95Y179        LUT6 (Prop_lut6_I1_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10/O
    SLICE_X97Y178        net (fo=2, estimated)        0.321     6.740    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10_n_0
    SLICE_X97Y178        LUT6 (Prop_lut6_I0_O)        0.043     6.783    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14/O
    SLICE_X97Y178        net (fo=1, routed)           0.012     6.795    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, estimated)        0.000     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.216    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, estimated)        0.470     7.686    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.729    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, estimated)        0.193     7.922    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.965    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, estimated)        0.280     8.245    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, estimated)        0.000     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.546    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/O[0]
    SLICE_X102Y180       net (fo=1, routed)           0.037     8.583    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y180       net (fo=11673, estimated)    1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.305     8.255    
                         clock uncertainty           -0.035     8.220    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.040     8.260    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.059ns (25.567%)  route 3.083ns (74.433%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 7.950 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X95Y179        net (fo=176, estimated)      1.770     6.376    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/in_r_re[2]
    SLICE_X95Y179        LUT6 (Prop_lut6_I1_O)        0.043     6.419    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10/O
    SLICE_X97Y178        net (fo=2, estimated)        0.321     6.740    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_10_n_0
    SLICE_X97Y178        LUT6 (Prop_lut6_I0_O)        0.043     6.783    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14/O
    SLICE_X97Y178        net (fo=1, routed)           0.012     6.795    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[6]_i_14_n_0
    SLICE_X97Y178        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X97Y179        net (fo=1, estimated)        0.000     7.050    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X97Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.216    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X104Y179       net (fo=5, estimated)        0.470     7.686    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X104Y179       LUT4 (Prop_lut4_I2_O)        0.043     7.729    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10/O
    SLICE_X101Y179       net (fo=1, estimated)        0.193     7.922    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_10_n_0
    SLICE_X101Y179       LUT6 (Prop_lut6_I2_O)        0.043     7.965    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2/O
    SLICE_X102Y179       net (fo=1, estimated)        0.280     8.245    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[10]_i_2_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X102Y180       net (fo=1, estimated)        0.000     8.435    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.546    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[14]_i_1/O[2]
    SLICE_X102Y180       net (fo=1, routed)           0.037     8.583    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X102Y180       net (fo=11673, estimated)    1.383     7.950    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                         clock pessimism              0.305     8.255    
                         clock uncertainty           -0.035     8.220    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.040     8.260    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.116ns (26.737%)  route 3.058ns (73.263%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X94Y188        net (fo=176, estimated)      1.782     6.388    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[2]
    SLICE_X94Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.431    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_10/O
    SLICE_X95Y188        net (fo=2, estimated)        0.268     6.699    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_10_n_0
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043     6.742    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_14/O
    SLICE_X95Y188        net (fo=1, routed)           0.012     6.754    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_14_n_0
    SLICE_X95Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.009    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X95Y189        net (fo=1, estimated)        0.000     7.009    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X95Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.175    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X99Y189        net (fo=5, estimated)        0.413     7.588    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X99Y189        LUT4 (Prop_lut4_I2_O)        0.043     7.631    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_10/O
    SLICE_X99Y190        net (fo=1, estimated)        0.266     7.897    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_10_n_0
    SLICE_X99Y190        LUT6 (Prop_lut6_I2_O)        0.043     7.940    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_2/O
    SLICE_X100Y191       net (fo=1, estimated)        0.279     8.219    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_2_n_0
    SLICE_X100Y191       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.412    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X100Y192       net (fo=1, estimated)        0.000     8.412    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.577    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X100Y192       net (fo=1, routed)           0.038     8.615    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y192       net (fo=11673, estimated)    1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.305     8.284    
                         clock uncertainty           -0.035     8.249    
    SLICE_X100Y192       FDRE (Setup_fdre_C_D)        0.047     8.296    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.113ns (26.684%)  route 3.058ns (73.316%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X94Y188        net (fo=176, estimated)      1.782     6.388    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[2]
    SLICE_X94Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.431    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_10/O
    SLICE_X95Y188        net (fo=2, estimated)        0.268     6.699    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_10_n_0
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043     6.742    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_14/O
    SLICE_X95Y188        net (fo=1, routed)           0.012     6.754    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_14_n_0
    SLICE_X95Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.009    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X95Y189        net (fo=1, estimated)        0.000     7.009    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X95Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.175    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X99Y189        net (fo=5, estimated)        0.413     7.588    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X99Y189        LUT4 (Prop_lut4_I2_O)        0.043     7.631    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_10/O
    SLICE_X99Y190        net (fo=1, estimated)        0.266     7.897    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_10_n_0
    SLICE_X99Y190        LUT6 (Prop_lut6_I2_O)        0.043     7.940    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_2/O
    SLICE_X100Y191       net (fo=1, estimated)        0.279     8.219    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_2_n_0
    SLICE_X100Y191       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.412    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X100Y192       net (fo=1, estimated)        0.000     8.412    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X100Y193       net (fo=1, estimated)        0.000     8.466    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X100Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.574    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X100Y193       net (fo=1, routed)           0.038     8.612    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y193       net (fo=11673, estimated)    1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.305     8.284    
                         clock uncertainty           -0.035     8.249    
    SLICE_X100Y193       FDRE (Setup_fdre_C_D)        0.047     8.296    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.102ns (26.490%)  route 3.058ns (73.510%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X94Y188        net (fo=176, estimated)      1.782     6.388    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/in_r_re[2]
    SLICE_X94Y188        LUT6 (Prop_lut6_I1_O)        0.043     6.431    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_10/O
    SLICE_X95Y188        net (fo=2, estimated)        0.268     6.699    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_10_n_0
    SLICE_X95Y188        LUT6 (Prop_lut6_I0_O)        0.043     6.742    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_14/O
    SLICE_X95Y188        net (fo=1, routed)           0.012     6.754    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[6]_i_14_n_0
    SLICE_X95Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.009    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X95Y189        net (fo=1, estimated)        0.000     7.009    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X95Y189        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.175    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14/O[1]
    SLICE_X99Y189        net (fo=5, estimated)        0.413     7.588    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_14_n_6
    SLICE_X99Y189        LUT4 (Prop_lut4_I2_O)        0.043     7.631    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_10/O
    SLICE_X99Y190        net (fo=1, estimated)        0.266     7.897    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_10_n_0
    SLICE_X99Y190        LUT6 (Prop_lut6_I2_O)        0.043     7.940    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_2/O
    SLICE_X100Y191       net (fo=1, estimated)        0.279     8.219    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[10]_i_2_n_0
    SLICE_X100Y191       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.412    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X100Y192       net (fo=1, estimated)        0.000     8.412    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X100Y192       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.563    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]_i_1/O[3]
    SLICE_X100Y192       net (fo=1, routed)           0.038     8.601    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X100Y192       net (fo=11673, estimated)    1.412     7.979    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                         clock pessimism              0.305     8.284    
                         clock uncertainty           -0.035     8.249    
    SLICE_X100Y192       FDRE (Setup_fdre_C_D)        0.047     8.296    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.003ns (24.256%)  route 3.132ns (75.744%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y187        net (fo=11673, estimated)    1.688     4.473    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.175     4.648    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X83Y185        net (fo=176, estimated)      1.429     6.077    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/in_r_re[5]
    SLICE_X83Y185        LUT6 (Prop_lut6_I1_O)        0.043     6.120    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_26/O
    SLICE_X94Y185        net (fo=2, estimated)        0.597     6.717    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_26_n_0
    SLICE_X94Y185        LUT6 (Prop_lut6_I0_O)        0.043     6.760    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_30/O
    SLICE_X94Y185        net (fo=1, routed)           0.011     6.771    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_30_n_0
    SLICE_X94Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.953    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_13/CO[3]
    SLICE_X94Y186        net (fo=1, estimated)        0.000     6.953    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_13_n_0
    SLICE_X94Y186        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.119    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[15]_i_3/O[1]
    SLICE_X94Y187        net (fo=5, estimated)        0.456     7.575    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[15]_i_3_n_6
    SLICE_X94Y187        LUT3 (Prop_lut3_I0_O)        0.043     7.618    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_11/O
    SLICE_X93Y187        net (fo=1, estimated)        0.320     7.938    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_11_n_0
    SLICE_X93Y187        LUT6 (Prop_lut6_I3_O)        0.043     7.981    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_3/O
    SLICE_X91Y186        net (fo=1, estimated)        0.282     8.263    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[14]_i_3_n_0
    SLICE_X91Y186        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     8.460    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_1/CO[3]
    SLICE_X91Y187        net (fo=1, estimated)        0.000     8.460    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_1_n_0
    SLICE_X91Y187        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.571    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[15]_i_1/O[0]
    SLICE_X91Y187        net (fo=1, routed)           0.037     8.608    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X91Y187        net (fo=11673, estimated)    1.433     8.000    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/clk
                         clock pessimism              0.305     8.305    
                         clock uncertainty           -0.035     8.270    
    SLICE_X91Y187        FDRE (Setup_fdre_C_D)        0.040     8.310    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.994ns (24.132%)  route 3.125ns (75.868%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 7.953 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291     8.523    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/O[3]
    SLICE_X103Y184       net (fo=1, routed)           0.037     8.560    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y184       net (fo=11673, estimated)    1.386     7.953    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.258    
                         clock uncertainty           -0.035     8.223    
    SLICE_X103Y184       FDRE (Setup_fdre_C_D)        0.040     8.263    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.859ns (20.365%)  route 3.359ns (79.635%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.908 - 4.000 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X62Y212        net (fo=11673, estimated)    1.489     4.274    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y212        FDRE (Prop_fdre_C_Q)         0.165     4.439    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X68Y214        net (fo=336, estimated)      0.759     5.198    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/in_r_re[5]
    SLICE_X68Y214        LUT6 (Prop_lut6_I0_O)        0.043     5.241    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_29/O
    SLICE_X68Y210        net (fo=2, estimated)        0.986     6.227    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[14]_i_29_n_0
    SLICE_X68Y210        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.204     6.431    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13/O[1]
    SLICE_X68Y214        net (fo=5, estimated)        1.057     7.488    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_13_n_6
    SLICE_X68Y214        LUT6 (Prop_lut6_I0_O)        0.043     7.531    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[10]_i_13/O
    SLICE_X67Y210        net (fo=2, estimated)        0.328     7.859    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[10]_i_13_n_0
    SLICE_X67Y210        LUT5 (Prop_lut5_I4_O)        0.043     7.902    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[10]_i_4/O
    SLICE_X66Y211        net (fo=1, estimated)        0.192     8.094    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg[10]_i_4_n_0
    SLICE_X66Y211        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.344    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X66Y212        net (fo=1, estimated)        0.000     8.344    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X66Y212        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.455    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[14]_i_1/O[0]
    SLICE_X66Y212        net (fo=1, routed)           0.037     8.492    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y212        net (fo=11673, estimated)    1.341     7.908    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/clk
                         clock pessimism              0.303     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X66Y212        FDRE (Setup_fdre_C_D)        0.040     8.216    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_17/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.917ns (21.256%)  route 3.397ns (78.744%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 8.006 - 4.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X66Y201        net (fo=11673, estimated)    1.493     4.278    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDRE (Prop_fdre_C_Q)         0.165     4.443    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_2_reg[5]/Q
    SLICE_X44Y203        net (fo=336, estimated)      1.581     6.024    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/in_r_im[5]
    SLICE_X44Y203        LUT6 (Prop_lut6_I0_O)        0.043     6.067    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_29/O
    SLICE_X43Y205        net (fo=2, estimated)        0.332     6.399    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_29_n_0
    SLICE_X43Y205        LUT6 (Prop_lut6_I0_O)        0.043     6.442    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_33/O
    SLICE_X43Y205        net (fo=1, routed)           0.011     6.453    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_33_n_0
    SLICE_X43Y205        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.285     6.738    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_13/O[3]
    SLICE_X45Y209        net (fo=4, estimated)        0.684     7.422    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_13_n_4
    SLICE_X45Y209        LUT4 (Prop_lut4_I2_O)        0.043     7.465    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_12/O
    SLICE_X46Y206        net (fo=2, estimated)        0.391     7.856    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_12_n_0
    SLICE_X46Y206        LUT6 (Prop_lut6_I5_O)        0.043     7.899    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_4/O
    SLICE_X44Y206        net (fo=1, estimated)        0.360     8.259    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg[14]_i_4_n_0
    SLICE_X44Y206        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295     8.554    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]_i_1/O[3]
    SLICE_X44Y206        net (fo=1, routed)           0.038     8.592    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y206        net (fo=11673, estimated)    1.439     8.006    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/clk
                         clock pessimism              0.303     8.309    
                         clock uncertainty           -0.035     8.274    
    SLICE_X44Y206        FDRE (Setup_fdre_C_D)        0.047     8.321    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.112ns (26.660%)  route 3.059ns (73.340%))
  Logic Levels:           8  (CARRY4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 8.025 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X83Y187        net (fo=176, estimated)      1.427     6.033    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/in_r_re[2]
    SLICE_X83Y187        LUT6 (Prop_lut6_I1_O)        0.043     6.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_10/O
    SLICE_X86Y191        net (fo=2, estimated)        0.450     6.526    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_10_n_0
    SLICE_X86Y191        LUT6 (Prop_lut6_I0_O)        0.043     6.569    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_14/O
    SLICE_X86Y191        net (fo=1, routed)           0.007     6.576    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[6]_i_14_n_0
    SLICE_X86Y191        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.825    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X86Y192        net (fo=1, estimated)        0.000     6.825    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X86Y192        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.933    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X88Y189        net (fo=5, estimated)        0.467     7.400    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X88Y189        LUT6 (Prop_lut6_I1_O)        0.043     7.443    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_13/O
    SLICE_X88Y189        net (fo=2, estimated)        0.314     7.757    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_13_n_0
    SLICE_X88Y189        LUT5 (Prop_lut5_I4_O)        0.043     7.800    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_4/O
    SLICE_X88Y192        net (fo=1, estimated)        0.356     8.156    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_4_n_0
    SLICE_X88Y192        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.409    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X88Y193        net (fo=1, estimated)        0.000     8.409    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X88Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.574    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X88Y193        net (fo=1, routed)           0.038     8.612    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X88Y193        net (fo=11673, estimated)    1.458     8.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/clk
                         clock pessimism              0.305     8.330    
                         clock uncertainty           -0.035     8.295    
    SLICE_X88Y193        FDRE (Setup_fdre_C_D)        0.047     8.342    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.111ns (27.065%)  route 2.994ns (72.935%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X68Y187        net (fo=11673, estimated)    1.688     4.473    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.175     4.648    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[3]/Q
    SLICE_X81Y185        net (fo=165, estimated)      1.377     6.025    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/in_r_re[3]
    SLICE_X81Y185        LUT6 (Prop_lut6_I0_O)        0.043     6.068    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[3]_i_3/O
    SLICE_X94Y184        net (fo=2, estimated)        0.574     6.642    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[3]_i_3_n_0
    SLICE_X94Y184        LUT5 (Prop_lut5_I0_O)        0.043     6.685    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[3]_i_6/O
    SLICE_X94Y184        net (fo=1, routed)           0.011     6.696    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[3]_i_6_n_0
    SLICE_X94Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.878    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[3]_i_2/CO[3]
    SLICE_X94Y185        net (fo=1, estimated)        0.000     6.878    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[3]_i_2_n_0
    SLICE_X94Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.044    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_13/O[1]
    SLICE_X92Y185        net (fo=5, estimated)        0.495     7.539    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_13_n_6
    SLICE_X92Y185        LUT6 (Prop_lut6_I0_O)        0.043     7.582    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[10]_i_13/O
    SLICE_X92Y185        net (fo=2, estimated)        0.307     7.889    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[10]_i_13_n_0
    SLICE_X92Y185        LUT5 (Prop_lut5_I4_O)        0.043     7.932    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[10]_i_4/O
    SLICE_X91Y185        net (fo=1, estimated)        0.193     8.125    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[10]_i_4_n_0
    SLICE_X91Y185        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.375    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[10]_i_1/CO[3]
    SLICE_X91Y186        net (fo=1, estimated)        0.000     8.375    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[10]_i_1_n_0
    SLICE_X91Y186        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.541    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[14]_i_1/O[1]
    SLICE_X91Y186        net (fo=1, routed)           0.037     8.578    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X91Y186        net (fo=11673, estimated)    1.433     8.000    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/clk
                         clock pessimism              0.305     8.305    
                         clock uncertainty           -0.035     8.270    
    SLICE_X91Y186        FDRE (Setup_fdre_C_D)        0.040     8.310    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.310    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.965ns (23.594%)  route 3.125ns (76.406%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 7.953 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AT38                                              0.000     0.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.022     2.692    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y182        net (fo=11673, estimated)    1.656     4.441    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.165     4.606    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
    SLICE_X100Y182       net (fo=176, estimated)      1.843     6.449    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/in_r_re[2]
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.043     6.492    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10/O
    SLICE_X101Y183       net (fo=2, estimated)        0.351     6.843    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_10_n_0
    SLICE_X101Y183       LUT6 (Prop_lut6_I0_O)        0.043     6.886    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14/O
    SLICE_X101Y183       net (fo=1, routed)           0.012     6.898    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[6]_i_14_n_0
    SLICE_X101Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3/CO[3]
    SLICE_X101Y184       net (fo=1, estimated)        0.000     7.153    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[6]_i_3_n_0
    SLICE_X101Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.264    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14/O[0]
    SLICE_X101Y185       net (fo=5, estimated)        0.295     7.559    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]_i_14_n_7
    SLICE_X101Y185       LUT6 (Prop_lut6_I1_O)        0.043     7.602    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13/O
    SLICE_X102Y184       net (fo=2, estimated)        0.285     7.887    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_13_n_0
    SLICE_X102Y184       LUT5 (Prop_lut5_I4_O)        0.043     7.930    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4/O
    SLICE_X103Y184       net (fo=1, estimated)        0.302     8.232    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[10]_i_4_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.262     8.494    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]_i_1/O[2]
    SLICE_X103Y184       net (fo=1, routed)           0.037     8.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000    
    AT38                                              0.000     4.000    tm3_clk_v0
    AT38                 net (fo=0)                   0.000     4.000    tm3_clk_v0
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     4.563    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.921     6.484    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.567    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X103Y184       net (fo=11673, estimated)    1.386     7.953    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                         clock pessimism              0.305     8.258    
                         clock uncertainty           -0.035     8.223    
    SLICE_X103Y184       FDRE (Setup_fdre_C_D)        0.040     8.263    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 -0.268    




