# MIPS 32-bit Single Cycle Architecture in Verilog
Implemented basic instructions of lw, sw, beq, bne, add, sub, set less than, jump.
Built basic parts of PC, instruction memory, data memory, ALU, registers file and controller in Verilog.(Can be found in single_cycle.srcs/sources_1/"imports/project")

The instructions were provided in the "instruction.mem" file.
