<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › regulator › pcap-regulator.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pcap-regulator.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PCAP2 Regulator Driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009 Daniel Ribeiro &lt;drwyrm@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/driver.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/machine.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/ezx-pcap.h&gt;</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V1_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">2775</span><span class="p">,</span> <span class="mi">1275</span><span class="p">,</span> <span class="mi">1600</span><span class="p">,</span> <span class="mi">1725</span><span class="p">,</span> <span class="mi">1825</span><span class="p">,</span> <span class="mi">1925</span><span class="p">,</span> <span class="mi">2075</span><span class="p">,</span> <span class="mi">2275</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V2_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">2500</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V3_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1075</span><span class="p">,</span> <span class="mi">1275</span><span class="p">,</span> <span class="mi">1550</span><span class="p">,</span> <span class="mi">1725</span><span class="p">,</span> <span class="mi">1876</span><span class="p">,</span> <span class="mi">1950</span><span class="p">,</span> <span class="mi">2075</span><span class="p">,</span> <span class="mi">2275</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V4_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1275</span><span class="p">,</span> <span class="mi">1550</span><span class="p">,</span> <span class="mi">1725</span><span class="p">,</span> <span class="mi">1875</span><span class="p">,</span> <span class="mi">1950</span><span class="p">,</span> <span class="mi">2075</span><span class="p">,</span> <span class="mi">2275</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V5_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1875</span><span class="p">,</span> <span class="mi">2275</span><span class="p">,</span> <span class="mi">2475</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V6_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">2475</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V7_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1875</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define V8_table V4_table</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V9_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1575</span><span class="p">,</span> <span class="mi">1875</span><span class="p">,</span> <span class="mi">2475</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">V10_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">5000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">VAUX1_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1875</span><span class="p">,</span> <span class="mi">2475</span><span class="p">,</span> <span class="mi">2775</span><span class="p">,</span> <span class="mi">3000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define VAUX2_table VAUX1_table</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">VAUX3_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1200</span><span class="p">,</span> <span class="mi">1200</span><span class="p">,</span> <span class="mi">1200</span><span class="p">,</span> <span class="mi">1200</span><span class="p">,</span> <span class="mi">1400</span><span class="p">,</span> <span class="mi">1600</span><span class="p">,</span> <span class="mi">1800</span><span class="p">,</span> <span class="mi">2000</span><span class="p">,</span>
	<span class="mi">2200</span><span class="p">,</span> <span class="mi">2400</span><span class="p">,</span> <span class="mi">2600</span><span class="p">,</span> <span class="mi">2800</span><span class="p">,</span> <span class="mi">3000</span><span class="p">,</span> <span class="mi">3200</span><span class="p">,</span> <span class="mi">3400</span><span class="p">,</span> <span class="mi">3600</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">VAUX4_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1800</span><span class="p">,</span> <span class="mi">1800</span><span class="p">,</span> <span class="mi">3000</span><span class="p">,</span> <span class="mi">5000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">VSIM_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1875</span><span class="p">,</span> <span class="mi">3000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">VSIM2_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1875</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">VVIB_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">1300</span><span class="p">,</span> <span class="mi">1800</span><span class="p">,</span> <span class="mi">2000</span><span class="p">,</span> <span class="mi">3000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">SW1_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">900</span><span class="p">,</span> <span class="mi">950</span><span class="p">,</span> <span class="mi">1000</span><span class="p">,</span> <span class="mi">1050</span><span class="p">,</span> <span class="mi">1100</span><span class="p">,</span> <span class="mi">1150</span><span class="p">,</span> <span class="mi">1200</span><span class="p">,</span> <span class="mi">1250</span><span class="p">,</span>
	<span class="mi">1300</span><span class="p">,</span> <span class="mi">1350</span><span class="p">,</span> <span class="mi">1400</span><span class="p">,</span> <span class="mi">1450</span><span class="p">,</span> <span class="mi">1500</span><span class="p">,</span> <span class="mi">1600</span><span class="p">,</span> <span class="mi">1875</span><span class="p">,</span> <span class="mi">2250</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define SW2_table SW1_table</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">SW3_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">4000</span><span class="p">,</span> <span class="mi">4500</span><span class="p">,</span> <span class="mi">5000</span><span class="p">,</span> <span class="mi">5500</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="p">{</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">en</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">index</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">stby</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">lowpwr</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">n_voltages</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="n">voltage_table</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NA 0xff</span>

<span class="cp">#define VREG_INFO(_vreg, _reg, _en, _index, _stby, _lowpwr)		\</span>
<span class="cp">	[_vreg]	= {							\</span>
<span class="cp">		.reg		= _reg,					\</span>
<span class="cp">		.en		= _en,					\</span>
<span class="cp">		.index		= _index,				\</span>
<span class="cp">		.stby		= _stby,				\</span>
<span class="cp">		.lowpwr		= _lowpwr,				\</span>
<span class="cp">		.n_voltages	= ARRAY_SIZE(_vreg##_table),		\</span>
<span class="cp">		.voltage_table	= _vreg##_table,			\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="n">vreg_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V1</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG1</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V2</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG1</span><span class="p">,</span>   <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span>  <span class="mi">19</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V3</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG1</span><span class="p">,</span>   <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">20</span><span class="p">,</span> <span class="mi">23</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V4</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG1</span><span class="p">,</span>   <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>
	<span class="cm">/* V5 STBY and LOWPWR are on PCAP_REG_VREG2 */</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V5</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG1</span><span class="p">,</span>   <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">19</span><span class="p">),</span>

	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V6</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG2</span><span class="p">,</span>   <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">14</span><span class="p">,</span> <span class="mi">20</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V7</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG2</span><span class="p">,</span>   <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span>  <span class="mi">15</span><span class="p">,</span> <span class="mi">21</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V8</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG2</span><span class="p">,</span>   <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span>  <span class="mi">16</span><span class="p">,</span> <span class="mi">22</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V9</span><span class="p">,</span>    <span class="n">PCAP_REG_VREG2</span><span class="p">,</span>   <span class="mi">9</span><span class="p">,</span>  <span class="mi">10</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">23</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">V10</span><span class="p">,</span>   <span class="n">PCAP_REG_VREG2</span><span class="p">,</span>   <span class="mi">10</span><span class="p">,</span> <span class="n">NA</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">24</span><span class="p">),</span>

	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VAUX1</span><span class="p">,</span> <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">),</span>
	<span class="cm">/* VAUX2 ... VSIM2 STBY and LOWPWR are on PCAP_REG_LOWPWR */</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VAUX2</span><span class="p">,</span> <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mi">5</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span>  <span class="mi">1</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VAUX3</span><span class="p">,</span> <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="mi">3</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VAUX4</span><span class="p">,</span> <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>  <span class="mi">5</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VSIM</span><span class="p">,</span>  <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="n">NA</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VSIM2</span><span class="p">,</span> <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NA</span><span class="p">,</span> <span class="n">NA</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">VVIB</span><span class="p">,</span>  <span class="n">PCAP_REG_AUXVREG</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="n">NA</span><span class="p">,</span> <span class="n">NA</span><span class="p">),</span>

	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">SW1</span><span class="p">,</span>   <span class="n">PCAP_REG_SWCTRL</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span>  <span class="n">NA</span><span class="p">,</span> <span class="n">NA</span><span class="p">),</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">SW2</span><span class="p">,</span>   <span class="n">PCAP_REG_SWCTRL</span><span class="p">,</span>  <span class="mi">6</span><span class="p">,</span>  <span class="mi">7</span><span class="p">,</span>  <span class="n">NA</span><span class="p">,</span> <span class="n">NA</span><span class="p">),</span>
	<span class="cm">/* SW3 STBY is on PCAP_REG_AUXVREG */</span>
	<span class="n">VREG_INFO</span><span class="p">(</span><span class="n">SW3</span><span class="p">,</span>   <span class="n">PCAP_REG_SWCTRL</span><span class="p">,</span>  <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="n">NA</span><span class="p">),</span>

	<span class="cm">/* SWxS used to control SWx voltage on standby */</span>
<span class="cm">/*	VREG_INFO(SW1S,  PCAP_REG_LOWPWR,  NA, 12, NA, NA),</span>
<span class="cm">	VREG_INFO(SW2S,  PCAP_REG_LOWPWR,  NA, 20, NA, NA), */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcap_regulator_set_voltage_sel</span><span class="p">(</span><span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="o">*</span><span class="n">vreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vreg_table</span><span class="p">[</span><span class="n">rdev_get_id</span><span class="p">(</span><span class="n">rdev</span><span class="p">)];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pcap</span> <span class="o">=</span> <span class="n">rdev_get_drvdata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* the regulator doesn&#39;t support voltage switching */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">n_voltages</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ezx_pcap_set_bits</span><span class="p">(</span><span class="n">pcap</span><span class="p">,</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">n_voltages</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">,</span>
				 <span class="n">selector</span> <span class="o">&lt;&lt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcap_regulator_get_voltage_sel</span><span class="p">(</span><span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="o">*</span><span class="n">vreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vreg_table</span><span class="p">[</span><span class="n">rdev_get_id</span><span class="p">(</span><span class="n">rdev</span><span class="p">)];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pcap</span> <span class="o">=</span> <span class="n">rdev_get_drvdata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">n_voltages</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ezx_pcap_read</span><span class="p">(</span><span class="n">pcap</span><span class="p">,</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">n_voltages</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcap_regulator_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="o">*</span><span class="n">vreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vreg_table</span><span class="p">[</span><span class="n">rdev_get_id</span><span class="p">(</span><span class="n">rdev</span><span class="p">)];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pcap</span> <span class="o">=</span> <span class="n">rdev_get_drvdata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span> <span class="o">==</span> <span class="n">NA</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ezx_pcap_set_bits</span><span class="p">(</span><span class="n">pcap</span><span class="p">,</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcap_regulator_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="o">*</span><span class="n">vreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vreg_table</span><span class="p">[</span><span class="n">rdev_get_id</span><span class="p">(</span><span class="n">rdev</span><span class="p">)];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pcap</span> <span class="o">=</span> <span class="n">rdev_get_drvdata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span> <span class="o">==</span> <span class="n">NA</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ezx_pcap_set_bits</span><span class="p">(</span><span class="n">pcap</span><span class="p">,</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcap_regulator_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="o">*</span><span class="n">vreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vreg_table</span><span class="p">[</span><span class="n">rdev_get_id</span><span class="p">(</span><span class="n">rdev</span><span class="p">)];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pcap</span> <span class="o">=</span> <span class="n">rdev_get_drvdata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span> <span class="o">==</span> <span class="n">NA</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ezx_pcap_read</span><span class="p">(</span><span class="n">pcap</span><span class="p">,</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">en</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcap_regulator_list_voltage</span><span class="p">(</span><span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
							<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcap_regulator</span> <span class="o">*</span><span class="n">vreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vreg_table</span><span class="p">[</span><span class="n">rdev_get_id</span><span class="p">(</span><span class="n">rdev</span><span class="p">)];</span>

	<span class="k">return</span> <span class="n">vreg</span><span class="o">-&gt;</span><span class="n">voltage_table</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">regulator_ops</span> <span class="n">pcap_regulator_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">list_voltage</span>	<span class="o">=</span> <span class="n">pcap_regulator_list_voltage</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_voltage_sel</span> <span class="o">=</span> <span class="n">pcap_regulator_set_voltage_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_voltage_sel</span> <span class="o">=</span> <span class="n">pcap_regulator_get_voltage_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">pcap_regulator_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">pcap_regulator_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span>	<span class="o">=</span> <span class="n">pcap_regulator_is_enabled</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define VREG(_vreg)						\</span>
<span class="cp">	[_vreg]	= {						\</span>
<span class="cp">		.name		= #_vreg,			\</span>
<span class="cp">		.id		= _vreg,			\</span>
<span class="cp">		.n_voltages	= ARRAY_SIZE(_vreg##_table),	\</span>
<span class="cp">		.ops		= &amp;pcap_regulator_ops,		\</span>
<span class="cp">		.type		= REGULATOR_VOLTAGE,		\</span>
<span class="cp">		.owner		= THIS_MODULE,			\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">regulator_desc</span> <span class="n">pcap_regulators</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">VREG</span><span class="p">(</span><span class="n">V1</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V2</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V3</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V4</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V5</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V6</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V7</span><span class="p">),</span>
	<span class="n">VREG</span><span class="p">(</span><span class="n">V8</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V9</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">V10</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">VAUX1</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">VAUX2</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">VAUX3</span><span class="p">),</span>
	<span class="n">VREG</span><span class="p">(</span><span class="n">VAUX4</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">VSIM</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">VSIM2</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">VVIB</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">SW1</span><span class="p">),</span> <span class="n">VREG</span><span class="p">(</span><span class="n">SW2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pcap_regulator_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">pcap</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">regulator_config</span> <span class="n">config</span> <span class="o">=</span> <span class="p">{</span> <span class="p">};</span>

	<span class="n">config</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">config</span><span class="p">.</span><span class="n">init_data</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="n">config</span><span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="n">pcap</span><span class="p">;</span>

	<span class="n">rdev</span> <span class="o">=</span> <span class="n">regulator_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pcap_regulators</span><span class="p">[</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">config</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">pcap_regulator_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">regulator_dev</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">regulator_unregister</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">pcap_regulator_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pcap-regulator&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>	<span class="o">=</span> <span class="n">pcap_regulator_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>	<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">pcap_regulator_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcap_regulator_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pcap_regulator_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">pcap_regulator_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pcap_regulator_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">pcap_regulator_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">pcap_regulator_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Daniel Ribeiro &lt;drwyrm@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCAP2 Regulator Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
