/primary/HLS/AN_script2.tcl:13:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=name=pool5_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLSDIRECTIVE TOP name=pool5
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:28:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=inp_img offset=slave bundle=gmem depth = 290400
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:29:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE m_axi port=out_img offset=slave bundle=gmem depth = 69984
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:31:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=inp_img bundle=control
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:32:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=out_img bundle=control
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:34:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS INTERFACE s_axilite port=return bundle=control
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:37:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=window_2D complete dim=0
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:39:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D complete dim=0
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:41:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=right_col_2D_l complete dim=0
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:43:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=line_buffer_2D complete dim=0
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:45:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels complete dim=0
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:47:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS ARRAY_PARTITION variable=new_pixels_l complete dim=0
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:59:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73:9: warning: HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=_XLX_SEP_ [-Wdump-hls-pragmas]
#pragma HLS PIPELINE
        ^
14 warnings generated.
