{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612905692795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612905692796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 13:21:32 2021 " "Processing started: Tue Feb 09 13:21:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612905692796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612905692796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612905692796 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/JUMP/SHIFT/SHIFT.qip " "Tcl Script File src/JUMP/SHIFT/SHIFT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip " "set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1612905693315 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1612905693315 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612905693701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_array/register_array.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_array/register_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "src/REGISTER_ARRAY/REGISTER_ARRAY.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/REGISTER_ARRAY/REGISTER_ARRAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(57) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(57): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612905693891 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(59) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(59): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612905693891 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(103) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(103): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612905693892 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(112) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(112): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612905693892 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INSTRUCTION_INTERPRETER.v(114) " "Verilog HDL warning at INSTRUCTION_INTERPRETER.v(114): extended using \"x\" or \"z\"" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612905693892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_interpreter/instruction_interpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_interpreter/instruction_interpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_interpreter " "Found entity 1: instruction_interpreter" {  } { { "src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/INSTRUCTION_INTERPRETER/INSTRUCTION_INTERPRETER.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpuproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUProject " "Found entity 1: CPUProject" {  } { { "CPUProject.bdf" "" { Schematic "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/CPUProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/SHIFT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROTATE " "Found entity 1: ROTATE" {  } { { "ROTATE.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/ROTATE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_coprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/fp_coprocessor/fp_coprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FP_COPROCESSOR " "Found entity 1: FP_COPROCESSOR" {  } { { "src/FP_COPROCESSOR/FP_COPROCESSOR.bdf" "" { Schematic "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_COPROCESSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905693914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905693914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_add_sub/fp_add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file src/fp_coprocessor/fp_add_sub/fp_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_ADD_SUB_altbarrel_shift_t8e " "Found entity 1: FP_ADD_SUB_altbarrel_shift_t8e" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_ADD_SUB_altbarrel_shift_3cg " "Found entity 2: FP_ADD_SUB_altbarrel_shift_3cg" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_ADD_SUB_altpriority_encoder_3e8 " "Found entity 3: FP_ADD_SUB_altpriority_encoder_3e8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "4 FP_ADD_SUB_altpriority_encoder_6e8 " "Found entity 4: FP_ADD_SUB_altpriority_encoder_6e8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "5 FP_ADD_SUB_altpriority_encoder_be8 " "Found entity 5: FP_ADD_SUB_altpriority_encoder_be8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "6 FP_ADD_SUB_altpriority_encoder_3v7 " "Found entity 6: FP_ADD_SUB_altpriority_encoder_3v7" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "7 FP_ADD_SUB_altpriority_encoder_6v7 " "Found entity 7: FP_ADD_SUB_altpriority_encoder_6v7" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "8 FP_ADD_SUB_altpriority_encoder_bv7 " "Found entity 8: FP_ADD_SUB_altpriority_encoder_bv7" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "9 FP_ADD_SUB_altpriority_encoder_uv8 " "Found entity 9: FP_ADD_SUB_altpriority_encoder_uv8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "10 FP_ADD_SUB_altpriority_encoder_ue9 " "Found entity 10: FP_ADD_SUB_altpriority_encoder_ue9" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "11 FP_ADD_SUB_altpriority_encoder_ou8 " "Found entity 11: FP_ADD_SUB_altpriority_encoder_ou8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "12 FP_ADD_SUB_altpriority_encoder_nh8 " "Found entity 12: FP_ADD_SUB_altpriority_encoder_nh8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "13 FP_ADD_SUB_altpriority_encoder_qh8 " "Found entity 13: FP_ADD_SUB_altpriority_encoder_qh8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "14 FP_ADD_SUB_altpriority_encoder_vh8 " "Found entity 14: FP_ADD_SUB_altpriority_encoder_vh8" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "15 FP_ADD_SUB_altpriority_encoder_ii9 " "Found entity 15: FP_ADD_SUB_altpriority_encoder_ii9" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "16 FP_ADD_SUB_altpriority_encoder_n28 " "Found entity 16: FP_ADD_SUB_altpriority_encoder_n28" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "17 FP_ADD_SUB_altpriority_encoder_q28 " "Found entity 17: FP_ADD_SUB_altpriority_encoder_q28" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "18 FP_ADD_SUB_altpriority_encoder_v28 " "Found entity 18: FP_ADD_SUB_altpriority_encoder_v28" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "19 FP_ADD_SUB_altpriority_encoder_i39 " "Found entity 19: FP_ADD_SUB_altpriority_encoder_i39" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "20 FP_ADD_SUB_altpriority_encoder_cna " "Found entity 20: FP_ADD_SUB_altpriority_encoder_cna" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "21 FP_ADD_SUB_altfp_add_sub_39n " "Found entity 21: FP_ADD_SUB_altfp_add_sub_39n" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""} { "Info" "ISGN_ENTITY_NAME" "22 FP_ADD_SUB " "Found entity 22: FP_ADD_SUB" {  } { { "src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_ADD_SUB/FP_ADD_SUB.v" 3441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_mult/fp_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file src/fp_coprocessor/fp_mult/fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MULT_altfp_mult_bnq " "Found entity 1: FP_MULT_altfp_mult_bnq" {  } { { "src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694137 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_MULT " "Found entity 2: FP_MULT" {  } { { "src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_MULT/FP_MULT.v" 848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/fp_div/fp_div.v 3 3 " "Found 3 design units, including 3 entities, in source file src/fp_coprocessor/fp_div/fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_DIV_altfp_div_pst_39j " "Found entity 1: FP_DIV_altfp_div_pst_39j" {  } { { "src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694230 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_DIV_altfp_div_oul " "Found entity 2: FP_DIV_altfp_div_oul" {  } { { "src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" 1785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694230 ""} { "Info" "ISGN_ENTITY_NAME" "3 FP_DIV " "Found entity 3: FP_DIV" {  } { { "src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/FP_DIV/FP_DIV.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fp_coprocessor/mux/fp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fp_coprocessor/mux/fp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MUX " "Found entity 1: FP_MUX" {  } { { "src/FP_COPROCESSOR/MUX/FP_MUX.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/FP_COPROCESSOR/MUX/FP_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_mux/pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_mux/pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_MUX " "Found entity 1: PC_MUX" {  } { { "src/PC_MUX/PC_MUX.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/PC_MUX/PC_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/jmp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/jmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JMP " "Found entity 1: JMP" {  } { { "src/JUMP/JMP.bdf" "" { Schematic "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/JUMP/JMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/constant/constant.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/constant/constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT " "Found entity 1: CONSTANT" {  } { { "src/JUMP/CONSTANT/CONSTANT.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/shift/shift_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/shift/shift_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_16BIT " "Found entity 1: SHIFT_16BIT" {  } { { "src/JUMP/SHIFT/SHIFT_16BIT.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_16BIT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/constant/constant_18.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/constant/constant_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT_18 " "Found entity 1: CONSTANT_18" {  } { { "src/JUMP/CONSTANT/CONSTANT_18.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/JUMP/CONSTANT/CONSTANT_18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/add/add.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/add/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "src/JUMP/ADD/ADD.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/JUMP/ADD/ADD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/jump/shift/shift_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/jump/shift/shift_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_5BIT " "Found entity 1: SHIFT_5BIT" {  } { { "src/JUMP/SHIFT/SHIFT_5BIT.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/JUMP/SHIFT/SHIFT_5BIT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612905694284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612905694284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUProject " "Elaborating entity \"CPUProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612905694397 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"reg1_address\[register_num_length-1..0\]\" (ID register_array:inst9) " "Bus range for signal \"port \"reg1_address\[register_num_length-1..0\]\" (ID register_array:inst9)\" must be a number" {  } { { "CPUProject.bdf" "" { Schematic "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 960 1192 1568 1136 "inst9" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612905694405 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"reg2_address\[register_num_length-1..0\]\" (ID register_array:inst9) " "Bus range for signal \"port \"reg2_address\[register_num_length-1..0\]\" (ID register_array:inst9)\" must be a number" {  } { { "CPUProject.bdf" "" { Schematic "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 960 1192 1568 1136 "inst9" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612905694405 ""}
{ "Error" "EGDFX_MUST_BE_INTEGER" "port \"write_reg_address\[register_num_length-1..0\]\" (ID register_array:inst9) " "Bus range for signal \"port \"write_reg_address\[register_num_length-1..0\]\" (ID register_array:inst9)\" must be a number" {  } { { "CPUProject.bdf" "" { Schematic "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/CPUProject.bdf" { { 960 1192 1568 1136 "inst9" "" } } } }  } 0 275051 "Bus range for signal \"%1!s!\" must be a number" 0 0 "Quartus II" 0 -1 1612905694406 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1612905694408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/output_files/CPUProject.map.smsg " "Generated suppressed messages file C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/output_files/CPUProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612905694480 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612905694564 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 09 13:21:34 2021 " "Processing ended: Tue Feb 09 13:21:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612905694564 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612905694564 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612905694564 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612905694564 ""}
