

================================================================
== Vivado HLS Report for 'dct_1d'
================================================================
* Date:           Fri Mar 13 21:01:28 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  209|  209|  209|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |  208|  208|        26|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |   24|   24|         3|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.21ns
ST_1: tmp_11_read [1/1] 0.86ns
:0  %tmp_11_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_11)

ST_1: tmp_1_read [1/1] 0.86ns
:1  %tmp_1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_1)

ST_1: stg_8 [1/1] 1.21ns
:2  br label %1


 <State 2>: 1.88ns
ST_2: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %5 ]

ST_2: exitcond1 [1/1] 1.88ns
:1  %exitcond1 = icmp eq i4 %k, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: k_1 [1/1] 0.80ns
:3  %k_1 = add i4 %k, 1

ST_2: stg_13 [1/1] 0.00ns
:4  br i1 %exitcond1, label %6, label %2

ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_2: stg_16 [1/1] 1.57ns
:2  br label %3

ST_2: stg_17 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.83ns
ST_3: n [1/1] 0.00ns
:0  %n = phi i4 [ 0, %2 ], [ %n_1, %4 ]

ST_3: tmp1 [1/1] 0.00ns
:1  %tmp1 = phi i32 [ 0, %2 ], [ %tmp_5, %4 ]

ST_3: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = trunc i32 %tmp1 to i29

ST_3: exitcond [1/1] 1.88ns
:3  %exitcond = icmp eq i4 %n, -8

ST_3: empty_27 [1/1] 0.00ns
:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: n_1 [1/1] 0.80ns
:5  %n_1 = add i4 %n, 1

ST_3: stg_24 [1/1] 0.00ns
:6  br i1 %exitcond, label %5, label %4

ST_3: tmp_6_trn5_cast [1/1] 0.00ns
:1  %tmp_6_trn5_cast = zext i4 %n to i8

ST_3: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_3: dct_coeff_table_addr6_cast [1/1] 0.00ns
:3  %dct_coeff_table_addr6_cast = zext i7 %tmp_7 to i8

ST_3: dct_coeff_table_addr7 [1/1] 1.72ns
:4  %dct_coeff_table_addr7 = add i8 %dct_coeff_table_addr6_cast, %tmp_6_trn5_cast

ST_3: tmp_9 [1/1] 0.00ns
:5  %tmp_9 = zext i8 %dct_coeff_table_addr7 to i64

ST_3: dct_coeff_table_addr [1/1] 0.00ns
:6  %dct_coeff_table_addr = getelementptr [64 x i15]* @dct_coeff_table, i64 0, i64 %tmp_9

ST_3: dct_coeff_table_load [2/2] 2.39ns
:7  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_3: tmp_10 [1/1] 0.00ns
:9  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1_read, i3 0)

ST_3: p_addr_cast [1/1] 0.00ns
:10  %p_addr_cast = zext i7 %tmp_10 to i8

ST_3: p_addr1 [1/1] 1.72ns
:11  %p_addr1 = add i8 %p_addr_cast, %tmp_6_trn5_cast

ST_3: tmp_12 [1/1] 0.00ns
:12  %tmp_12 = zext i8 %p_addr1 to i64

ST_3: src_addr [1/1] 0.00ns
:13  %src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_12

ST_3: src_load [2/2] 2.39ns
:14  %src_load = load i16* %src_addr, align 2

ST_3: tmp_2 [1/1] 2.44ns
:0  %tmp_2 = add i29 %tmp_3, 4096

ST_3: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_2, i32 13, i32 28)

ST_3: tmp_trn_cast [1/1] 0.00ns
:2  %tmp_trn_cast = zext i4 %k to i8

ST_3: tmp [1/1] 0.00ns
:3  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_11_read, i3 0)

ST_3: p_addr2_cast [1/1] 0.00ns
:4  %p_addr2_cast = zext i7 %tmp to i8

ST_3: p_addr3 [1/1] 1.72ns
:5  %p_addr3 = add i8 %p_addr2_cast, %tmp_trn_cast

ST_3: tmp_6 [1/1] 0.00ns
:6  %tmp_6 = zext i8 %p_addr3 to i64

ST_3: dst_addr [1/1] 0.00ns
:7  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_6

ST_3: stg_46 [1/1] 2.39ns
:8  store i16 %tmp_4, i16* %dst_addr, align 2

ST_3: empty_28 [1/1] 0.00ns
:9  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_s) nounwind

ST_3: stg_48 [1/1] 0.00ns
:10  br label %1


 <State 4>: 2.39ns
ST_4: dct_coeff_table_load [1/2] 2.39ns
:7  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_4: src_load [1/2] 2.39ns
:14  %src_load = load i16* %src_addr, align 2


 <State 5>: 6.38ns
ST_5: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind

ST_5: coeff_cast [1/1] 0.00ns
:8  %coeff_cast = sext i15 %dct_coeff_table_load to i31

ST_5: tmp_7_cast [1/1] 0.00ns
:15  %tmp_7_cast = sext i16 %src_load to i31

ST_5: tmp_8 [1/1] 3.36ns
:16  %tmp_8 = mul i31 %tmp_7_cast, %coeff_cast

ST_5: tmp_8_cast [1/1] 0.00ns
:17  %tmp_8_cast = sext i31 %tmp_8 to i32

ST_5: tmp_5 [1/1] 3.02ns
:18  %tmp_5 = add nsw i32 %tmp_8_cast, %tmp1

ST_5: stg_57 [1/1] 0.00ns
:19  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x407b8e0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d4340; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x44ea400; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x44eb490; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x43db980; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_11_read                (read             ) [ 001111]
tmp_1_read                 (read             ) [ 001111]
stg_8                      (br               ) [ 011111]
k                          (phi              ) [ 001111]
exitcond1                  (icmp             ) [ 001111]
empty                      (speclooptripcount) [ 000000]
k_1                        (add              ) [ 011111]
stg_13                     (br               ) [ 000000]
stg_14                     (specloopname     ) [ 000000]
tmp_s                      (specregionbegin  ) [ 000111]
stg_16                     (br               ) [ 001111]
stg_17                     (ret              ) [ 000000]
n                          (phi              ) [ 000100]
tmp1                       (phi              ) [ 000111]
tmp_3                      (trunc            ) [ 000000]
exitcond                   (icmp             ) [ 001111]
empty_27                   (speclooptripcount) [ 000000]
n_1                        (add              ) [ 001111]
stg_24                     (br               ) [ 000000]
tmp_6_trn5_cast            (zext             ) [ 000000]
tmp_7                      (bitconcatenate   ) [ 000000]
dct_coeff_table_addr6_cast (zext             ) [ 000000]
dct_coeff_table_addr7      (add              ) [ 000000]
tmp_9                      (zext             ) [ 000000]
dct_coeff_table_addr       (getelementptr    ) [ 000010]
tmp_10                     (bitconcatenate   ) [ 000000]
p_addr_cast                (zext             ) [ 000000]
p_addr1                    (add              ) [ 000000]
tmp_12                     (zext             ) [ 000000]
src_addr                   (getelementptr    ) [ 000010]
tmp_2                      (add              ) [ 000000]
tmp_4                      (partselect       ) [ 000000]
tmp_trn_cast               (zext             ) [ 000000]
tmp                        (bitconcatenate   ) [ 000000]
p_addr2_cast               (zext             ) [ 000000]
p_addr3                    (add              ) [ 000000]
tmp_6                      (zext             ) [ 000000]
dst_addr                   (getelementptr    ) [ 000000]
stg_46                     (store            ) [ 000000]
empty_28                   (specregionend    ) [ 000000]
stg_48                     (br               ) [ 011111]
dct_coeff_table_load       (load             ) [ 000001]
src_load                   (load             ) [ 000001]
stg_51                     (specloopname     ) [ 000000]
coeff_cast                 (sext             ) [ 000000]
tmp_7_cast                 (sext             ) [ 000000]
tmp_8                      (mul              ) [ 000000]
tmp_8_cast                 (sext             ) [ 000000]
tmp_5                      (add              ) [ 001111]
stg_57                     (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_11_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dct_coeff_table_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="15" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_load/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="src_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dst_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_46_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="k_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="n_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="n_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exitcond1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="k_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exitcond_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="n_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_6_trn5_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_trn5_cast/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="dct_coeff_table_addr6_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dct_coeff_table_addr6_cast/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="dct_coeff_table_addr7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dct_coeff_table_addr7/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_9_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_10_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="2"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_addr_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_addr1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_12_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="29" slack="0"/>
<pin id="211" dir="0" index="1" bw="14" slack="0"/>
<pin id="212" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="29" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="6" slack="0"/>
<pin id="220" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_trn_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="2"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_addr2_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_addr3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="coeff_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="1"/>
<pin id="254" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_cast/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_7_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_8_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="15" slack="0"/>
<pin id="261" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_8_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_11_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="2"/>
<pin id="276" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_1_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="2"/>
<pin id="281" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="k_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="n_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="dct_coeff_table_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="src_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="dct_coeff_table_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="1"/>
<pin id="312" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="src_load_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="1"/>
<pin id="317" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_load "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_5_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="136"><net_src comp="100" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="100" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="123" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="112" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="112" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="112" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="96" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="160" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="213"><net_src comp="144" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="225"><net_src comp="215" pin="4"/><net_sink comp="91" pin=1"/></net>

<net id="229"><net_src comp="96" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="119" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="48" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="282"><net_src comp="54" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="290"><net_src comp="138" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="298"><net_src comp="154" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="303"><net_src comp="60" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="308"><net_src comp="72" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="313"><net_src comp="67" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="318"><net_src comp="79" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="323"><net_src comp="268" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		k_1 : 1
		stg_13 : 2
	State 3
		tmp_3 : 1
		exitcond : 1
		n_1 : 1
		stg_24 : 2
		tmp_6_trn5_cast : 1
		dct_coeff_table_addr6_cast : 1
		dct_coeff_table_addr7 : 2
		tmp_9 : 3
		dct_coeff_table_addr : 4
		dct_coeff_table_load : 5
		p_addr_cast : 1
		p_addr1 : 2
		tmp_12 : 3
		src_addr : 4
		src_load : 5
		tmp_2 : 2
		tmp_4 : 3
		p_addr2_cast : 1
		p_addr3 : 2
		tmp_6 : 3
		dst_addr : 4
		stg_46 : 5
	State 4
	State 5
		tmp_8 : 1
		tmp_8_cast : 2
		tmp_5 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |             k_1_fu_138            |    0    |    4    |
|          |             n_1_fu_154            |    0    |    4    |
|          |    dct_coeff_table_addr7_fu_176   |    0    |    7    |
|    add   |           p_addr1_fu_198          |    0    |    7    |
|          |            tmp_2_fu_209           |    0    |    29   |
|          |           p_addr3_fu_241          |    0    |    7    |
|          |            tmp_5_fu_268           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   icmp   |          exitcond1_fu_132         |    0    |    4    |
|          |          exitcond_fu_148          |    0    |    4    |
|----------|-----------------------------------|---------|---------|
|   read   |       tmp_11_read_read_fu_48      |    0    |    0    |
|          |       tmp_1_read_read_fu_54       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |            tmp_3_fu_144           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       tmp_6_trn5_cast_fu_160      |    0    |    0    |
|          | dct_coeff_table_addr6_cast_fu_172 |    0    |    0    |
|          |            tmp_9_fu_182           |    0    |    0    |
|   zext   |         p_addr_cast_fu_194        |    0    |    0    |
|          |           tmp_12_fu_204           |    0    |    0    |
|          |        tmp_trn_cast_fu_226        |    0    |    0    |
|          |        p_addr2_cast_fu_237        |    0    |    0    |
|          |            tmp_6_fu_247           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            tmp_7_fu_164           |    0    |    0    |
|bitconcatenate|           tmp_10_fu_187           |    0    |    0    |
|          |             tmp_fu_230            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|            tmp_4_fu_215           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         coeff_cast_fu_252         |    0    |    0    |
|   sext   |         tmp_7_cast_fu_255         |    0    |    0    |
|          |         tmp_8_cast_fu_264         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|    mul   |            tmp_8_fu_258           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    66   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dct_coeff_table_addr_reg_300|    6   |
|dct_coeff_table_load_reg_310|   15   |
|         k_1_reg_287        |    4   |
|          k_reg_96          |    4   |
|         n_1_reg_295        |    4   |
|          n_reg_108         |    4   |
|      src_addr_reg_305      |    6   |
|      src_load_reg_315      |   16   |
|        tmp1_reg_119        |   32   |
|     tmp_11_read_reg_274    |    4   |
|     tmp_1_read_reg_279     |    4   |
|        tmp_5_reg_320       |   32   |
+----------------------------+--------+
|            Total           |   131  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_79 |  p0  |   2  |   6  |   12   ||    6    |
|     k_reg_96     |  p0  |   2  |   4  |    8   ||    4    |
|   tmp1_reg_119   |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  5.391  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   48   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   131  |   114  |
+-----------+--------+--------+--------+
