// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_block_0_address0,
        in_block_0_ce0,
        in_block_0_q0,
        in_block_0_address1,
        in_block_0_ce1,
        in_block_0_q1,
        in_block_1_address0,
        in_block_1_ce0,
        in_block_1_q0,
        in_block_1_address1,
        in_block_1_ce1,
        in_block_1_q1,
        in_block_2_address0,
        in_block_2_ce0,
        in_block_2_q0,
        in_block_2_address1,
        in_block_2_ce1,
        in_block_2_q1,
        in_block_3_address0,
        in_block_3_ce0,
        in_block_3_q0,
        in_block_3_address1,
        in_block_3_ce1,
        in_block_3_q1,
        in_block_4_address0,
        in_block_4_ce0,
        in_block_4_q0,
        in_block_4_address1,
        in_block_4_ce1,
        in_block_4_q1,
        in_block_5_address0,
        in_block_5_ce0,
        in_block_5_q0,
        in_block_5_address1,
        in_block_5_ce1,
        in_block_5_q1,
        in_block_6_address0,
        in_block_6_ce0,
        in_block_6_q0,
        in_block_6_address1,
        in_block_6_ce1,
        in_block_6_q1,
        in_block_7_address0,
        in_block_7_ce0,
        in_block_7_q0,
        in_block_7_address1,
        in_block_7_ce1,
        in_block_7_q1,
        out_block_address0,
        out_block_ce0,
        out_block_we0,
        out_block_d0
);

parameter    ap_ST_fsm_state1 = 17'b1;
parameter    ap_ST_fsm_pp0_stage0 = 17'b10;
parameter    ap_ST_fsm_pp0_stage1 = 17'b100;
parameter    ap_ST_fsm_pp0_stage2 = 17'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 17'b10000;
parameter    ap_ST_fsm_state9 = 17'b100000;
parameter    ap_ST_fsm_pp1_stage0 = 17'b1000000;
parameter    ap_ST_fsm_state12 = 17'b10000000;
parameter    ap_ST_fsm_state13 = 17'b100000000;
parameter    ap_ST_fsm_state14 = 17'b1000000000;
parameter    ap_ST_fsm_state15 = 17'b10000000000;
parameter    ap_ST_fsm_state16 = 17'b100000000000;
parameter    ap_ST_fsm_state17 = 17'b1000000000000;
parameter    ap_ST_fsm_pp2_stage0 = 17'b10000000000000;
parameter    ap_ST_fsm_state23 = 17'b100000000000000;
parameter    ap_ST_fsm_pp3_stage0 = 17'b1000000000000000;
parameter    ap_ST_fsm_state26 = 17'b10000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv7_5 = 7'b101;
parameter    ap_const_lv7_6 = 7'b110;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv29_1000 = 29'b1000000000000;
parameter    ap_const_lv32_10 = 32'b10000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] in_block_0_address0;
output   in_block_0_ce0;
input  [15:0] in_block_0_q0;
output  [2:0] in_block_0_address1;
output   in_block_0_ce1;
input  [15:0] in_block_0_q1;
output  [2:0] in_block_1_address0;
output   in_block_1_ce0;
input  [15:0] in_block_1_q0;
output  [2:0] in_block_1_address1;
output   in_block_1_ce1;
input  [15:0] in_block_1_q1;
output  [2:0] in_block_2_address0;
output   in_block_2_ce0;
input  [15:0] in_block_2_q0;
output  [2:0] in_block_2_address1;
output   in_block_2_ce1;
input  [15:0] in_block_2_q1;
output  [2:0] in_block_3_address0;
output   in_block_3_ce0;
input  [15:0] in_block_3_q0;
output  [2:0] in_block_3_address1;
output   in_block_3_ce1;
input  [15:0] in_block_3_q1;
output  [2:0] in_block_4_address0;
output   in_block_4_ce0;
input  [15:0] in_block_4_q0;
output  [2:0] in_block_4_address1;
output   in_block_4_ce1;
input  [15:0] in_block_4_q1;
output  [2:0] in_block_5_address0;
output   in_block_5_ce0;
input  [15:0] in_block_5_q0;
output  [2:0] in_block_5_address1;
output   in_block_5_ce1;
input  [15:0] in_block_5_q1;
output  [2:0] in_block_6_address0;
output   in_block_6_ce0;
input  [15:0] in_block_6_q0;
output  [2:0] in_block_6_address1;
output   in_block_6_ce1;
input  [15:0] in_block_6_q1;
output  [2:0] in_block_7_address0;
output   in_block_7_ce0;
input  [15:0] in_block_7_q0;
output  [2:0] in_block_7_address1;
output   in_block_7_ce1;
input  [15:0] in_block_7_q1;
output  [5:0] out_block_address0;
output   out_block_ce0;
output   out_block_we0;
output  [15:0] out_block_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] in_block_0_address0;
reg in_block_0_ce0;
reg[2:0] in_block_0_address1;
reg in_block_0_ce1;
reg[2:0] in_block_1_address0;
reg in_block_1_ce0;
reg[2:0] in_block_1_address1;
reg in_block_1_ce1;
reg[2:0] in_block_2_address0;
reg in_block_2_ce0;
reg[2:0] in_block_2_address1;
reg in_block_2_ce1;
reg[2:0] in_block_3_address0;
reg in_block_3_ce0;
reg[2:0] in_block_3_address1;
reg in_block_3_ce1;
reg[2:0] in_block_4_address0;
reg in_block_4_ce0;
reg[2:0] in_block_4_address1;
reg in_block_4_ce1;
reg[2:0] in_block_5_address0;
reg in_block_5_ce0;
reg[2:0] in_block_5_address1;
reg in_block_5_ce1;
reg[2:0] in_block_6_address0;
reg in_block_6_ce0;
reg[2:0] in_block_6_address1;
reg in_block_6_ce1;
reg[2:0] in_block_7_address0;
reg in_block_7_ce0;
reg[2:0] in_block_7_address1;
reg in_block_7_ce1;
reg out_block_ce0;
reg out_block_we0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
reg   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
reg   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
reg   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
reg   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
reg   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
reg   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
reg   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [6:0] indvar_flatten_reg_984;
reg   [3:0] i_reg_995;
reg   [3:0] k_i_reg_1007;
reg   [6:0] indvar_flatten7_reg_1018;
reg   [3:0] j_reg_1029;
reg   [3:0] i_1_reg_1040;
reg   [3:0] k_i1_reg_1062;
reg   [6:0] indvar_flatten1_reg_1073;
reg   [3:0] j_1_reg_1084;
reg   [3:0] i_3_reg_1095;
reg  signed [14:0] reg_1148;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_2222;
wire   [0:0] ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
reg   [0:0] tmp_i2_reg_2509;
wire   [15:0] grp_fu_1106_p10;
reg  signed [15:0] reg_1152;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg  signed [14:0] reg_1156;
wire   [15:0] grp_fu_1127_p10;
reg  signed [15:0] reg_1160;
reg   [13:0] reg_1164;
reg    ap_enable_reg_pp2_iter2;
reg   [0:0] ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509;
reg  signed [14:0] reg_1168;
reg  signed [14:0] reg_1172;
reg  signed [14:0] reg_1176;
reg  signed [14:0] reg_1180;
reg  signed [14:0] reg_1184;
wire   [0:0] exitcond_flatten_fu_1188_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222;
wire   [6:0] indvar_flatten_next_fu_1194_p2;
reg   [6:0] indvar_flatten_next_reg_2226;
wire   [0:0] tmp_i3_fu_1200_p2;
reg   [0:0] tmp_i3_reg_2231;
wire   [3:0] k_i_mid2_fu_1206_p3;
reg   [3:0] k_i_mid2_reg_2236;
reg   [3:0] ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236;
wire   [31:0] k_i_cast_fu_1214_p1;
reg   [31:0] k_i_cast_reg_2242;
wire   [3:0] i_cast_mid2_v_fu_1226_p3;
reg   [3:0] i_cast_mid2_v_reg_2262;
reg   [3:0] ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262;
wire   [2:0] tmp_1_fu_1233_p1;
reg   [2:0] tmp_1_reg_2268;
wire  signed [28:0] tmp_7_1_i_fu_1796_p2;
reg  signed [28:0] tmp_7_1_i_reg_2284;
wire  signed [28:0] tmp_7_3_i_fu_1802_p2;
reg  signed [28:0] tmp_7_3_i_reg_2294;
wire  signed [28:0] tmp_7_5_i_fu_1815_p2;
reg  signed [28:0] tmp_7_5_i_reg_2314;
wire  signed [28:0] grp_fu_1808_p3;
reg  signed [28:0] tmp6_reg_2319;
wire   [3:0] k_fu_1271_p2;
reg   [3:0] k_reg_2324;
(* use_dsp48 = "no" *) wire   [28:0] tmp8_fu_1292_p2;
reg   [28:0] tmp8_reg_2329;
wire  signed [28:0] grp_fu_1829_p3;
reg  signed [28:0] tmp9_reg_2334;
wire  signed [28:0] grp_fu_1836_p3;
reg  signed [28:0] tmp3_reg_2339;
wire   [0:0] exitcond_flatten9_fu_1357_p2;
reg   [0:0] exitcond_flatten9_reg_2344;
wire   [0:0] ap_CS_fsm_pp1_stage0;
wire   [6:0] indvar_flatten_next8_fu_1363_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] i_1_mid2_fu_1381_p3;
reg   [3:0] i_1_mid2_reg_2353;
wire   [3:0] j_cast_mid2_v_fu_1389_p3;
reg   [3:0] j_cast_mid2_v_reg_2358;
wire   [3:0] i_6_fu_1424_p2;
wire   [0:0] tmp_9_fu_1455_p2;
wire   [0:0] ap_CS_fsm_state13;
wire   [3:0] i_5_fu_1461_p2;
reg   [3:0] i_5_reg_2378;
wire   [6:0] tmp_18_fu_1467_p3;
reg   [6:0] tmp_18_reg_2383;
wire   [0:0] ap_CS_fsm_state14;
wire   [15:0] col_inbuf_q0;
reg   [15:0] col_inbuf_load_reg_2414;
wire   [15:0] col_inbuf_q1;
reg   [15:0] col_inbuf_load_1_reg_2419;
wire   [0:0] ap_CS_fsm_state15;
reg   [15:0] col_inbuf_load_2_reg_2434;
reg   [15:0] col_inbuf_load_3_reg_2439;
wire   [0:0] ap_CS_fsm_state16;
reg   [15:0] col_inbuf_load_4_reg_2454;
reg   [15:0] col_inbuf_load_5_reg_2459;
wire   [7:0] tmp_22_cast_fu_1579_p1;
reg   [7:0] tmp_22_cast_reg_2464;
wire   [0:0] ap_CS_fsm_state17;
wire  signed [28:0] tmp_6_i4_cast_fu_1582_p1;
reg  signed [28:0] tmp_6_i4_cast_reg_2469;
wire  signed [28:0] tmp_6_1_i7_cast_fu_1585_p1;
reg  signed [28:0] tmp_6_1_i7_cast_reg_2474;
wire  signed [28:0] tmp_6_2_i11_cast_fu_1588_p1;
reg  signed [28:0] tmp_6_2_i11_cast_reg_2479;
wire  signed [28:0] tmp_6_3_i15_cast_fu_1591_p1;
reg  signed [28:0] tmp_6_3_i15_cast_reg_2484;
wire  signed [28:0] tmp_6_4_i19_cast_fu_1594_p1;
reg  signed [28:0] tmp_6_4_i19_cast_reg_2489;
wire  signed [28:0] tmp_6_5_i23_cast_fu_1597_p1;
reg  signed [28:0] tmp_6_5_i23_cast_reg_2494;
wire  signed [28:0] tmp_6_6_i27_cast_fu_1600_p1;
reg  signed [28:0] tmp_6_6_i27_cast_reg_2499;
wire  signed [28:0] tmp_6_7_i31_cast_fu_1604_p1;
reg  signed [28:0] tmp_6_7_i31_cast_reg_2504;
wire   [0:0] tmp_i2_fu_1608_p2;
reg   [0:0] ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2509;
reg   [0:0] ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2509;
wire   [3:0] k_1_fu_1614_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [31:0] k_i1_cast_fu_1620_p1;
reg   [31:0] k_i1_cast_reg_2518;
wire   [7:0] tmp_39_fu_1633_p2;
reg   [7:0] tmp_39_reg_2525;
reg   [7:0] ap_pipeline_reg_pp2_iter1_tmp_39_reg_2525;
reg   [7:0] ap_pipeline_reg_pp2_iter2_tmp_39_reg_2525;
reg   [7:0] ap_pipeline_reg_pp2_iter3_tmp_39_reg_2525;
wire  signed [28:0] tmp_7_1_i8_fu_1852_p2;
reg  signed [28:0] tmp_7_1_i8_reg_2570;
wire  signed [28:0] tmp_7_3_i1_fu_1857_p2;
reg  signed [28:0] tmp_7_3_i1_reg_2575;
wire  signed [28:0] tmp_7_5_i1_fu_1862_p2;
reg  signed [28:0] tmp_7_5_i1_reg_2580;
wire  signed [28:0] grp_fu_1867_p3;
reg  signed [28:0] tmp14_reg_2585;
reg   [15:0] tmp_5_i1_reg_2590;
wire   [0:0] exitcond_flatten1_fu_1698_p2;
reg   [0:0] exitcond_flatten1_reg_2595;
wire   [0:0] ap_CS_fsm_pp3_stage0;
wire   [6:0] indvar_flatten_next1_fu_1704_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [3:0] i_3_mid2_fu_1722_p3;
reg   [3:0] i_3_mid2_reg_2604;
wire   [3:0] j_1_cast_mid2_v_fu_1730_p3;
reg   [3:0] j_1_cast_mid2_v_reg_2609;
wire   [3:0] i_7_fu_1765_p2;
wire   [0:0] ap_CS_fsm_state9;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp3_iter1;
reg   [5:0] dst_assign_address0;
reg    dst_assign_ce0;
reg    dst_assign_we0;
wire   [15:0] dst_assign_d0;
wire   [15:0] dst_assign_q0;
reg   [5:0] dst_assign_1_address0;
reg    dst_assign_1_ce0;
reg    dst_assign_1_we0;
wire   [15:0] dst_assign_1_q0;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
reg   [5:0] col_inbuf_address1;
reg    col_inbuf_ce1;
reg   [6:0] indvar_flatten_phi_fu_988_p4;
reg   [3:0] i_phi_fu_999_p4;
reg   [3:0] k_i_phi_fu_1011_p4;
reg   [3:0] j_phi_fu_1033_p4;
reg   [3:0] i_2_reg_1051;
wire   [0:0] ap_CS_fsm_state23;
wire   [0:0] ap_CS_fsm_state12;
reg   [3:0] j_1_phi_fu_1088_p4;
wire   [31:0] tmp_5_cast_fu_1332_p1;
wire   [31:0] tmp_20_cast_fu_1419_p1;
wire   [31:0] tmp_17_cast_fu_1450_p1;
wire   [31:0] tmp_19_fu_1475_p1;
wire   [31:0] tmp_21_fu_1486_p3;
wire   [31:0] tmp_23_fu_1500_p3;
wire   [31:0] tmp_25_fu_1514_p3;
wire   [31:0] tmp_27_fu_1528_p3;
wire   [31:0] tmp_29_fu_1542_p3;
wire   [31:0] tmp_31_fu_1556_p3;
wire   [31:0] tmp_33_fu_1570_p3;
wire   [31:0] tmp_43_cast_fu_1694_p1;
wire   [31:0] tmp_42_cast_fu_1760_p1;
wire   [31:0] tmp_39_cast_fu_1791_p1;
reg   [2:0] grp_fu_1106_p9;
reg   [2:0] grp_fu_1127_p9;
wire   [3:0] i_4_fu_1220_p2;
wire  signed [28:0] grp_fu_1821_p3;
wire   [6:0] tmp_fu_1312_p3;
wire   [7:0] tmp_1_cast_fu_1319_p1;
wire   [7:0] k_i_cast_cast_fu_1323_p1;
wire   [7:0] tmp_5_fu_1326_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp4_fu_1337_p2;
wire   [28:0] tmp_3_i_fu_1341_p2;
wire   [0:0] tmp_13_fu_1375_p2;
wire   [3:0] j_2_fu_1369_p2;
wire   [6:0] tmp_16_fu_1401_p3;
wire   [7:0] j_cast_mid2_cast_fu_1397_p1;
wire   [7:0] tmp_19_cast_fu_1409_p1;
wire   [7:0] tmp_17_fu_1413_p2;
wire   [6:0] tmp_14_fu_1430_p3;
wire   [7:0] i_1_cast_cast_fu_1441_p1;
wire   [7:0] tmp_16_cast_fu_1437_p1;
wire   [7:0] tmp_15_fu_1444_p2;
wire   [6:0] tmp_20_fu_1480_p2;
wire   [6:0] tmp_22_fu_1495_p2;
wire   [6:0] tmp_24_fu_1509_p2;
wire   [6:0] tmp_26_fu_1523_p2;
wire   [6:0] tmp_28_fu_1537_p2;
wire   [6:0] tmp_30_fu_1551_p2;
wire   [6:0] tmp_32_fu_1565_p2;
wire   [7:0] k_i1_cast_cast_fu_1629_p1;
wire  signed [28:0] grp_fu_1881_p3;
wire  signed [28:0] grp_fu_1888_p3;
wire  signed [28:0] grp_fu_1895_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp11_fu_1670_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp15_fu_1674_p2;
wire   [28:0] tmp_3_i1_fu_1678_p2;
wire   [0:0] tmp_34_fu_1716_p2;
wire   [3:0] j_3_fu_1710_p2;
wire   [6:0] tmp_37_fu_1742_p3;
wire   [7:0] j_1_cast_mid2_cast_fu_1738_p1;
wire   [7:0] tmp_41_cast_fu_1750_p1;
wire   [7:0] tmp_38_fu_1754_p2;
wire   [6:0] tmp_35_fu_1771_p3;
wire   [7:0] i_3_cast_cast_fu_1782_p1;
wire   [7:0] tmp_38_cast_fu_1778_p1;
wire   [7:0] tmp_36_fu_1785_p2;
wire   [13:0] grp_fu_1808_p1;
wire  signed [28:0] grp_fu_1843_p3;
wire   [13:0] grp_fu_1843_p2;
wire  signed [15:0] tmp_7_1_i8_fu_1852_p0;
wire  signed [15:0] tmp_7_3_i1_fu_1857_p0;
wire  signed [15:0] tmp_7_5_i1_fu_1862_p0;
wire  signed [15:0] grp_fu_1867_p0;
wire  signed [28:0] grp_fu_1873_p3;
wire  signed [15:0] grp_fu_1873_p0;
wire   [13:0] grp_fu_1873_p2;
wire  signed [15:0] grp_fu_1881_p0;
wire   [13:0] grp_fu_1881_p1;
wire  signed [15:0] grp_fu_1888_p0;
wire  signed [15:0] grp_fu_1895_p0;
wire   [0:0] ap_CS_fsm_state26;
reg   [16:0] ap_NS_fsm;
wire   [28:0] grp_fu_1808_p10;
wire   [28:0] grp_fu_1881_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
end

dct_2d_dct_coeff_bkb #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_2d_dct_coeff_cud #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_2d_dct_coeff_dEe #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_2d_dct_coeff_eOg #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_2d_dct_coeff_fYi #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_2d_dct_coeff_g8j #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_2d_dct_coeff_hbi #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_2d_dct_coeff_ibs #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_2d_dst_assign #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dst_assign_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dst_assign_address0),
    .ce0(dst_assign_ce0),
    .we0(dst_assign_we0),
    .d0(dst_assign_d0),
    .q0(dst_assign_q0)
);

dct_2d_dst_assign #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dst_assign_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dst_assign_1_address0),
    .ce0(dst_assign_1_ce0),
    .we0(dst_assign_1_we0),
    .d0(tmp_5_i1_reg_2590),
    .q0(dst_assign_1_q0)
);

dct_2d_col_inbuf #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(dst_assign_q0),
    .q0(col_inbuf_q0),
    .address1(col_inbuf_address1),
    .ce1(col_inbuf_ce1),
    .q1(col_inbuf_q1)
);

dct_mux_83_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
dct_mux_83_16_1_U9(
    .din1(in_block_0_q0),
    .din2(in_block_1_q0),
    .din3(in_block_2_q0),
    .din4(in_block_3_q0),
    .din5(in_block_4_q0),
    .din6(in_block_5_q0),
    .din7(in_block_6_q0),
    .din8(in_block_7_q0),
    .din9(grp_fu_1106_p9),
    .dout(grp_fu_1106_p10)
);

dct_mux_83_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
dct_mux_83_16_1_U10(
    .din1(in_block_0_q1),
    .din2(in_block_1_q1),
    .din3(in_block_2_q1),
    .din4(in_block_3_q1),
    .din5(in_block_4_q1),
    .din6(in_block_5_q1),
    .din7(in_block_6_q1),
    .din8(in_block_7_q1),
    .din9(grp_fu_1127_p9),
    .dout(grp_fu_1127_p10)
);

dct_mul_mul_16s_1jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1jbC_U11(
    .din0(reg_1152),
    .din1(reg_1148),
    .dout(tmp_7_1_i_fu_1796_p2)
);

dct_mul_mul_16s_1jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1jbC_U12(
    .din0(reg_1160),
    .din1(reg_1156),
    .dout(tmp_7_3_i_fu_1802_p2)
);

dct_mac_muladd_16kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16kbM_U13(
    .din0(reg_1152),
    .din1(grp_fu_1808_p1),
    .din2(tmp_7_1_i_reg_2284),
    .dout(grp_fu_1808_p3)
);

dct_mul_mul_16s_1jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1jbC_U14(
    .din0(reg_1160),
    .din1(reg_1168),
    .dout(tmp_7_5_i_fu_1815_p2)
);

dct_mac_muladd_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16lbW_U15(
    .din0(reg_1152),
    .din1(reg_1172),
    .din2(tmp_7_3_i_reg_2294),
    .dout(grp_fu_1821_p3)
);

dct_mac_muladd_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16lbW_U16(
    .din0(reg_1160),
    .din1(reg_1176),
    .din2(tmp_7_5_i_reg_2314),
    .dout(grp_fu_1829_p3)
);

dct_mac_muladd_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16lbW_U17(
    .din0(reg_1152),
    .din1(reg_1180),
    .din2(grp_fu_1843_p3),
    .dout(grp_fu_1836_p3)
);

dct_mac_muladd_16mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16mb6_U18(
    .din0(reg_1160),
    .din1(reg_1184),
    .din2(grp_fu_1843_p2),
    .dout(grp_fu_1843_p3)
);

dct_mul_mul_16s_1jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1jbC_U19(
    .din0(tmp_7_1_i8_fu_1852_p0),
    .din1(reg_1148),
    .dout(tmp_7_1_i8_fu_1852_p2)
);

dct_mul_mul_16s_1jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1jbC_U20(
    .din0(tmp_7_3_i1_fu_1857_p0),
    .din1(reg_1156),
    .dout(tmp_7_3_i1_fu_1857_p2)
);

dct_mul_mul_16s_1jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_1jbC_U21(
    .din0(tmp_7_5_i1_fu_1862_p0),
    .din1(reg_1168),
    .dout(tmp_7_5_i1_fu_1862_p2)
);

dct_mac_muladd_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16lbW_U22(
    .din0(grp_fu_1867_p0),
    .din1(reg_1180),
    .din2(grp_fu_1873_p3),
    .dout(grp_fu_1867_p3)
);

dct_mac_muladd_16mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16mb6_U23(
    .din0(grp_fu_1873_p0),
    .din1(reg_1184),
    .din2(grp_fu_1873_p2),
    .dout(grp_fu_1873_p3)
);

dct_mac_muladd_16kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16kbM_U24(
    .din0(grp_fu_1881_p0),
    .din1(grp_fu_1881_p1),
    .din2(tmp_7_1_i8_reg_2570),
    .dout(grp_fu_1881_p3)
);

dct_mac_muladd_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16lbW_U25(
    .din0(grp_fu_1888_p0),
    .din1(reg_1172),
    .din2(tmp_7_3_i1_reg_2575),
    .dout(grp_fu_1888_p3)
);

dct_mac_muladd_16lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16lbW_U26(
    .din0(grp_fu_1895_p0),
    .din1(reg_1176),
    .din2(tmp_7_5_i1_reg_2580),
    .dout(grp_fu_1895_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1188_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & ~(exitcond_flatten_reg_2222 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond_flatten9_fu_1357_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond_flatten9_fu_1357_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~(1'b0 == exitcond_flatten9_fu_1357_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == tmp_i2_fu_1608_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i2_fu_1608_p2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_pp2_stage0) & ~(1'b0 == tmp_i2_fu_1608_p2)))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond_flatten1_fu_1698_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1455_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
            ap_enable_reg_pp3_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1455_p2)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & ~(1'b0 == exitcond_flatten1_fu_1698_p2)))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_1_reg_1040 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten9_fu_1357_p2))) begin
        i_1_reg_1040 <= i_6_fu_1424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_2_reg_1051 <= ap_const_lv4_0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_2_reg_1051 <= i_5_reg_2378;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1455_p2))) begin
        i_3_reg_1095 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        i_3_reg_1095 <= i_7_fu_1765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        i_reg_995 <= i_cast_mid2_v_reg_2262;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_995 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1455_p2))) begin
        indvar_flatten1_reg_1073 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        indvar_flatten1_reg_1073 <= indvar_flatten_next1_fu_1704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten7_reg_1018 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten9_fu_1357_p2))) begin
        indvar_flatten7_reg_1018 <= indvar_flatten_next8_fu_1363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_984 <= indvar_flatten_next_reg_2226;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_984 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_9_fu_1455_p2))) begin
        j_1_reg_1084 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2595))) begin
        j_1_reg_1084 <= j_1_cast_mid2_v_reg_2609;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_reg_1029 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten9_reg_2344))) begin
        j_reg_1029 <= j_cast_mid2_v_reg_2358;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b0 == tmp_i2_fu_1608_p2))) begin
        k_i1_reg_1062 <= k_1_fu_1614_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        k_i1_reg_1062 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_i_reg_1007 <= k_reg_2324;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        k_i_reg_1007 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222 <= exitcond_flatten_reg_2222;
        ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236 <= k_i_mid2_reg_2236;
        exitcond_flatten_reg_2222 <= exitcond_flatten_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262 <= i_cast_mid2_v_reg_2262;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp2_stage0)) begin
        ap_pipeline_reg_pp2_iter1_tmp_39_reg_2525 <= tmp_39_reg_2525;
        ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509 <= tmp_i2_reg_2509;
        tmp_i2_reg_2509 <= tmp_i2_fu_1608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp2_iter2_tmp_39_reg_2525 <= ap_pipeline_reg_pp2_iter1_tmp_39_reg_2525;
        ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2509 <= ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509;
        ap_pipeline_reg_pp2_iter3_tmp_39_reg_2525 <= ap_pipeline_reg_pp2_iter2_tmp_39_reg_2525;
        ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2509 <= ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2509;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_load_1_reg_2419 <= col_inbuf_q1;
        col_inbuf_load_reg_2414 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        col_inbuf_load_2_reg_2434 <= col_inbuf_q1;
        col_inbuf_load_3_reg_2439 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_inbuf_load_4_reg_2454 <= col_inbuf_q1;
        col_inbuf_load_5_reg_2459 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp3_stage0)) begin
        exitcond_flatten1_reg_2595 <= exitcond_flatten1_fu_1698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp1_stage0)) begin
        exitcond_flatten9_reg_2344 <= exitcond_flatten9_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == exitcond_flatten9_fu_1357_p2))) begin
        i_1_mid2_reg_2353 <= i_1_mid2_fu_1381_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        i_3_mid2_reg_2604 <= i_3_mid2_fu_1722_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_5_reg_2378 <= i_5_fu_1461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0))) begin
        i_cast_mid2_v_reg_2262 <= i_cast_mid2_v_fu_1226_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_2226 <= indvar_flatten_next_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten1_fu_1698_p2))) begin
        j_1_cast_mid2_v_reg_2609 <= j_1_cast_mid2_v_fu_1730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond_flatten9_fu_1357_p2))) begin
        j_cast_mid2_v_reg_2358 <= j_cast_mid2_v_fu_1389_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == tmp_i2_fu_1608_p2))) begin
        k_i1_cast_reg_2518[3 : 0] <= k_i1_cast_fu_1620_p1[3 : 0];
        tmp_39_reg_2525 <= tmp_39_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1188_p2))) begin
        k_i_cast_reg_2242[3 : 0] <= k_i_cast_fu_1214_p1[3 : 0];
        k_i_mid2_reg_2236 <= k_i_mid2_fu_1206_p3;
        tmp_i3_reg_2231 <= tmp_i3_fu_1200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        k_reg_2324 <= k_fu_1271_p2;
        tmp6_reg_2319 <= grp_fu_1808_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == tmp_i2_reg_2509)))) begin
        reg_1148 <= dct_coeff_table_1_q0;
        reg_1156 <= dct_coeff_table_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        reg_1152 <= grp_fu_1106_p10;
        reg_1160 <= grp_fu_1127_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp2_iter2) & (1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509)))) begin
        reg_1164 <= dct_coeff_table_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == tmp_i2_reg_2509)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1168 <= dct_coeff_table_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp2_iter2) & (1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509)))) begin
        reg_1172 <= dct_coeff_table_2_q0;
        reg_1176 <= dct_coeff_table_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b0 == tmp_i2_reg_2509)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1180 <= dct_coeff_table_6_q0;
        reg_1184 <= dct_coeff_table_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter2) & (1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509))) begin
        tmp14_reg_2585 <= grp_fu_1867_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        tmp3_reg_2339 <= grp_fu_1836_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp8_reg_2329 <= tmp8_fu_1292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp9_reg_2334 <= grp_fu_1829_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_9_fu_1455_p2))) begin
        tmp_18_reg_2383[6 : 3] <= tmp_18_fu_1467_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_2222 == 1'b0))) begin
        tmp_1_reg_2268 <= tmp_1_fu_1233_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_22_cast_reg_2464[6 : 3] <= tmp_22_cast_fu_1579_p1[6 : 3];
        tmp_6_1_i7_cast_reg_2474 <= tmp_6_1_i7_cast_fu_1585_p1;
        tmp_6_2_i11_cast_reg_2479 <= tmp_6_2_i11_cast_fu_1588_p1;
        tmp_6_3_i15_cast_reg_2484 <= tmp_6_3_i15_cast_fu_1591_p1;
        tmp_6_4_i19_cast_reg_2489 <= tmp_6_4_i19_cast_fu_1594_p1;
        tmp_6_5_i23_cast_reg_2494 <= tmp_6_5_i23_cast_fu_1597_p1;
        tmp_6_6_i27_cast_reg_2499 <= tmp_6_6_i27_cast_fu_1600_p1;
        tmp_6_7_i31_cast_reg_2504 <= tmp_6_7_i31_cast_fu_1604_p1;
        tmp_6_i4_cast_reg_2469 <= tmp_6_i4_cast_fu_1582_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp2_iter2_tmp_i2_reg_2509)) begin
        tmp_5_i1_reg_2590 <= {{tmp_3_i1_fu_1678_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp2_iter1_tmp_i2_reg_2509)) begin
        tmp_7_1_i8_reg_2570 <= tmp_7_1_i8_fu_1852_p2;
        tmp_7_3_i1_reg_2575 <= tmp_7_3_i1_fu_1857_p2;
        tmp_7_5_i1_reg_2580 <= tmp_7_5_i1_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_7_1_i_reg_2284 <= tmp_7_1_i_fu_1796_p2;
        tmp_7_3_i_reg_2294 <= tmp_7_3_i_fu_1802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_7_5_i_reg_2314 <= tmp_7_5_i_fu_1815_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_inbuf_address0 = tmp_33_fu_1570_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        col_inbuf_address0 = tmp_29_fu_1542_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_address0 = tmp_25_fu_1514_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        col_inbuf_address0 = tmp_19_fu_1475_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1))) begin
        col_inbuf_address0 = tmp_17_cast_fu_1450_p1;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        col_inbuf_address1 = tmp_31_fu_1556_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        col_inbuf_address1 = tmp_27_fu_1528_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_address1 = tmp_23_fu_1500_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        col_inbuf_address1 = tmp_21_fu_1486_p3;
    end else begin
        col_inbuf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1)))) begin
        col_inbuf_ce0 = 1'b1;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16))) begin
        col_inbuf_ce1 = 1'b1;
    end else begin
        col_inbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten9_reg_2344))) begin
        col_inbuf_we0 = 1'b1;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        dct_coeff_table_0_address0 = k_i1_cast_reg_2518;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        dct_coeff_table_0_address0 = k_i_cast_reg_2242;
    end else begin
        dct_coeff_table_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1)))) begin
        dct_coeff_table_0_ce0 = 1'b1;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_1_address0 = k_i1_cast_fu_1620_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_coeff_table_1_address0 = k_i_cast_fu_1214_p1;
    end else begin
        dct_coeff_table_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)))) begin
        dct_coeff_table_1_ce0 = 1'b1;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        dct_coeff_table_2_address0 = k_i1_cast_reg_2518;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_2_address0 = k_i_cast_reg_2242;
    end else begin
        dct_coeff_table_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dct_coeff_table_2_ce0 = 1'b1;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_3_address0 = k_i1_cast_fu_1620_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_coeff_table_3_address0 = k_i_cast_fu_1214_p1;
    end else begin
        dct_coeff_table_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)))) begin
        dct_coeff_table_3_ce0 = 1'b1;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        dct_coeff_table_4_address0 = k_i1_cast_reg_2518;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_4_address0 = k_i_cast_reg_2242;
    end else begin
        dct_coeff_table_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        dct_coeff_table_4_ce0 = 1'b1;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_5_address0 = k_i1_cast_fu_1620_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        dct_coeff_table_5_address0 = k_i_cast_reg_2242;
    end else begin
        dct_coeff_table_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)))) begin
        dct_coeff_table_5_ce0 = 1'b1;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_6_address0 = k_i1_cast_fu_1620_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_6_address0 = k_i_cast_reg_2242;
    end else begin
        dct_coeff_table_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)))) begin
        dct_coeff_table_6_ce0 = 1'b1;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        dct_coeff_table_7_address0 = k_i1_cast_fu_1620_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dct_coeff_table_7_address0 = k_i_cast_reg_2242;
    end else begin
        dct_coeff_table_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0)))) begin
        dct_coeff_table_7_ce0 = 1'b1;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0))) begin
        dst_assign_1_address0 = tmp_42_cast_fu_1760_p1;
    end else if ((1'b1 == ap_enable_reg_pp2_iter4)) begin
        dst_assign_1_address0 = tmp_43_cast_fu_1694_p1;
    end else begin
        dst_assign_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0)) | (1'b1 == ap_enable_reg_pp2_iter4))) begin
        dst_assign_1_ce0 = 1'b1;
    end else begin
        dst_assign_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp2_iter4) & (1'b0 == ap_pipeline_reg_pp2_iter3_tmp_i2_reg_2509))) begin
        dst_assign_1_we0 = 1'b1;
    end else begin
        dst_assign_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        dst_assign_address0 = tmp_20_cast_fu_1419_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dst_assign_address0 = tmp_5_cast_fu_1332_p1;
    end else begin
        dst_assign_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dst_assign_ce0 = 1'b1;
    end else begin
        dst_assign_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        dst_assign_we0 = 1'b1;
    end else begin
        dst_assign_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_1106_p9 = tmp_1_reg_2268;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_1106_p9 = tmp_1_fu_1233_p1;
    end else begin
        grp_fu_1106_p9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_1127_p9 = tmp_1_reg_2268;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_1127_p9 = tmp_1_fu_1233_p1;
    end else begin
        grp_fu_1127_p9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2222))) begin
        i_phi_fu_999_p4 = i_cast_mid2_v_reg_2262;
    end else begin
        i_phi_fu_999_p4 = i_reg_995;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_0_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_0_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_0_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_0_address0 = ap_const_lv32_1;
        end else begin
            in_block_0_address0 = 'bx;
        end
    end else begin
        in_block_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_0_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_0_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_0_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_0_address1 = ap_const_lv32_3;
        end else begin
            in_block_0_address1 = 'bx;
        end
    end else begin
        in_block_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_0_ce0 = 1'b1;
    end else begin
        in_block_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_0_ce1 = 1'b1;
    end else begin
        in_block_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_1_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_1_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_1_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_1_address0 = ap_const_lv32_1;
        end else begin
            in_block_1_address0 = 'bx;
        end
    end else begin
        in_block_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_1_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_1_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_1_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_1_address1 = ap_const_lv32_3;
        end else begin
            in_block_1_address1 = 'bx;
        end
    end else begin
        in_block_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_1_ce0 = 1'b1;
    end else begin
        in_block_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_1_ce1 = 1'b1;
    end else begin
        in_block_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_2_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_2_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_2_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_2_address0 = ap_const_lv32_1;
        end else begin
            in_block_2_address0 = 'bx;
        end
    end else begin
        in_block_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_2_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_2_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_2_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_2_address1 = ap_const_lv32_3;
        end else begin
            in_block_2_address1 = 'bx;
        end
    end else begin
        in_block_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_2_ce0 = 1'b1;
    end else begin
        in_block_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_2_ce1 = 1'b1;
    end else begin
        in_block_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_3_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_3_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_3_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_3_address0 = ap_const_lv32_1;
        end else begin
            in_block_3_address0 = 'bx;
        end
    end else begin
        in_block_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_3_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_3_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_3_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_3_address1 = ap_const_lv32_3;
        end else begin
            in_block_3_address1 = 'bx;
        end
    end else begin
        in_block_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_3_ce0 = 1'b1;
    end else begin
        in_block_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_3_ce1 = 1'b1;
    end else begin
        in_block_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_4_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_4_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_4_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_4_address0 = ap_const_lv32_1;
        end else begin
            in_block_4_address0 = 'bx;
        end
    end else begin
        in_block_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_4_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_4_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_4_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_4_address1 = ap_const_lv32_3;
        end else begin
            in_block_4_address1 = 'bx;
        end
    end else begin
        in_block_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_4_ce0 = 1'b1;
    end else begin
        in_block_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_4_ce1 = 1'b1;
    end else begin
        in_block_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_5_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_5_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_5_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_5_address0 = ap_const_lv32_1;
        end else begin
            in_block_5_address0 = 'bx;
        end
    end else begin
        in_block_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_5_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_5_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_5_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_5_address1 = ap_const_lv32_3;
        end else begin
            in_block_5_address1 = 'bx;
        end
    end else begin
        in_block_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_5_ce0 = 1'b1;
    end else begin
        in_block_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_5_ce1 = 1'b1;
    end else begin
        in_block_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_6_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_6_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_6_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_6_address0 = ap_const_lv32_1;
        end else begin
            in_block_6_address0 = 'bx;
        end
    end else begin
        in_block_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_6_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_6_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_6_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_6_address1 = ap_const_lv32_3;
        end else begin
            in_block_6_address1 = 'bx;
        end
    end else begin
        in_block_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_6_ce0 = 1'b1;
    end else begin
        in_block_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_6_ce1 = 1'b1;
    end else begin
        in_block_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_7_address0 = ap_const_lv32_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_7_address0 = ap_const_lv32_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_7_address0 = ap_const_lv32_0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_7_address0 = ap_const_lv32_1;
        end else begin
            in_block_7_address0 = 'bx;
        end
    end else begin
        in_block_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            in_block_7_address1 = ap_const_lv32_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            in_block_7_address1 = ap_const_lv32_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            in_block_7_address1 = ap_const_lv32_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            in_block_7_address1 = ap_const_lv32_3;
        end else begin
            in_block_7_address1 = 'bx;
        end
    end else begin
        in_block_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_7_ce0 = 1'b1;
    end else begin
        in_block_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_block_7_ce1 = 1'b1;
    end else begin
        in_block_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_988_p4 = indvar_flatten_next_reg_2226;
    end else begin
        indvar_flatten_phi_fu_988_p4 = indvar_flatten_reg_984;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2595))) begin
        j_1_phi_fu_1088_p4 = j_1_cast_mid2_v_reg_2609;
    end else begin
        j_1_phi_fu_1088_p4 = j_1_reg_1084;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond_flatten9_reg_2344))) begin
        j_phi_fu_1033_p4 = j_cast_mid2_v_reg_2358;
    end else begin
        j_phi_fu_1033_p4 = j_reg_1029;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2222 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_i_phi_fu_1011_p4 = k_reg_2324;
    end else begin
        k_i_phi_fu_1011_p4 = k_i_reg_1007;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1))) begin
        out_block_ce0 = 1'b1;
    end else begin
        out_block_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten1_reg_2595))) begin
        out_block_we0 = 1'b1;
    end else begin
        out_block_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1188_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond_flatten9_fu_1357_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (~(1'b0 == tmp_9_fu_1455_p2)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp2_iter4) & ~(1'b1 == ap_enable_reg_pp2_iter3)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == tmp_i2_fu_1608_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & ~(1'b0 == tmp_i2_fu_1608_p2) & ~(1'b1 == ap_enable_reg_pp2_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp3_iter0) & ~(1'b0 == exitcond_flatten1_fu_1698_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state26 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_5];

assign dst_assign_d0 = {{tmp_3_i_fu_1341_p2[ap_const_lv32_1C : ap_const_lv32_D]}};

assign exitcond_flatten1_fu_1698_p2 = ((indvar_flatten1_reg_1073 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_flatten9_fu_1357_p2 = ((indvar_flatten7_reg_1018 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1188_p2 = ((indvar_flatten_phi_fu_988_p4 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign grp_fu_1808_p1 = grp_fu_1808_p10;

assign grp_fu_1808_p10 = reg_1164;

assign grp_fu_1843_p2 = ap_const_lv29_1000;

assign grp_fu_1867_p0 = tmp_6_6_i27_cast_reg_2499;

assign grp_fu_1873_p0 = tmp_6_7_i31_cast_reg_2504;

assign grp_fu_1873_p2 = ap_const_lv29_1000;

assign grp_fu_1881_p0 = tmp_6_i4_cast_reg_2469;

assign grp_fu_1881_p1 = grp_fu_1881_p10;

assign grp_fu_1881_p10 = reg_1164;

assign grp_fu_1888_p0 = tmp_6_2_i11_cast_reg_2479;

assign grp_fu_1895_p0 = tmp_6_4_i19_cast_reg_2489;

assign i_1_cast_cast_fu_1441_p1 = i_1_mid2_reg_2353;

assign i_1_mid2_fu_1381_p3 = ((tmp_13_fu_1375_p2[0:0] === 1'b1) ? ap_const_lv4_0 : i_1_reg_1040);

assign i_3_cast_cast_fu_1782_p1 = i_3_mid2_reg_2604;

assign i_3_mid2_fu_1722_p3 = ((tmp_34_fu_1716_p2[0:0] === 1'b1) ? ap_const_lv4_0 : i_3_reg_1095);

assign i_4_fu_1220_p2 = (ap_const_lv4_1 + i_phi_fu_999_p4);

assign i_5_fu_1461_p2 = (i_2_reg_1051 + ap_const_lv4_1);

assign i_6_fu_1424_p2 = (i_1_mid2_fu_1381_p3 + ap_const_lv4_1);

assign i_7_fu_1765_p2 = (i_3_mid2_fu_1722_p3 + ap_const_lv4_1);

assign i_cast_mid2_v_fu_1226_p3 = ((tmp_i3_reg_2231[0:0] === 1'b1) ? i_4_fu_1220_p2 : i_phi_fu_999_p4);

assign indvar_flatten_next1_fu_1704_p2 = (indvar_flatten1_reg_1073 + ap_const_lv7_1);

assign indvar_flatten_next8_fu_1363_p2 = (indvar_flatten7_reg_1018 + ap_const_lv7_1);

assign indvar_flatten_next_fu_1194_p2 = (indvar_flatten_phi_fu_988_p4 + ap_const_lv7_1);

assign j_1_cast_mid2_cast_fu_1738_p1 = j_1_cast_mid2_v_fu_1730_p3;

assign j_1_cast_mid2_v_fu_1730_p3 = ((tmp_34_fu_1716_p2[0:0] === 1'b1) ? j_3_fu_1710_p2 : j_1_phi_fu_1088_p4);

assign j_2_fu_1369_p2 = (j_phi_fu_1033_p4 + ap_const_lv4_1);

assign j_3_fu_1710_p2 = (j_1_phi_fu_1088_p4 + ap_const_lv4_1);

assign j_cast_mid2_cast_fu_1397_p1 = j_cast_mid2_v_fu_1389_p3;

assign j_cast_mid2_v_fu_1389_p3 = ((tmp_13_fu_1375_p2[0:0] === 1'b1) ? j_2_fu_1369_p2 : j_phi_fu_1033_p4);

assign k_1_fu_1614_p2 = (k_i1_reg_1062 + ap_const_lv4_1);

assign k_fu_1271_p2 = (ap_const_lv4_1 + k_i_mid2_reg_2236);

assign k_i1_cast_cast_fu_1629_p1 = k_i1_reg_1062;

assign k_i1_cast_fu_1620_p1 = k_i1_reg_1062;

assign k_i_cast_cast_fu_1323_p1 = ap_pipeline_reg_pp0_iter1_k_i_mid2_reg_2236;

assign k_i_cast_fu_1214_p1 = k_i_mid2_fu_1206_p3;

assign k_i_mid2_fu_1206_p3 = ((tmp_i3_fu_1200_p2[0:0] === 1'b1) ? ap_const_lv4_0 : k_i_phi_fu_1011_p4);

assign out_block_address0 = tmp_39_cast_fu_1791_p1;

assign out_block_d0 = dst_assign_1_q0;

assign tmp11_fu_1670_p2 = ($signed(grp_fu_1881_p3) + $signed(grp_fu_1888_p3));

assign tmp15_fu_1674_p2 = ($signed(grp_fu_1895_p3) + $signed(tmp14_reg_2585));

assign tmp4_fu_1337_p2 = ($signed(tmp9_reg_2334) + $signed(tmp3_reg_2339));

assign tmp8_fu_1292_p2 = ($signed(tmp6_reg_2319) + $signed(grp_fu_1821_p3));

assign tmp_13_fu_1375_p2 = ((i_1_reg_1040 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_14_fu_1430_p3 = {{j_cast_mid2_v_reg_2358}, {ap_const_lv3_0}};

assign tmp_15_fu_1444_p2 = (i_1_cast_cast_fu_1441_p1 + tmp_16_cast_fu_1437_p1);

assign tmp_16_cast_fu_1437_p1 = tmp_14_fu_1430_p3;

assign tmp_16_fu_1401_p3 = {{i_1_mid2_fu_1381_p3}, {ap_const_lv3_0}};

assign tmp_17_cast_fu_1450_p1 = tmp_15_fu_1444_p2;

assign tmp_17_fu_1413_p2 = (j_cast_mid2_cast_fu_1397_p1 + tmp_19_cast_fu_1409_p1);

assign tmp_18_fu_1467_p3 = {{i_2_reg_1051}, {ap_const_lv3_0}};

assign tmp_19_cast_fu_1409_p1 = tmp_16_fu_1401_p3;

assign tmp_19_fu_1475_p1 = tmp_18_fu_1467_p3;

assign tmp_1_cast_fu_1319_p1 = tmp_fu_1312_p3;

assign tmp_1_fu_1233_p1 = i_cast_mid2_v_fu_1226_p3[2:0];

assign tmp_20_cast_fu_1419_p1 = tmp_17_fu_1413_p2;

assign tmp_20_fu_1480_p2 = (tmp_18_fu_1467_p3 | ap_const_lv7_1);

assign tmp_21_fu_1486_p3 = {{ap_const_lv25_0}, {tmp_20_fu_1480_p2}};

assign tmp_22_cast_fu_1579_p1 = tmp_18_reg_2383;

assign tmp_22_fu_1495_p2 = (tmp_18_reg_2383 | ap_const_lv7_2);

assign tmp_23_fu_1500_p3 = {{ap_const_lv25_0}, {tmp_22_fu_1495_p2}};

assign tmp_24_fu_1509_p2 = (tmp_18_reg_2383 | ap_const_lv7_3);

assign tmp_25_fu_1514_p3 = {{ap_const_lv25_0}, {tmp_24_fu_1509_p2}};

assign tmp_26_fu_1523_p2 = (tmp_18_reg_2383 | ap_const_lv7_4);

assign tmp_27_fu_1528_p3 = {{ap_const_lv25_0}, {tmp_26_fu_1523_p2}};

assign tmp_28_fu_1537_p2 = (tmp_18_reg_2383 | ap_const_lv7_5);

assign tmp_29_fu_1542_p3 = {{ap_const_lv25_0}, {tmp_28_fu_1537_p2}};

assign tmp_30_fu_1551_p2 = (tmp_18_reg_2383 | ap_const_lv7_6);

assign tmp_31_fu_1556_p3 = {{ap_const_lv25_0}, {tmp_30_fu_1551_p2}};

assign tmp_32_fu_1565_p2 = (tmp_18_reg_2383 | ap_const_lv7_7);

assign tmp_33_fu_1570_p3 = {{ap_const_lv25_0}, {tmp_32_fu_1565_p2}};

assign tmp_34_fu_1716_p2 = ((i_3_reg_1095 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_35_fu_1771_p3 = {{j_1_cast_mid2_v_reg_2609}, {ap_const_lv3_0}};

assign tmp_36_fu_1785_p2 = (i_3_cast_cast_fu_1782_p1 + tmp_38_cast_fu_1778_p1);

assign tmp_37_fu_1742_p3 = {{i_3_mid2_fu_1722_p3}, {ap_const_lv3_0}};

assign tmp_38_cast_fu_1778_p1 = tmp_35_fu_1771_p3;

assign tmp_38_fu_1754_p2 = (j_1_cast_mid2_cast_fu_1738_p1 + tmp_41_cast_fu_1750_p1);

assign tmp_39_cast_fu_1791_p1 = tmp_36_fu_1785_p2;

assign tmp_39_fu_1633_p2 = (tmp_22_cast_reg_2464 + k_i1_cast_cast_fu_1629_p1);

assign tmp_3_i1_fu_1678_p2 = (tmp11_fu_1670_p2 + tmp15_fu_1674_p2);

assign tmp_3_i_fu_1341_p2 = (tmp8_reg_2329 + tmp4_fu_1337_p2);

assign tmp_41_cast_fu_1750_p1 = tmp_37_fu_1742_p3;

assign tmp_42_cast_fu_1760_p1 = tmp_38_fu_1754_p2;

assign tmp_43_cast_fu_1694_p1 = ap_pipeline_reg_pp2_iter3_tmp_39_reg_2525;

assign tmp_5_cast_fu_1332_p1 = tmp_5_fu_1326_p2;

assign tmp_5_fu_1326_p2 = (tmp_1_cast_fu_1319_p1 + k_i_cast_cast_fu_1323_p1);

assign tmp_6_1_i7_cast_fu_1585_p1 = $signed(col_inbuf_load_1_reg_2419);

assign tmp_6_2_i11_cast_fu_1588_p1 = $signed(col_inbuf_load_2_reg_2434);

assign tmp_6_3_i15_cast_fu_1591_p1 = $signed(col_inbuf_load_3_reg_2439);

assign tmp_6_4_i19_cast_fu_1594_p1 = $signed(col_inbuf_load_4_reg_2454);

assign tmp_6_5_i23_cast_fu_1597_p1 = $signed(col_inbuf_load_5_reg_2459);

assign tmp_6_6_i27_cast_fu_1600_p1 = $signed(col_inbuf_q1);

assign tmp_6_7_i31_cast_fu_1604_p1 = $signed(col_inbuf_q0);

assign tmp_6_i4_cast_fu_1582_p1 = $signed(col_inbuf_load_reg_2414);

assign tmp_7_1_i8_fu_1852_p0 = tmp_6_1_i7_cast_reg_2474;

assign tmp_7_3_i1_fu_1857_p0 = tmp_6_3_i15_cast_reg_2484;

assign tmp_7_5_i1_fu_1862_p0 = tmp_6_5_i23_cast_reg_2494;

assign tmp_9_fu_1455_p2 = ((i_2_reg_1051 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_fu_1312_p3 = {{ap_pipeline_reg_pp0_iter1_i_cast_mid2_v_reg_2262}, {ap_const_lv3_0}};

assign tmp_i2_fu_1608_p2 = ((k_i1_reg_1062 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign tmp_i3_fu_1200_p2 = ((k_i_phi_fu_1011_p4 == ap_const_lv4_8) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    k_i_cast_reg_2242[31:4] <= 28'b0000000000000000000000000000;
    tmp_18_reg_2383[2:0] <= 3'b000;
    tmp_22_cast_reg_2464[2:0] <= 3'b000;
    tmp_22_cast_reg_2464[7] <= 1'b0;
    k_i1_cast_reg_2518[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //dct_2d
