<root><simulation><result_generated_time />2023-11-08 01:41:38<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 2, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 5), ('OX', 5)], [('K', 2), ('K', 9), ('C', 8)], []]<I />[[('C', 2), ('OY', 5), ('OX', 5), ('K', 2), ('K', 9)], [('C', 8)], []]<O />[[('C', 2)], [('OY', 5), ('OX', 5), ('K', 2), ('K', 9), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [30.33, 18.0, 1.0, 1.0], 'O': [32.0, 2, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 2236416, 2236416], 'I': [400, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [0.78, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.08, 0.0], 'I': [0.78, 0.08, 0.0], 'O': [0.02, 0.08, 0.0]}<effective_mem_size_bit />{'W': [16, 1118208, 2236416], 'I': [400, 12800, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6988800, 279552], [294912, 279552], [279552, 0]]<I />[[230400, 12800], [12800, 12800], [12800, 0]]<O />[[(204750, 218400), (109200, 95550)], [(100800, 115200), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(204750, 218400), (109200, 95550)], [(100800, 115200), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[873600, 34944], [4608, 4368], [1092, 0]]<I />[[28800, 1600], [200, 200], [50, 0]]<O />[[(25594, 27300), (13650, 11944)], [(1575, 1800), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([25594, 27300], [13650, 11944]), ([1575, 1800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />384000</mac_count></basic_info><energy><total_energy />15299938.9<mem_energy_breakdown><W />[306.3, 890.9, 1454.4]<I />[10.3, 39.6, 66.6]<O />[27.5, 355.5, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />19200.0<total />15296716.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5672<utilization_without_data_loading />0.9479<utilization_spatial />0.9479<utilization_temporal_with_data_loading />0.5984<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />12033<latency_cycle_without_data_loading />7200<ideal_computing_cycle />7200<data_loading><load_cycle_total />4833<load_cycle_individual />{'W': [32, 4608, 0], 'I': [25, 200, 0]}<load_cycle_combined />{'W': 4608, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-7199], [-7150, -2574], [-7200, -7200]], 'I': [[-7199], [-308, -175], [-7200, -7200]], 'O': [[-7200], [-7200, -7200], [-6975, -7144]]}<mem_stall_cycle_shared />{'W': [[-7199], [-7150, 0], [0, 0]], 'I': [[-7199], [-308, 0], [0, 0]], 'O': [[-7200], [-7200, -7200], [-6975, -7144]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2236416, 2236416], 'I': [400, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<data_size_each_level_total />{'W': [16384, 2236416, 2236416], 'I': [12800, 102400, 102400], 'O': [256, 109200, 109200]}<loop_cycles_each_level />{'W': [50, 7200, 7200], 'I': [900, 7200, 7200], 'O': [2, 7200, 7200]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [18, 1, 1], 'O': [2, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 327.7]], 'I': [[8.0, 0.4], [14.2, 14.2], [14.2, 14.2]], 'O': [[8.0, 4.0], [128.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 327.7], [327.7, 327.7]], 'I': [[8.0, 8.0], [256.0, 14.2], [14.2, 14.2]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 0]], 'I': [[8.0, 8.0], [256.0, 14.2], [14.2, 0]], 'O': [[8.0, 4.0], [128.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [727.7, 469.9], [341.9, 16.0]], 'I': [[8.0, 8.0], [727.7, 469.9], [341.9, 16.0]], 'O': [[8.0, 4.0], [727.7, 469.9], [341.9, 16.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7200], [50, 50, 144], [7200, 7200, 1]], 'I': [[1, 1, 7200], [50, 900, 8], [7200, 7200, 1]], 'O': [[1, 1, 7200], [2, 2, 3600], [7200, 7200, 1]]}<trans_time_real />{'W': [[0, 1, 7200], [[0, 50, 144], [32, 50, 144]], [[4608, 7200, 1], [1152, 7200, 1]]], 'I': [[0, 1, 7200], [[6, 900, 8], [25, 900, 8]], [[200, 7200, 1], [50, 7200, 1]]], 'O': [[0, 1, 7200], [[0, 2, 3600], [0, 2, 3600]], [[225, 7200, 1], [56, 7200, 1]]]}<single_stall_cycle />{'W': [[-1], [-50, -18], [-2592, -6048]], 'I': [[-1], [-44, -25], [-7000, -7150]], 'O': [[-1], [-2, -2], [-6975, -7144]]}<single_stall_count />{'W': [7199, 143, 0], 'I': [7199, 7, 0], 'O': [7200, 3600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4576, 0], 'I': [175, 0], 'O': [0, 225]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [225, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2449, -7200], [-7200, -6975]], 1: [[-7200, -7200], [-6975, -7200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3.088</simulation></root>