{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584085658400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584085658405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 02:47:37 2020 " "Processing started: Fri Mar 13 02:47:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584085658405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1584085658405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta slc3 -c slc3 " "Command: quartus_sta slc3 -c slc3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1584085658405 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1584085658570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1584085658790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1584085658790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085658836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085658836 ""}
{ "Info" "ISTA_SDC_FOUND" "ClockFile.sdc " "Reading SDC File: 'ClockFile.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584085659307 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Reset\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 2 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 2 \[all_inputs\]" {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1584085659310 ""}  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Clk\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659310 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659311 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Data\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"S\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Continue\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Continue\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ClockFile.sdc 4 Set_input_delay/set_output_delay has replaced one or more delays on port \"Run\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at ClockFile.sdc(4): Set_input_delay/set_output_delay has replaced one or more delays on port \"Run\". Please use -add_delay option if you meant to add additional constraints." {  } { { "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" "" { Text "D:/QuartusReal/ECE 385/danielp7_masakis2_lab6/ClockFile.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1584085659312 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Clk rising Clk fall min " "Port \"Clk\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659321 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Clk rising Clk rise min " "Port \"Clk\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659321 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Continue rising Clk fall min " "Port \"Continue\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659321 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Continue rising Clk rise min " "Port \"Continue\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659321 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[0\] rising Clk fall min " "Port \"Data\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659321 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[0\] rising Clk rise min " "Port \"Data\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659321 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[10\] rising Clk fall min " "Port \"Data\[10\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[10\] rising Clk rise min " "Port \"Data\[10\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[11\] rising Clk fall min " "Port \"Data\[11\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[11\] rising Clk rise min " "Port \"Data\[11\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[12\] rising Clk fall min " "Port \"Data\[12\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[12\] rising Clk rise min " "Port \"Data\[12\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[13\] rising Clk fall min " "Port \"Data\[13\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[13\] rising Clk rise min " "Port \"Data\[13\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[14\] rising Clk fall min " "Port \"Data\[14\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[14\] rising Clk rise min " "Port \"Data\[14\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[15\] rising Clk fall min " "Port \"Data\[15\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[15\] rising Clk rise min " "Port \"Data\[15\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[1\] rising Clk fall min " "Port \"Data\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[1\] rising Clk rise min " "Port \"Data\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[2\] rising Clk fall min " "Port \"Data\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[2\] rising Clk rise min " "Port \"Data\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[3\] rising Clk fall min " "Port \"Data\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[3\] rising Clk rise min " "Port \"Data\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[4\] rising Clk fall min " "Port \"Data\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[4\] rising Clk rise min " "Port \"Data\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[5\] rising Clk fall min " "Port \"Data\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[5\] rising Clk rise min " "Port \"Data\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[6\] rising Clk fall min " "Port \"Data\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[6\] rising Clk rise min " "Port \"Data\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[7\] rising Clk fall min " "Port \"Data\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[7\] rising Clk rise min " "Port \"Data\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[8\] rising Clk fall min " "Port \"Data\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[8\] rising Clk rise min " "Port \"Data\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[9\] rising Clk fall min " "Port \"Data\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Data\[9\] rising Clk rise min " "Port \"Data\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Reset rising Clk fall min " "Port \"Reset\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Reset rising Clk rise min " "Port \"Reset\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Run rising Clk fall min " "Port \"Run\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input Run rising Clk rise min " "Port \"Run\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[0\] rising Clk fall min " "Port \"S\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[0\] rising Clk rise min " "Port \"S\[0\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[10\] rising Clk fall min " "Port \"S\[10\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[10\] rising Clk rise min " "Port \"S\[10\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[11\] rising Clk fall min " "Port \"S\[11\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[11\] rising Clk rise min " "Port \"S\[11\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[12\] rising Clk fall min " "Port \"S\[12\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659322 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[12\] rising Clk rise min " "Port \"S\[12\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[13\] rising Clk fall min " "Port \"S\[13\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[13\] rising Clk rise min " "Port \"S\[13\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[14\] rising Clk fall min " "Port \"S\[14\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[14\] rising Clk rise min " "Port \"S\[14\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[15\] rising Clk fall min " "Port \"S\[15\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[15\] rising Clk rise min " "Port \"S\[15\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[1\] rising Clk fall min " "Port \"S\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[1\] rising Clk rise min " "Port \"S\[1\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[2\] rising Clk fall min " "Port \"S\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[2\] rising Clk rise min " "Port \"S\[2\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[3\] rising Clk fall min " "Port \"S\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[3\] rising Clk rise min " "Port \"S\[3\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[4\] rising Clk fall min " "Port \"S\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[4\] rising Clk rise min " "Port \"S\[4\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[5\] rising Clk fall min " "Port \"S\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[5\] rising Clk rise min " "Port \"S\[5\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[6\] rising Clk fall min " "Port \"S\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[6\] rising Clk rise min " "Port \"S\[6\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[7\] rising Clk fall min " "Port \"S\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[7\] rising Clk rise min " "Port \"S\[7\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[8\] rising Clk fall min " "Port \"S\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[8\] rising Clk rise min " "Port \"S\[8\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[9\] rising Clk fall min " "Port \"S\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input S\[9\] rising Clk rise min " "Port \"S\[9\]\" relative to the rising edge of clock \"Clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1584085659323 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1584085659324 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1584085659324 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1584085659337 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1584085659436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.170 " "Worst-case setup slack is 5.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.170               0.000 Clk  " "    5.170               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085659508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Clk  " "    0.404               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085659516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584085659523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584085659531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.830 " "Worst-case minimum pulse width slack is 4.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.830               0.000 Clk  " "    4.830               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085659536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085659536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1584085659612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1584085659686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1584085660193 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1584085660262 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1584085660262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.218 " "Worst-case setup slack is 6.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.218               0.000 Clk  " "    6.218               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085660283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Clk  " "    0.356               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085660292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584085660300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584085660306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.814 " "Worst-case minimum pulse width slack is 4.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.814               0.000 Clk  " "    4.814               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085660314 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1584085660352 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1584085660431 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1584085660431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.859 " "Worst-case setup slack is 10.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.859               0.000 Clk  " "   10.859               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085660440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clk  " "    0.183               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085660450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584085660456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1584085660464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584085660471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584085660471 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584085660891 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584085660891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 115 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584085660996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 02:47:40 2020 " "Processing ended: Fri Mar 13 02:47:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584085660996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584085660996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584085660996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1584085660996 ""}
