#! /home/abrka/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-516-g615a01c6c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/abrka/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556642310 .scope module, "tb_top" "tb_top" 2 3;
 .timescale 0 0;
P_0x5555565eddc0 .param/l "CLK_PERIOD" 1 2 50, +C4<00000000000000000000000000001010>;
v0x55555667aad0_0 .var "clk", 0 0;
L_0x7fb10f666060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555667ab90_0 .net "cpu_i_wb_stb", 0 0, L_0x7fb10f666060;  1 drivers
v0x55555667ac50_0 .net "cpu_o_wb_ack", 0 0, v0x55555666e130_0;  1 drivers
v0x55555667ad50_0 .net "mem_i_wb_addr", 31 0, v0x55555666e1f0_0;  1 drivers
v0x55555667ae40_0 .net "mem_i_wb_data", 31 0, v0x55555666e2d0_0;  1 drivers
v0x55555667af80_0 .net "mem_i_wb_sel", 2 0, v0x55555666e3b0_0;  1 drivers
v0x55555667b070_0 .net "mem_i_wb_stb", 0 0, v0x55555666e960_0;  1 drivers
v0x55555667b160_0 .net "mem_i_wb_we", 0 0, v0x55555666ea20_0;  1 drivers
v0x55555667b250_0 .net "mem_o_wb_ack", 0 0, v0x55555667a540_0;  1 drivers
v0x55555667b2f0_0 .net "mem_o_wb_data", 31 0, v0x55555667a610_0;  1 drivers
v0x55555667b3e0_0 .net "mem_o_wb_stall", 0 0, v0x55555667a6e0_0;  1 drivers
v0x55555667b4d0_0 .var "reset", 0 0;
S_0x55555663aec0 .scope module, "u_cpu" "cpu" 2 33, 3 1 0, S_0x555556642310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wb_stb";
    .port_info 3 /INPUT 1 "i_wb_ack";
    .port_info 4 /INPUT 1 "i_wb_stall";
    .port_info 5 /INPUT 32 "i_wb_data";
    .port_info 6 /OUTPUT 32 "o_wb_data";
    .port_info 7 /OUTPUT 32 "o_wb_addr";
    .port_info 8 /OUTPUT 1 "o_wb_we";
    .port_info 9 /OUTPUT 3 "o_wb_sel";
    .port_info 10 /OUTPUT 1 "o_wb_stb";
    .port_info 11 /OUTPUT 1 "o_wb_stall";
    .port_info 12 /OUTPUT 1 "o_wb_ack";
P_0x55555657bd10 .param/l "S_END_MEM_READ" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x55555657bd50 .param/l "S_END_MEM_READ_INSTR" 0 3 21, +C4<00000000000000000000000000000100>;
P_0x55555657bd90 .param/l "S_END_MEM_WRITE_INSTR" 0 3 22, +C4<00000000000000000000000000000101>;
P_0x55555657bdd0 .param/l "S_EXEC" 0 3 20, +C4<00000000000000000000000000000011>;
P_0x55555657be10 .param/l "S_IDLE" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x55555657be50 .param/l "S_INC" 0 3 23, +C4<00000000000000000000000000000110>;
P_0x55555657be90 .param/l "S_REQ_MEM_READ" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x55555668f640 .functor OR 1, L_0x555556691010, L_0x555556691540, C4<0>, C4<0>;
L_0x555556691970 .functor BUFZ 32, L_0x555556691750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556692030 .functor BUFZ 1, L_0x555556691df0, C4<0>, C4<0>, C4<0>;
L_0x555556692140 .functor BUFZ 1, L_0x555556691df0, C4<0>, C4<0>, C4<0>;
L_0x555556692200 .functor BUFZ 3, L_0x555556690c60, C4<000>, C4<000>, C4<000>;
L_0x555556692310 .functor BUFZ 3, L_0x555556690ad0, C4<000>, C4<000>, C4<000>;
v0x55555666adf0_0 .net *"_ivl_1", 4 0, L_0x55555667e950;  1 drivers
L_0x7fb10f666378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555666aef0_0 .net/2u *"_ivl_100", 0 0, L_0x7fb10f666378;  1 drivers
v0x55555666afd0_0 .net *"_ivl_103", 0 0, L_0x555556691d50;  1 drivers
L_0x7fb10f6660f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555666b090_0 .net *"_ivl_11", 26 0, L_0x7fb10f6660f0;  1 drivers
v0x55555666b170_0 .net *"_ivl_13", 4 0, L_0x55555668ee90;  1 drivers
L_0x7fb10f666138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555666b250_0 .net *"_ivl_17", 26 0, L_0x7fb10f666138;  1 drivers
v0x55555666b330_0 .net *"_ivl_19", 6 0, L_0x55555668f130;  1 drivers
v0x55555666b410_0 .net *"_ivl_21", 4 0, L_0x55555668f1d0;  1 drivers
v0x55555666b4f0_0 .net *"_ivl_22", 11 0, L_0x55555668f2c0;  1 drivers
v0x55555666b5d0_0 .net *"_ivl_27", 11 0, L_0x55555668f500;  1 drivers
v0x55555666b6b0_0 .net *"_ivl_31", 0 0, L_0x55555668f6b0;  1 drivers
v0x55555666b790_0 .net *"_ivl_33", 7 0, L_0x55555668f750;  1 drivers
v0x55555666b870_0 .net *"_ivl_35", 0 0, L_0x55555668f9b0;  1 drivers
v0x55555666b950_0 .net *"_ivl_37", 9 0, L_0x55555668fa80;  1 drivers
L_0x7fb10f666180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555666ba30_0 .net/2u *"_ivl_38", 0 0, L_0x7fb10f666180;  1 drivers
v0x55555666bb10_0 .net *"_ivl_40", 20 0, L_0x55555668fc10;  1 drivers
v0x55555666bbf0_0 .net *"_ivl_45", 0 0, L_0x555556690000;  1 drivers
v0x55555666bcd0_0 .net *"_ivl_47", 0 0, L_0x5555566900a0;  1 drivers
v0x55555666bdb0_0 .net *"_ivl_49", 5 0, L_0x55555668ff60;  1 drivers
L_0x7fb10f6660a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555666be90_0 .net *"_ivl_5", 26 0, L_0x7fb10f6660a8;  1 drivers
v0x55555666bf70_0 .net *"_ivl_51", 3 0, L_0x5555566901f0;  1 drivers
L_0x7fb10f6661c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555666c050_0 .net/2u *"_ivl_52", 0 0, L_0x7fb10f6661c8;  1 drivers
v0x55555666c130_0 .net *"_ivl_54", 12 0, L_0x555556690350;  1 drivers
v0x55555666c210_0 .net *"_ivl_59", 19 0, L_0x555556690770;  1 drivers
L_0x7fb10f666210 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555666c2f0_0 .net/2u *"_ivl_60", 11 0, L_0x7fb10f666210;  1 drivers
v0x55555666c3d0_0 .net *"_ivl_7", 4 0, L_0x55555668ec00;  1 drivers
v0x55555666c4b0_0 .net *"_ivl_71", 6 0, L_0x555556690d00;  1 drivers
v0x55555666c590_0 .net *"_ivl_72", 31 0, L_0x555556690ea0;  1 drivers
L_0x7fb10f666258 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555666c670_0 .net *"_ivl_75", 24 0, L_0x7fb10f666258;  1 drivers
L_0x7fb10f6662a0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x55555666c750_0 .net/2u *"_ivl_76", 31 0, L_0x7fb10f6662a0;  1 drivers
v0x55555666c830_0 .net *"_ivl_81", 6 0, L_0x555556691240;  1 drivers
v0x55555666c910_0 .net *"_ivl_82", 31 0, L_0x5555566912e0;  1 drivers
L_0x7fb10f6662e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555666c9f0_0 .net *"_ivl_85", 24 0, L_0x7fb10f6662e8;  1 drivers
L_0x7fb10f666330 .functor BUFT 1, C4<00000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x55555666cce0_0 .net/2u *"_ivl_86", 31 0, L_0x7fb10f666330;  1 drivers
v0x55555666cdc0_0 .net *"_ivl_92", 31 0, L_0x555556691750;  1 drivers
v0x55555666cea0_0 .net *"_ivl_96", 31 0, L_0x555556691a80;  1 drivers
v0x55555666cf80_0 .net "alu_i_a", 31 0, L_0x555556691970;  1 drivers
v0x55555666d040_0 .net "alu_i_arith_shift", 0 0, L_0x555556692140;  1 drivers
v0x55555666d0e0_0 .net "alu_i_b", 31 0, L_0x555556691b70;  1 drivers
v0x55555666d180_0 .net "alu_i_branch_op", 2 0, L_0x555556692310;  1 drivers
v0x55555666d220_0 .net "alu_i_op", 2 0, L_0x555556692200;  1 drivers
v0x55555666d2c0_0 .net "alu_i_sub", 0 0, L_0x555556692030;  1 drivers
v0x55555666d360_0 .net "alu_o_will_branch", 0 0, v0x55555666ab00_0;  1 drivers
v0x55555666d400_0 .net "alu_o_y", 31 0, v0x55555666abc0_0;  1 drivers
v0x55555666d4d0_0 .net "alu_sub_or_arith_shift", 0 0, L_0x555556691df0;  1 drivers
v0x55555666d570_0 .net "branch_instr_offset", 31 0, L_0x5555566905b0;  1 drivers
v0x55555666d610_0 .net "branch_op", 2 0, L_0x555556690ad0;  1 drivers
v0x55555666d6d0_0 .net "i_clk", 0 0, v0x55555667aad0_0;  1 drivers
v0x55555666d790_0 .net "i_reset", 0 0, v0x55555667b4d0_0;  1 drivers
v0x55555666d850_0 .net "i_wb_ack", 0 0, v0x55555667a540_0;  alias, 1 drivers
v0x55555666d910_0 .net "i_wb_data", 31 0, v0x55555667a610_0;  alias, 1 drivers
v0x55555666d9f0_0 .net "i_wb_stall", 0 0, v0x55555667a6e0_0;  alias, 1 drivers
v0x55555666dab0_0 .net "i_wb_stb", 0 0, L_0x7fb10f666060;  alias, 1 drivers
v0x55555666db70_0 .var "instr", 31 0;
v0x55555666dc50_0 .net "instr_sel", 2 0, L_0x555556690a30;  1 drivers
v0x55555666dd30_0 .net "is_alu_imm_instr", 0 0, L_0x555556691010;  1 drivers
v0x55555666ddf0_0 .net "is_alu_instr", 0 0, L_0x55555668f640;  1 drivers
v0x55555666deb0_0 .net "is_alu_reg_instr", 0 0, L_0x555556691540;  1 drivers
v0x55555666df70_0 .net "jalr_instr_offset", 31 0, L_0x55555668fe70;  1 drivers
v0x55555666e050_0 .net "load_instr_offset", 31 0, L_0x55555668f5a0;  1 drivers
v0x55555666e130_0 .var "o_wb_ack", 0 0;
v0x55555666e1f0_0 .var "o_wb_addr", 31 0;
v0x55555666e2d0_0 .var "o_wb_data", 31 0;
v0x55555666e3b0_0 .var "o_wb_sel", 2 0;
v0x55555666e490_0 .var "o_wb_stall", 0 0;
v0x55555666e960_0 .var "o_wb_stb", 0 0;
v0x55555666ea20_0 .var "o_wb_we", 0 0;
v0x55555666eae0_0 .net "op", 2 0, L_0x555556690c60;  1 drivers
v0x55555666ebc0_0 .var "pc", 31 0;
v0x55555666eca0_0 .var/i "r_state", 31 0;
v0x55555666ed80_0 .net "rd", 31 0, L_0x55555668ef30;  1 drivers
v0x55555666ee60 .array "reg_file", 31 0, 31 0;
v0x55555666f320_0 .net "rs1", 31 0, L_0x55555667ea50;  1 drivers
v0x55555666f400_0 .net "rs2", 31 0, L_0x55555668ed20;  1 drivers
v0x55555666f4e0_0 .net "store_instr_offset", 31 0, L_0x55555668f3b0;  1 drivers
v0x55555666f5c0_0 .net "u_instr_offset", 31 0, L_0x555556690810;  1 drivers
E_0x5555565ed130 .event posedge, v0x55555666d6d0_0;
L_0x55555667e950 .part v0x55555666db70_0, 15, 5;
L_0x55555667ea50 .concat [ 5 27 0 0], L_0x55555667e950, L_0x7fb10f6660a8;
L_0x55555668ec00 .part v0x55555666db70_0, 20, 5;
L_0x55555668ed20 .concat [ 5 27 0 0], L_0x55555668ec00, L_0x7fb10f6660f0;
L_0x55555668ee90 .part v0x55555666db70_0, 7, 5;
L_0x55555668ef30 .concat [ 5 27 0 0], L_0x55555668ee90, L_0x7fb10f666138;
L_0x55555668f130 .part v0x55555666db70_0, 25, 7;
L_0x55555668f1d0 .part v0x55555666db70_0, 7, 5;
L_0x55555668f2c0 .concat [ 5 7 0 0], L_0x55555668f1d0, L_0x55555668f130;
L_0x55555668f3b0 .extend/s 32, L_0x55555668f2c0;
L_0x55555668f500 .part v0x55555666db70_0, 20, 12;
L_0x55555668f5a0 .extend/s 32, L_0x55555668f500;
L_0x55555668f6b0 .part v0x55555666db70_0, 31, 1;
L_0x55555668f750 .part v0x55555666db70_0, 12, 8;
L_0x55555668f9b0 .part v0x55555666db70_0, 20, 1;
L_0x55555668fa80 .part v0x55555666db70_0, 21, 10;
LS_0x55555668fc10_0_0 .concat [ 1 10 1 8], L_0x7fb10f666180, L_0x55555668fa80, L_0x55555668f9b0, L_0x55555668f750;
LS_0x55555668fc10_0_4 .concat [ 1 0 0 0], L_0x55555668f6b0;
L_0x55555668fc10 .concat [ 20 1 0 0], LS_0x55555668fc10_0_0, LS_0x55555668fc10_0_4;
L_0x55555668fe70 .extend/s 32, L_0x55555668fc10;
L_0x555556690000 .part v0x55555666db70_0, 31, 1;
L_0x5555566900a0 .part v0x55555666db70_0, 7, 1;
L_0x55555668ff60 .part v0x55555666db70_0, 25, 6;
L_0x5555566901f0 .part v0x55555666db70_0, 8, 4;
LS_0x555556690350_0_0 .concat [ 1 4 6 1], L_0x7fb10f6661c8, L_0x5555566901f0, L_0x55555668ff60, L_0x5555566900a0;
LS_0x555556690350_0_4 .concat [ 1 0 0 0], L_0x555556690000;
L_0x555556690350 .concat [ 12 1 0 0], LS_0x555556690350_0_0, LS_0x555556690350_0_4;
L_0x5555566905b0 .extend/s 32, L_0x555556690350;
L_0x555556690770 .part v0x55555666db70_0, 12, 20;
L_0x555556690810 .concat [ 12 20 0 0], L_0x7fb10f666210, L_0x555556690770;
L_0x555556690a30 .part v0x55555666db70_0, 12, 3;
L_0x555556690ad0 .part v0x55555666db70_0, 12, 3;
L_0x555556690c60 .part v0x55555666db70_0, 12, 3;
L_0x555556690d00 .part v0x55555666db70_0, 0, 7;
L_0x555556690ea0 .concat [ 7 25 0 0], L_0x555556690d00, L_0x7fb10f666258;
L_0x555556691010 .cmp/eq 32, L_0x555556690ea0, L_0x7fb10f6662a0;
L_0x555556691240 .part v0x55555666db70_0, 0, 7;
L_0x5555566912e0 .concat [ 7 25 0 0], L_0x555556691240, L_0x7fb10f6662e8;
L_0x555556691540 .cmp/eq 32, L_0x5555566912e0, L_0x7fb10f666330;
L_0x555556691750 .array/port v0x55555666ee60, L_0x55555667ea50;
L_0x555556691a80 .array/port v0x55555666ee60, L_0x55555668ed20;
L_0x555556691b70 .functor MUXZ 32, L_0x555556691a80, L_0x55555668f5a0, L_0x555556691010, C4<>;
L_0x555556691d50 .part v0x55555666db70_0, 30, 1;
L_0x555556691df0 .functor MUXZ 1, L_0x555556691d50, L_0x7fb10f666378, L_0x555556691010, C4<>;
S_0x555556639aa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x5555565b3230 .param/l "idx" 1 3 80, +C4<00>;
v0x55555666ee60_0 .array/port v0x55555666ee60, 0;
L_0x55555667cfe0 .functor BUFZ 32, v0x55555666ee60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555565ba100_0 .net "reg_file_tmp", 31 0, L_0x55555667cfe0;  1 drivers
S_0x5555566632b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x5555566634d0 .param/l "idx" 1 3 80, +C4<01>;
v0x55555666ee60_1 .array/port v0x55555666ee60, 1;
L_0x55555667d050 .functor BUFZ 32, v0x55555666ee60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555565b9f90_0 .net "reg_file_tmp", 31 0, L_0x55555667d050;  1 drivers
S_0x5555566635d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x5555566637d0 .param/l "idx" 1 3 80, +C4<010>;
v0x55555666ee60_2 .array/port v0x55555666ee60, 2;
L_0x55555667d0f0 .functor BUFZ 32, v0x55555666ee60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555565ba3e0_0 .net "reg_file_tmp", 31 0, L_0x55555667d0f0;  1 drivers
S_0x5555566638d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556663ad0 .param/l "idx" 1 3 80, +C4<011>;
v0x55555666ee60_3 .array/port v0x55555666ee60, 3;
L_0x55555667d1c0 .functor BUFZ 32, v0x55555666ee60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555565ba6c0_0 .net "reg_file_tmp", 31 0, L_0x55555667d1c0;  1 drivers
S_0x555556663bf0 .scope generate, "genblk1[4]" "genblk1[4]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556663e40 .param/l "idx" 1 3 80, +C4<0100>;
v0x55555666ee60_4 .array/port v0x55555666ee60, 4;
L_0x55555667d290 .functor BUFZ 32, v0x55555666ee60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555565ba550_0 .net "reg_file_tmp", 31 0, L_0x55555667d290;  1 drivers
S_0x555556663f60 .scope generate, "genblk1[5]" "genblk1[5]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556664160 .param/l "idx" 1 3 80, +C4<0101>;
v0x55555666ee60_5 .array/port v0x55555666ee60, 5;
L_0x55555667d360 .functor BUFZ 32, v0x55555666ee60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555565ba270_0 .net "reg_file_tmp", 31 0, L_0x55555667d360;  1 drivers
S_0x555556664280 .scope generate, "genblk1[6]" "genblk1[6]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556664480 .param/l "idx" 1 3 80, +C4<0110>;
v0x55555666ee60_6 .array/port v0x55555666ee60, 6;
L_0x55555667d430 .functor BUFZ 32, v0x55555666ee60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566217f0_0 .net "reg_file_tmp", 31 0, L_0x55555667d430;  1 drivers
S_0x5555566645a0 .scope generate, "genblk1[7]" "genblk1[7]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x5555566647a0 .param/l "idx" 1 3 80, +C4<0111>;
v0x55555666ee60_7 .array/port v0x55555666ee60, 7;
L_0x55555667d500 .functor BUFZ 32, v0x55555666ee60_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556664880_0 .net "reg_file_tmp", 31 0, L_0x55555667d500;  1 drivers
S_0x555556664960 .scope generate, "genblk1[8]" "genblk1[8]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556663df0 .param/l "idx" 1 3 80, +C4<01000>;
v0x55555666ee60_8 .array/port v0x55555666ee60, 8;
L_0x55555667d5d0 .functor BUFZ 32, v0x55555666ee60_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556664bf0_0 .net "reg_file_tmp", 31 0, L_0x55555667d5d0;  1 drivers
S_0x555556664cd0 .scope generate, "genblk1[9]" "genblk1[9]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556664ed0 .param/l "idx" 1 3 80, +C4<01001>;
v0x55555666ee60_9 .array/port v0x55555666ee60, 9;
L_0x55555667d6a0 .functor BUFZ 32, v0x55555666ee60_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556664fb0_0 .net "reg_file_tmp", 31 0, L_0x55555667d6a0;  1 drivers
S_0x555556665090 .scope generate, "genblk1[10]" "genblk1[10]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556665290 .param/l "idx" 1 3 80, +C4<01010>;
v0x55555666ee60_10 .array/port v0x55555666ee60, 10;
L_0x55555667d770 .functor BUFZ 32, v0x55555666ee60_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556665370_0 .net "reg_file_tmp", 31 0, L_0x55555667d770;  1 drivers
S_0x555556665450 .scope generate, "genblk1[11]" "genblk1[11]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556665650 .param/l "idx" 1 3 80, +C4<01011>;
v0x55555666ee60_11 .array/port v0x55555666ee60, 11;
L_0x55555667d840 .functor BUFZ 32, v0x55555666ee60_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556665730_0 .net "reg_file_tmp", 31 0, L_0x55555667d840;  1 drivers
S_0x555556665810 .scope generate, "genblk1[12]" "genblk1[12]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556665a10 .param/l "idx" 1 3 80, +C4<01100>;
v0x55555666ee60_12 .array/port v0x55555666ee60, 12;
L_0x55555667d910 .functor BUFZ 32, v0x55555666ee60_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556665af0_0 .net "reg_file_tmp", 31 0, L_0x55555667d910;  1 drivers
S_0x555556665bd0 .scope generate, "genblk1[13]" "genblk1[13]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556665dd0 .param/l "idx" 1 3 80, +C4<01101>;
v0x55555666ee60_13 .array/port v0x55555666ee60, 13;
L_0x55555667d9e0 .functor BUFZ 32, v0x55555666ee60_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556665eb0_0 .net "reg_file_tmp", 31 0, L_0x55555667d9e0;  1 drivers
S_0x555556665f90 .scope generate, "genblk1[14]" "genblk1[14]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556666190 .param/l "idx" 1 3 80, +C4<01110>;
v0x55555666ee60_14 .array/port v0x55555666ee60, 14;
L_0x55555667dab0 .functor BUFZ 32, v0x55555666ee60_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556666270_0 .net "reg_file_tmp", 31 0, L_0x55555667dab0;  1 drivers
S_0x555556666350 .scope generate, "genblk1[15]" "genblk1[15]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556666550 .param/l "idx" 1 3 80, +C4<01111>;
v0x55555666ee60_15 .array/port v0x55555666ee60, 15;
L_0x55555667db80 .functor BUFZ 32, v0x55555666ee60_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556666630_0 .net "reg_file_tmp", 31 0, L_0x55555667db80;  1 drivers
S_0x555556666710 .scope generate, "genblk1[16]" "genblk1[16]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556666910 .param/l "idx" 1 3 80, +C4<010000>;
v0x55555666ee60_16 .array/port v0x55555666ee60, 16;
L_0x55555667dc50 .functor BUFZ 32, v0x55555666ee60_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566669f0_0 .net "reg_file_tmp", 31 0, L_0x55555667dc50;  1 drivers
S_0x555556666ad0 .scope generate, "genblk1[17]" "genblk1[17]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556666cd0 .param/l "idx" 1 3 80, +C4<010001>;
v0x55555666ee60_17 .array/port v0x55555666ee60, 17;
L_0x55555667dd20 .functor BUFZ 32, v0x55555666ee60_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556666db0_0 .net "reg_file_tmp", 31 0, L_0x55555667dd20;  1 drivers
S_0x555556666e90 .scope generate, "genblk1[18]" "genblk1[18]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556667090 .param/l "idx" 1 3 80, +C4<010010>;
v0x55555666ee60_18 .array/port v0x55555666ee60, 18;
L_0x55555667ddf0 .functor BUFZ 32, v0x55555666ee60_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556667170_0 .net "reg_file_tmp", 31 0, L_0x55555667ddf0;  1 drivers
S_0x555556667250 .scope generate, "genblk1[19]" "genblk1[19]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556667450 .param/l "idx" 1 3 80, +C4<010011>;
v0x55555666ee60_19 .array/port v0x55555666ee60, 19;
L_0x55555667dec0 .functor BUFZ 32, v0x55555666ee60_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556667530_0 .net "reg_file_tmp", 31 0, L_0x55555667dec0;  1 drivers
S_0x555556667610 .scope generate, "genblk1[20]" "genblk1[20]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556667810 .param/l "idx" 1 3 80, +C4<010100>;
v0x55555666ee60_20 .array/port v0x55555666ee60, 20;
L_0x55555667df90 .functor BUFZ 32, v0x55555666ee60_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566678f0_0 .net "reg_file_tmp", 31 0, L_0x55555667df90;  1 drivers
S_0x5555566679d0 .scope generate, "genblk1[21]" "genblk1[21]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556667bd0 .param/l "idx" 1 3 80, +C4<010101>;
v0x55555666ee60_21 .array/port v0x55555666ee60, 21;
L_0x55555667e060 .functor BUFZ 32, v0x55555666ee60_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556667cb0_0 .net "reg_file_tmp", 31 0, L_0x55555667e060;  1 drivers
S_0x555556667d90 .scope generate, "genblk1[22]" "genblk1[22]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556667f90 .param/l "idx" 1 3 80, +C4<010110>;
v0x55555666ee60_22 .array/port v0x55555666ee60, 22;
L_0x55555667e130 .functor BUFZ 32, v0x55555666ee60_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556668070_0 .net "reg_file_tmp", 31 0, L_0x55555667e130;  1 drivers
S_0x555556668150 .scope generate, "genblk1[23]" "genblk1[23]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556668350 .param/l "idx" 1 3 80, +C4<010111>;
v0x55555666ee60_23 .array/port v0x55555666ee60, 23;
L_0x55555667e200 .functor BUFZ 32, v0x55555666ee60_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556668430_0 .net "reg_file_tmp", 31 0, L_0x55555667e200;  1 drivers
S_0x555556668510 .scope generate, "genblk1[24]" "genblk1[24]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556668710 .param/l "idx" 1 3 80, +C4<011000>;
v0x55555666ee60_24 .array/port v0x55555666ee60, 24;
L_0x55555667e2d0 .functor BUFZ 32, v0x55555666ee60_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566687f0_0 .net "reg_file_tmp", 31 0, L_0x55555667e2d0;  1 drivers
S_0x5555566688d0 .scope generate, "genblk1[25]" "genblk1[25]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556668ad0 .param/l "idx" 1 3 80, +C4<011001>;
v0x55555666ee60_25 .array/port v0x55555666ee60, 25;
L_0x55555667e3a0 .functor BUFZ 32, v0x55555666ee60_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556668bb0_0 .net "reg_file_tmp", 31 0, L_0x55555667e3a0;  1 drivers
S_0x555556668c90 .scope generate, "genblk1[26]" "genblk1[26]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556668e90 .param/l "idx" 1 3 80, +C4<011010>;
v0x55555666ee60_26 .array/port v0x55555666ee60, 26;
L_0x55555667e470 .functor BUFZ 32, v0x55555666ee60_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556668f70_0 .net "reg_file_tmp", 31 0, L_0x55555667e470;  1 drivers
S_0x555556669050 .scope generate, "genblk1[27]" "genblk1[27]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556669250 .param/l "idx" 1 3 80, +C4<011011>;
v0x55555666ee60_27 .array/port v0x55555666ee60, 27;
L_0x55555667e540 .functor BUFZ 32, v0x55555666ee60_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556669330_0 .net "reg_file_tmp", 31 0, L_0x55555667e540;  1 drivers
S_0x555556669410 .scope generate, "genblk1[28]" "genblk1[28]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556669610 .param/l "idx" 1 3 80, +C4<011100>;
v0x55555666ee60_28 .array/port v0x55555666ee60, 28;
L_0x55555667e610 .functor BUFZ 32, v0x55555666ee60_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566696f0_0 .net "reg_file_tmp", 31 0, L_0x55555667e610;  1 drivers
S_0x5555566697d0 .scope generate, "genblk1[29]" "genblk1[29]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x5555566699d0 .param/l "idx" 1 3 80, +C4<011101>;
v0x55555666ee60_29 .array/port v0x55555666ee60, 29;
L_0x55555667e6e0 .functor BUFZ 32, v0x55555666ee60_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556669ab0_0 .net "reg_file_tmp", 31 0, L_0x55555667e6e0;  1 drivers
S_0x555556669b90 .scope generate, "genblk1[30]" "genblk1[30]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x555556669d90 .param/l "idx" 1 3 80, +C4<011110>;
v0x55555666ee60_30 .array/port v0x55555666ee60, 30;
L_0x55555667e7b0 .functor BUFZ 32, v0x55555666ee60_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556669e70_0 .net "reg_file_tmp", 31 0, L_0x55555667e7b0;  1 drivers
S_0x555556669f50 .scope generate, "genblk1[31]" "genblk1[31]" 3 80, 3 80 0, S_0x55555663aec0;
 .timescale 0 0;
P_0x55555666a150 .param/l "idx" 1 3 80, +C4<011111>;
v0x55555666ee60_31 .array/port v0x55555666ee60, 31;
L_0x55555667e880 .functor BUFZ 32, v0x55555666ee60_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555666a230_0 .net "reg_file_tmp", 31 0, L_0x55555667e880;  1 drivers
S_0x55555666a310 .scope module, "u_alu" "alu" 3 62, 4 1 0, S_0x55555663aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /OUTPUT 32 "o_y";
    .port_info 3 /INPUT 3 "i_op";
    .port_info 4 /INPUT 1 "i_sub";
    .port_info 5 /INPUT 1 "i_arith_shift";
    .port_info 6 /INPUT 3 "i_branch_op";
    .port_info 7 /OUTPUT 1 "o_will_branch";
v0x55555666a5b0_0 .net "i_a", 31 0, L_0x555556691970;  alias, 1 drivers
v0x55555666a6b0_0 .net "i_arith_shift", 0 0, L_0x555556692140;  alias, 1 drivers
v0x55555666a770_0 .net "i_b", 31 0, L_0x555556691b70;  alias, 1 drivers
v0x55555666a830_0 .net "i_branch_op", 2 0, L_0x555556692310;  alias, 1 drivers
v0x55555666a910_0 .net "i_op", 2 0, L_0x555556692200;  alias, 1 drivers
v0x55555666aa40_0 .net "i_sub", 0 0, L_0x555556692030;  alias, 1 drivers
v0x55555666ab00_0 .var "o_will_branch", 0 0;
v0x55555666abc0_0 .var "o_y", 31 0;
E_0x55555659ddc0 .event anyedge, v0x55555666a830_0, v0x55555666a5b0_0, v0x55555666a770_0;
E_0x555556655810/0 .event anyedge, v0x55555666a910_0, v0x55555666aa40_0, v0x55555666a5b0_0, v0x55555666a770_0;
E_0x555556655810/1 .event anyedge, v0x55555666a6b0_0;
E_0x555556655810 .event/or E_0x555556655810/0, E_0x555556655810/1;
S_0x55555666f840 .scope module, "u_mem" "mem" 2 16, 5 1 0, S_0x555556642310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wb_stb";
    .port_info 3 /INPUT 32 "i_wb_data";
    .port_info 4 /INPUT 32 "i_wb_addr";
    .port_info 5 /INPUT 1 "i_wb_we";
    .port_info 6 /INPUT 3 "i_wb_sel";
    .port_info 7 /OUTPUT 32 "o_wb_data";
    .port_info 8 /OUTPUT 1 "o_wb_ack";
    .port_info 9 /OUTPUT 1 "o_wb_stall";
P_0x55555666f9f0 .param/l "S_IDLE" 0 5 26, +C4<00000000000000000000000000000001>;
P_0x55555666fa30 .param/l "S_READ" 0 5 27, +C4<00000000000000000000000000000010>;
P_0x55555666fa70 .param/l "S_WRITE" 0 5 28, +C4<00000000000000000000000000000011>;
v0x555556677560_0 .net *"_ivl_2", 29 0, L_0x55555667cd20;  1 drivers
L_0x7fb10f666018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556677660_0 .net *"_ivl_4", 1 0, L_0x7fb10f666018;  1 drivers
v0x555556677740_0 .net "i_clk", 0 0, v0x55555667aad0_0;  alias, 1 drivers
v0x555556677810_0 .net "i_reset", 0 0, v0x55555667b4d0_0;  alias, 1 drivers
v0x5555566778e0_0 .net "i_wb_addr", 31 0, v0x55555666e1f0_0;  alias, 1 drivers
v0x5555566779d0_0 .net "i_wb_data", 31 0, v0x55555666e2d0_0;  alias, 1 drivers
v0x555556677aa0_0 .net "i_wb_sel", 2 0, v0x55555666e3b0_0;  alias, 1 drivers
v0x555556677b70_0 .net "i_wb_stb", 0 0, v0x55555666e960_0;  alias, 1 drivers
v0x555556677c40_0 .net "i_wb_we", 0 0, v0x55555666ea20_0;  alias, 1 drivers
v0x555556677d10 .array "mem_array", 255 0, 31 0;
v0x55555667a540_0 .var "o_wb_ack", 0 0;
v0x55555667a610_0 .var "o_wb_data", 31 0;
v0x55555667a6e0_0 .var "o_wb_stall", 0 0;
v0x55555667a7b0_0 .var/i "r_state", 31 0;
v0x55555667a850_0 .net "word_addr", 31 0, L_0x55555667ce20;  1 drivers
L_0x55555667cd20 .part v0x55555666e1f0_0, 2, 30;
L_0x55555667ce20 .concat [ 30 2 0 0], L_0x55555667cd20, L_0x7fb10f666018;
S_0x55555666fc40 .scope generate, "test_mem[0]" "test_mem[0]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x55555666fe40 .param/l "idx" 1 5 18, +C4<00>;
v0x555556677d10_0 .array/port v0x555556677d10, 0;
L_0x55555661f810 .functor BUFZ 32, v0x555556677d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555666ff20_0 .net "tmp_mem_array", 31 0, L_0x55555661f810;  1 drivers
S_0x555556670000 .scope generate, "test_mem[1]" "test_mem[1]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556670220 .param/l "idx" 1 5 18, +C4<01>;
v0x555556677d10_1 .array/port v0x555556677d10, 1;
L_0x555556621f10 .functor BUFZ 32, v0x555556677d10_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566702e0_0 .net "tmp_mem_array", 31 0, L_0x555556621f10;  1 drivers
S_0x5555566703c0 .scope generate, "test_mem[2]" "test_mem[2]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566705f0 .param/l "idx" 1 5 18, +C4<010>;
v0x555556677d10_2 .array/port v0x555556677d10, 2;
L_0x55555667b5e0 .functor BUFZ 32, v0x555556677d10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566706b0_0 .net "tmp_mem_array", 31 0, L_0x55555667b5e0;  1 drivers
S_0x555556670790 .scope generate, "test_mem[3]" "test_mem[3]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556670990 .param/l "idx" 1 5 18, +C4<011>;
v0x555556677d10_3 .array/port v0x555556677d10, 3;
L_0x55555667b650 .functor BUFZ 32, v0x555556677d10_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556670a70_0 .net "tmp_mem_array", 31 0, L_0x55555667b650;  1 drivers
S_0x555556670b50 .scope generate, "test_mem[4]" "test_mem[4]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556670da0 .param/l "idx" 1 5 18, +C4<0100>;
v0x555556677d10_4 .array/port v0x555556677d10, 4;
L_0x55555667b6c0 .functor BUFZ 32, v0x555556677d10_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556670e80_0 .net "tmp_mem_array", 31 0, L_0x55555667b6c0;  1 drivers
S_0x555556670f60 .scope generate, "test_mem[5]" "test_mem[5]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556671160 .param/l "idx" 1 5 18, +C4<0101>;
v0x555556677d10_5 .array/port v0x555556677d10, 5;
L_0x55555667b730 .functor BUFZ 32, v0x555556677d10_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556671240_0 .net "tmp_mem_array", 31 0, L_0x55555667b730;  1 drivers
S_0x555556671320 .scope generate, "test_mem[6]" "test_mem[6]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556671520 .param/l "idx" 1 5 18, +C4<0110>;
v0x555556677d10_6 .array/port v0x555556677d10, 6;
L_0x55555667b800 .functor BUFZ 32, v0x555556677d10_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556671600_0 .net "tmp_mem_array", 31 0, L_0x55555667b800;  1 drivers
S_0x5555566716e0 .scope generate, "test_mem[7]" "test_mem[7]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566718e0 .param/l "idx" 1 5 18, +C4<0111>;
v0x555556677d10_7 .array/port v0x555556677d10, 7;
L_0x55555667b8d0 .functor BUFZ 32, v0x555556677d10_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566719c0_0 .net "tmp_mem_array", 31 0, L_0x55555667b8d0;  1 drivers
S_0x555556671aa0 .scope generate, "test_mem[8]" "test_mem[8]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556670d50 .param/l "idx" 1 5 18, +C4<01000>;
v0x555556677d10_8 .array/port v0x555556677d10, 8;
L_0x55555667b9a0 .functor BUFZ 32, v0x555556677d10_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556671d30_0 .net "tmp_mem_array", 31 0, L_0x55555667b9a0;  1 drivers
S_0x555556671e10 .scope generate, "test_mem[9]" "test_mem[9]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556672010 .param/l "idx" 1 5 18, +C4<01001>;
v0x555556677d10_9 .array/port v0x555556677d10, 9;
L_0x55555667ba70 .functor BUFZ 32, v0x555556677d10_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566720f0_0 .net "tmp_mem_array", 31 0, L_0x55555667ba70;  1 drivers
S_0x5555566721d0 .scope generate, "test_mem[10]" "test_mem[10]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566723d0 .param/l "idx" 1 5 18, +C4<01010>;
v0x555556677d10_10 .array/port v0x555556677d10, 10;
L_0x55555667bb40 .functor BUFZ 32, v0x555556677d10_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566724b0_0 .net "tmp_mem_array", 31 0, L_0x55555667bb40;  1 drivers
S_0x555556672590 .scope generate, "test_mem[11]" "test_mem[11]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556672790 .param/l "idx" 1 5 18, +C4<01011>;
v0x555556677d10_11 .array/port v0x555556677d10, 11;
L_0x55555667bc10 .functor BUFZ 32, v0x555556677d10_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556672870_0 .net "tmp_mem_array", 31 0, L_0x55555667bc10;  1 drivers
S_0x555556672950 .scope generate, "test_mem[12]" "test_mem[12]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556672b50 .param/l "idx" 1 5 18, +C4<01100>;
v0x555556677d10_12 .array/port v0x555556677d10, 12;
L_0x55555667bce0 .functor BUFZ 32, v0x555556677d10_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556672c30_0 .net "tmp_mem_array", 31 0, L_0x55555667bce0;  1 drivers
S_0x555556672d10 .scope generate, "test_mem[13]" "test_mem[13]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556672f10 .param/l "idx" 1 5 18, +C4<01101>;
v0x555556677d10_13 .array/port v0x555556677d10, 13;
L_0x55555667bdb0 .functor BUFZ 32, v0x555556677d10_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556672ff0_0 .net "tmp_mem_array", 31 0, L_0x55555667bdb0;  1 drivers
S_0x5555566730d0 .scope generate, "test_mem[14]" "test_mem[14]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566732d0 .param/l "idx" 1 5 18, +C4<01110>;
v0x555556677d10_14 .array/port v0x555556677d10, 14;
L_0x55555667be80 .functor BUFZ 32, v0x555556677d10_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566733b0_0 .net "tmp_mem_array", 31 0, L_0x55555667be80;  1 drivers
S_0x555556673490 .scope generate, "test_mem[15]" "test_mem[15]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556673690 .param/l "idx" 1 5 18, +C4<01111>;
v0x555556677d10_15 .array/port v0x555556677d10, 15;
L_0x55555667bf50 .functor BUFZ 32, v0x555556677d10_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556673770_0 .net "tmp_mem_array", 31 0, L_0x55555667bf50;  1 drivers
S_0x555556673850 .scope generate, "test_mem[16]" "test_mem[16]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556673b60 .param/l "idx" 1 5 18, +C4<010000>;
v0x555556677d10_16 .array/port v0x555556677d10, 16;
L_0x55555667c020 .functor BUFZ 32, v0x555556677d10_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556673c40_0 .net "tmp_mem_array", 31 0, L_0x55555667c020;  1 drivers
S_0x555556673d20 .scope generate, "test_mem[17]" "test_mem[17]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556673f20 .param/l "idx" 1 5 18, +C4<010001>;
v0x555556677d10_17 .array/port v0x555556677d10, 17;
L_0x55555667c0f0 .functor BUFZ 32, v0x555556677d10_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556674000_0 .net "tmp_mem_array", 31 0, L_0x55555667c0f0;  1 drivers
S_0x5555566740e0 .scope generate, "test_mem[18]" "test_mem[18]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566742e0 .param/l "idx" 1 5 18, +C4<010010>;
v0x555556677d10_18 .array/port v0x555556677d10, 18;
L_0x55555667c1c0 .functor BUFZ 32, v0x555556677d10_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566743c0_0 .net "tmp_mem_array", 31 0, L_0x55555667c1c0;  1 drivers
S_0x5555566744a0 .scope generate, "test_mem[19]" "test_mem[19]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566746a0 .param/l "idx" 1 5 18, +C4<010011>;
v0x555556677d10_19 .array/port v0x555556677d10, 19;
L_0x55555667c290 .functor BUFZ 32, v0x555556677d10_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556674780_0 .net "tmp_mem_array", 31 0, L_0x55555667c290;  1 drivers
S_0x555556674860 .scope generate, "test_mem[20]" "test_mem[20]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556674a60 .param/l "idx" 1 5 18, +C4<010100>;
v0x555556677d10_20 .array/port v0x555556677d10, 20;
L_0x55555667c360 .functor BUFZ 32, v0x555556677d10_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556674b40_0 .net "tmp_mem_array", 31 0, L_0x55555667c360;  1 drivers
S_0x555556674c20 .scope generate, "test_mem[21]" "test_mem[21]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556674e20 .param/l "idx" 1 5 18, +C4<010101>;
v0x555556677d10_21 .array/port v0x555556677d10, 21;
L_0x55555667c430 .functor BUFZ 32, v0x555556677d10_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556674f00_0 .net "tmp_mem_array", 31 0, L_0x55555667c430;  1 drivers
S_0x555556674fe0 .scope generate, "test_mem[22]" "test_mem[22]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566751e0 .param/l "idx" 1 5 18, +C4<010110>;
v0x555556677d10_22 .array/port v0x555556677d10, 22;
L_0x55555667c500 .functor BUFZ 32, v0x555556677d10_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566752c0_0 .net "tmp_mem_array", 31 0, L_0x55555667c500;  1 drivers
S_0x5555566753a0 .scope generate, "test_mem[23]" "test_mem[23]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566755a0 .param/l "idx" 1 5 18, +C4<010111>;
v0x555556677d10_23 .array/port v0x555556677d10, 23;
L_0x55555667c5d0 .functor BUFZ 32, v0x555556677d10_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556675680_0 .net "tmp_mem_array", 31 0, L_0x55555667c5d0;  1 drivers
S_0x555556675760 .scope generate, "test_mem[24]" "test_mem[24]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556675960 .param/l "idx" 1 5 18, +C4<011000>;
v0x555556677d10_24 .array/port v0x555556677d10, 24;
L_0x55555667c6a0 .functor BUFZ 32, v0x555556677d10_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556675a40_0 .net "tmp_mem_array", 31 0, L_0x55555667c6a0;  1 drivers
S_0x555556675b20 .scope generate, "test_mem[25]" "test_mem[25]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556675d20 .param/l "idx" 1 5 18, +C4<011001>;
v0x555556677d10_25 .array/port v0x555556677d10, 25;
L_0x55555667c770 .functor BUFZ 32, v0x555556677d10_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556675e00_0 .net "tmp_mem_array", 31 0, L_0x55555667c770;  1 drivers
S_0x555556675ee0 .scope generate, "test_mem[26]" "test_mem[26]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566760e0 .param/l "idx" 1 5 18, +C4<011010>;
v0x555556677d10_26 .array/port v0x555556677d10, 26;
L_0x55555667c840 .functor BUFZ 32, v0x555556677d10_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566761c0_0 .net "tmp_mem_array", 31 0, L_0x55555667c840;  1 drivers
S_0x5555566762a0 .scope generate, "test_mem[27]" "test_mem[27]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566764a0 .param/l "idx" 1 5 18, +C4<011011>;
v0x555556677d10_27 .array/port v0x555556677d10, 27;
L_0x55555667c910 .functor BUFZ 32, v0x555556677d10_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556676580_0 .net "tmp_mem_array", 31 0, L_0x55555667c910;  1 drivers
S_0x555556676660 .scope generate, "test_mem[28]" "test_mem[28]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556676860 .param/l "idx" 1 5 18, +C4<011100>;
v0x555556677d10_28 .array/port v0x555556677d10, 28;
L_0x55555667c9e0 .functor BUFZ 32, v0x555556677d10_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556676940_0 .net "tmp_mem_array", 31 0, L_0x55555667c9e0;  1 drivers
S_0x555556676a20 .scope generate, "test_mem[29]" "test_mem[29]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556676c20 .param/l "idx" 1 5 18, +C4<011101>;
v0x555556677d10_29 .array/port v0x555556677d10, 29;
L_0x55555667cab0 .functor BUFZ 32, v0x555556677d10_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556676d00_0 .net "tmp_mem_array", 31 0, L_0x55555667cab0;  1 drivers
S_0x555556676de0 .scope generate, "test_mem[30]" "test_mem[30]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x555556676fe0 .param/l "idx" 1 5 18, +C4<011110>;
v0x555556677d10_30 .array/port v0x555556677d10, 30;
L_0x55555667cb80 .functor BUFZ 32, v0x555556677d10_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555566770c0_0 .net "tmp_mem_array", 31 0, L_0x55555667cb80;  1 drivers
S_0x5555566771a0 .scope generate, "test_mem[31]" "test_mem[31]" 5 18, 5 18 0, S_0x55555666f840;
 .timescale 0 0;
P_0x5555566773a0 .param/l "idx" 1 5 18, +C4<011111>;
v0x555556677d10_31 .array/port v0x555556677d10, 31;
L_0x55555667cc50 .functor BUFZ 32, v0x555556677d10_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555556677480_0 .net "tmp_mem_array", 31 0, L_0x55555667cc50;  1 drivers
    .scope S_0x55555666f840;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55555667a7b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55555666f840;
T_1 ;
    %vpi_call 5 24 "$readmemh", "example_program.txt", v0x555556677d10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55555666f840;
T_2 ;
    %wait E_0x5555565ed130;
    %load/vec4 v0x555556677810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55555667a7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555667a540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555667a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555667a6e0_0, 0;
T_2.0 ;
    %load/vec4 v0x55555667a7b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555667a540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555667a6e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x55555667a610_0, 0;
    %load/vec4 v0x555556677b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0x55555667a6e0_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x555556677c40_0;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555667a6e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x55555667a7b0_0, 0;
    %vpi_call 5 51 "$display", "mem wil begin write" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x555556677b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v0x55555667a6e0_0;
    %nor/r;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x555556677c40_0;
    %nor/r;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555667a6e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x55555667a7b0_0, 0;
    %vpi_call 5 55 "$display", "mem will begin read" {0 0 0};
T_2.8 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55555667a7b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x5555566779d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55555667a850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556677d10, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x5555566779d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x55555667a850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556677d10, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x5555566779d0_0;
    %ix/getv 3, v0x55555667a850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556677d10, 0, 4;
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 5 65 "$display", "ERROR IN MEM, INVALID SEL" {0 0 0};
T_2.19 ;
T_2.17 ;
T_2.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x55555667a610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555667a540_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55555667a7b0_0, 0;
    %vpi_call 5 71 "$display", "finished mem wrote %h to addr %h ", v0x5555566779d0_0, v0x5555566778e0_0 {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x55555667a7b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %ix/getv 4, v0x55555667a850_0;
    %load/vec4a v0x555556677d10, 4;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %assign/vec4 v0x55555667a610_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %ix/getv 4, v0x55555667a850_0;
    %load/vec4a v0x555556677d10, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %assign/vec4 v0x55555667a610_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %ix/getv 4, v0x55555667a850_0;
    %load/vec4a v0x555556677d10, 4;
    %assign/vec4 v0x55555667a610_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x55555667a850_0;
    %load/vec4a v0x555556677d10, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555667a610_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x555556677aa0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x55555667a850_0;
    %load/vec4a v0x555556677d10, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555667a610_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %vpi_call 5 84 "$display", "ERROR IN MEM, INVALID SEL" {0 0 0};
T_2.31 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
    %vpi_call 5 86 "$display", "finished mem outputted %h from addr %h", &A<v0x555556677d10, v0x55555667a850_0 >, v0x5555566778e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555667a540_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55555667a7b0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %vpi_call 5 91 "$display", "ERROR INVALID STATE IN MEMORY" {0 0 0};
T_2.21 ;
T_2.13 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555666a310;
T_3 ;
    %wait E_0x555556655810;
    %load/vec4 v0x55555666a910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x55555666aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %sub;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %add;
    %store/vec4 v0x55555666abc0_0, 0, 32;
T_3.11 ;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %xor;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x55555666a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55555666abc0_0, 0, 32;
T_3.13 ;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %or;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %and;
    %store/vec4 v0x55555666abc0_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55555666a310;
T_4 ;
    %wait E_0x55555659ddc0;
    %load/vec4 v0x55555666a830_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55555666ab00_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55555666a830_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %store/vec4 v0x55555666ab00_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55555666a830_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x55555666ab00_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55555666a830_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x55555666a770_0;
    %load/vec4 v0x55555666a5b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55555666ab00_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55555666a830_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x55555666a5b0_0;
    %load/vec4 v0x55555666a770_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x55555666ab00_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x55555666a830_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x55555666a770_0;
    %load/vec4 v0x55555666a5b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55555666ab00_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555666ab00_0, 0, 1;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55555663aec0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555666eca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555666ebc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555666db70_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x55555663aec0;
T_6 ;
    %vpi_call 3 75 "$readmemh", "reg_file.txt", v0x55555666ee60 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55555663aec0;
T_7 ;
    %wait E_0x5555565ed130;
    %load/vec4 v0x55555666d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 3 90 "$display", "Resetting CPU \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666ebc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666db70_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555666e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666e2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e130_0, 0;
    %load/vec4 v0x55555666dab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x55555666e490_0;
    %nor/r;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555666e490_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x55555666d9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %vpi_call 3 109 "$display", "cpu requeseted read from mem" {0 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %load/vec4 v0x55555666d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %vpi_call 3 118 "$display", "cpu fetched instr %h from addr %h", v0x55555666d910_0, v0x55555666e1f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %load/vec4 v0x55555666d910_0;
    %assign/vec4 v0x55555666db70_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.13 ;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %vpi_call 3 126 "$display", "current pc is %h", v0x55555666ebc0_0 {0 0 0};
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x55555666d9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %vpi_call 3 130 "$display", "cpu requested read instr" {0 0 0};
    %ix/getv 4, v0x55555666f320_0;
    %load/vec4a v0x55555666ee60, 4;
    %load/vec4 v0x55555666e050_0;
    %add;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %load/vec4 v0x55555666dc50_0;
    %assign/vec4 v0x55555666e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.19 ;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x55555666d9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %vpi_call 3 140 "$display", "cpu requested write instr" {0 0 0};
    %ix/getv 4, v0x55555666f320_0;
    %load/vec4a v0x55555666ee60, 4;
    %load/vec4 v0x55555666f4e0_0;
    %add;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %ix/getv 4, v0x55555666f400_0;
    %load/vec4a v0x55555666ee60, 4;
    %assign/vec4 v0x55555666e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %load/vec4 v0x55555666dc50_0;
    %assign/vec4 v0x55555666e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.23 ;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 111, 0, 32;
    %jmp/0xz  T_7.25, 4;
    %vpi_call 3 150 "$display", "cpu executing jal instr" {0 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %addi 4, 0, 32;
    %ix/getv 3, v0x55555666ed80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555666ee60, 0, 4;
    %load/vec4 v0x55555666ebc0_0;
    %load/vec4 v0x55555666df70_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x55555666ebc0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 103, 0, 32;
    %jmp/0xz  T_7.27, 4;
    %vpi_call 3 156 "$display", "cpu executing jalr instr" {0 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %addi 4, 0, 32;
    %vpi_call 3 157 "$display", "next instr addr is %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %ix/getv 4, v0x55555666f320_0;
    %load/vec4a v0x55555666ee60, 4;
    %add;
    %load/vec4 v0x55555666e050_0;
    %add;
    %vpi_call 3 158 "$display", "calculated pc is %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %addi 4, 0, 32;
    %ix/getv 3, v0x55555666ed80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555666ee60, 0, 4;
    %load/vec4 v0x55555666ebc0_0;
    %ix/getv 4, v0x55555666f320_0;
    %load/vec4a v0x55555666ee60, 4;
    %add;
    %load/vec4 v0x55555666e050_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x55555666ebc0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %vpi_call 3 164 "$display", "cpu executing branch instr" {0 0 0};
    %load/vec4 v0x55555666d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %load/vec4 v0x55555666ebc0_0;
    %load/vec4 v0x55555666d570_0;
    %add;
    %vpi_call 3 166 "$display", "cpu branch taken to addr %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %load/vec4 v0x55555666d570_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x55555666ebc0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %vpi_call 3 170 "$display", "cpu branch not taken" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.32 ;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x55555666ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %load/vec4 v0x55555666dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %vpi_call 3 174 "$display", "cpu executing alu imm instr" {0 0 0};
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x55555666deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %vpi_call 3 175 "$display", "cpu executing alu reg instr" {0 0 0};
    %jmp T_7.38;
T_7.37 ;
    %vpi_call 3 176 "$display", "ERROR" {0 0 0};
T_7.38 ;
T_7.36 ;
    %vpi_call 3 178 "$display", "cpu alu i_a is %h", v0x55555666cf80_0 {0 0 0};
    %vpi_call 3 179 "$display", "cpu alu i_b is %h", v0x55555666d0e0_0 {0 0 0};
    %vpi_call 3 180 "$display", "alu op is %b", v0x55555666d220_0 {0 0 0};
    %vpi_call 3 181 "$display", "alu sub/arith shift is %b", v0x55555666d4d0_0 {0 0 0};
    %vpi_call 3 182 "$display", "cpu alu output is %h", v0x55555666d400_0 {0 0 0};
    %vpi_call 3 183 "$display", "cpu stored result to rd x", v0x55555666ed80_0 {0 0 0};
    %load/vec4 v0x55555666d400_0;
    %ix/getv 3, v0x55555666ed80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555666ee60, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 55, 0, 32;
    %jmp/0xz  T_7.39, 4;
    %vpi_call 3 187 "$display", "cpu executing lui instr" {0 0 0};
    %vpi_call 3 188 "$display", "stored %h to rd x", v0x55555666f5c0_0, v0x55555666ed80_0 {0 0 0};
    %load/vec4 v0x55555666f5c0_0;
    %ix/getv 3, v0x55555666ed80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555666ee60, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0x55555666db70_0;
    %parti/s 7, 0, 2;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_7.41, 4;
    %vpi_call 3 192 "$display", "cpu executing auipc instr" {0 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %load/vec4 v0x55555666f5c0_0;
    %add;
    %vpi_call 3 193 "$display", "cpu new pc is %h", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %load/vec4 v0x55555666f5c0_0;
    %add;
    %subi 4, 0, 32;
    %assign/vec4 v0x55555666ebc0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %vpi_call 3 197 "$display", "ERROR UNKNOWN INSTR %b at addr %h", v0x55555666db70_0, v0x55555666ebc0_0 {0 0 0};
T_7.42 ;
T_7.40 ;
T_7.34 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.22 ;
T_7.18 ;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %load/vec4 v0x55555666d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.45, 8;
    %vpi_call 3 203 "$display", "cpu finished mem read instr" {0 0 0};
    %vpi_call 3 204 "$display", "read %h from addr %h to rd x", v0x55555666d910_0, v0x55555666e1f0_0, v0x55555666ed80_0 {0 0 0};
    %load/vec4 v0x55555666d910_0;
    %ix/getv 3, v0x55555666ed80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555666ee60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555666e3b0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.45 ;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.47, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e960_0, 0;
    %load/vec4 v0x55555666d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.49, 8;
    %vpi_call 3 215 "$display", "cpu finished mem write instr" {0 0 0};
    %vpi_call 3 216 "$display", "written %h to addr %h", v0x55555666e2d0_0, v0x55555666e1f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666e1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666ea20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555666e3b0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.49 ;
    %jmp T_7.48;
T_7.47 ;
    %load/vec4 v0x55555666eca0_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.51, 4;
    %vpi_call 3 225 "$display", "finished instr" {0 0 0};
    %vpi_call 3 226 "$display", "\012" {0 0 0};
    %load/vec4 v0x55555666ebc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55555666ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555666e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555666e490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555666eca0_0, 0;
T_7.51 ;
T_7.48 ;
T_7.44 ;
T_7.16 ;
T_7.12 ;
T_7.8 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555556642310;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555667aad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555667b4d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x555556642310;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x55555667aad0_0;
    %inv;
    %store/vec4 v0x55555667aad0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555556642310;
T_10 ;
    %vpi_call 2 54 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556642310 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x555556642310;
T_11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555667b4d0_0, 0;
    %delay 1000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "rtl/top_tb.v";
    "rtl/cpu.v";
    "rtl/alu.v";
    "rtl/mem.v";
