Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Aug  5 10:55:47 2024
| Host         : huiyi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IS_PTC_top_control_sets_placed.rpt
| Design       : IS_PTC_top
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   265 |
|    Minimum number of control sets                        |   265 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   758 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   265 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    24 |
| >= 16              |    84 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             966 |          299 |
| No           | No                    | Yes                    |             143 |           47 |
| No           | Yes                   | No                     |             408 |          163 |
| Yes          | No                    | No                     |            1426 |          413 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |            1049 |          305 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                        | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                       | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                       | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[1][0]                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[9][0]                                          | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                         | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0]                        | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                           | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                        | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                      |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                        | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                  |                3 |              4 |         1.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                           | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                  |                3 |              4 |         1.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                      |                3 |              4 |         1.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0]                        | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]                        | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                   | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                        | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                  | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_rready[0][0]                                                                | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.accept_cnt_reg[1][0]                                            | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                    | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                               | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                   | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                      | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                     | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                     | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                     | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                   | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                           | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | design_1_wrapper/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                         | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                   | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                        |                6 |              7 |         1.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                    | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/NO_FIX_WT.fix_wait_count[7]_i_1_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                              |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                  | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                        | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                              | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                           | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |              8 |         2.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                        | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/clear                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                      | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                 |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                        |                5 |             10 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                                                                                        |                6 |             10 |         1.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                             | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                     | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             12 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                       | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             12 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                           | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                  |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                           | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                   | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                9 |             14 |         1.56 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                              | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             14 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                             | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             15 |         1.88 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               11 |             16 |         1.45 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |                7 |             16 |         2.29 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_awready_i_1_n_0                                                                                                                                      |                7 |             17 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                 |                6 |             18 |         3.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                    |                                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                            |                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                            |                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_address[21]_i_1_n_0                                                                                                                                                     | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_awready_i_1_n_0                                                                                                                                      |                7 |             22 |         3.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                            |                                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                            |                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |                8 |             28 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                              |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                              |                                                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[31]_i_2_n_0                                                                                                                                                   | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[31]_i_1_n_0                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/r_test2[31]_i_3_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata[31]_i_2_n_0                                                                                                                                                     | design_1_wrapper/design_1_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_rdata[31]_i_1_n_0                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/bbstub_avm_read[0]                                                                                                                                                                                                                      | design_1_wrapper/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               11 |             40 |         3.64 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             41 |         2.16 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                   | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               10 |             42 |         4.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                   | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               10 |             42 |         4.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |               12 |             42 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                              |                                                                                                                                                                                                                                         |               10 |             42 |         4.20 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                              |                                                                                                                                                                                                                                         |                9 |             42 |         4.67 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                                                                                         |               12 |             42 |         3.50 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                    |                                                                                                                                                                                                                                         |               15 |             46 |         3.07 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |               10 |             46 |         4.60 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             46 |         4.60 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                         |               15 |             46 |         3.07 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_1_wrapper/design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |               19 |             48 |         2.53 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  design_1_wrapper/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              275 |            911 |         3.31 |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


