Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 03:38:25 2024
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file /home/binhkieudo/Workspace/NewFramework/framework/generated-src/framework.fpga.vc707.VC707woDDRHarness.SmallRocketMTOptimizedMemVC707Config/obj/report/utilization.txt
| Design       : VC707woDDRHarness
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                           Instance                          |                                    Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| VC707woDDRHarness                                           |                                                                        (top) |      43249 |      40909 |    2320 |   20 | 24133 |     16 |     48 |         84 |
|   (VC707woDDRHarness)                                       |                                                                        (top) |          1 |          1 |       0 |    0 |   125 |      0 |      0 |          0 |
|   chiptop0                                                  |                                                                      ChipTop |      42769 |      40545 |    2204 |   20 | 23623 |     16 |     48 |         84 |
|     debug_reset_syncd_debug_reset_sync                      |                                      AsyncResetSynchronizerShiftReg_w1_d3_i0 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                          |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_371 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|     system                                                  |                                                                   DigitalTop |      42766 |      40542 |    2204 |   20 | 23617 |     16 |     48 |         84 |
|       (system)                                              |                                                                   DigitalTop |          9 |          9 |       0 |    0 |    13 |      0 |      0 |          0 |
|       clint                                                 |                                                                        CLINT |        190 |        190 |       0 |    0 |   324 |      0 |      0 |          0 |
|       dtm                                                   |                                                     DebugTransportModuleJTAG |        154 |        154 |       0 |    0 |   167 |      0 |      0 |          0 |
|         (dtm)                                               |                                                     DebugTransportModuleJTAG |         19 |         19 |       0 |    0 |    46 |      0 |      0 |          0 |
|         dmiAccessChain                                      |                                                         CaptureUpdateChain_1 |         12 |         12 |       0 |    0 |    41 |      0 |      0 |          0 |
|         dtmInfoChain                                        |                                                           CaptureUpdateChain |          9 |          9 |       0 |    0 |    32 |      0 |      0 |          0 |
|         tapIO_bypassChain                                   |                                                              JtagBypassChain |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         tapIO_controllerInternal                            |                                                            JtagTapController |        114 |        114 |       0 |    0 |    15 |      0 |      0 |          0 |
|           (tapIO_controllerInternal)                        |                                                            JtagTapController |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|           irChain                                           |                                                         CaptureUpdateChain_2 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|           stateMachine                                      |                                                             JtagStateMachine |        108 |        108 |       0 |    0 |     4 |      0 |      0 |          0 |
|         tapIO_idcodeChain                                   |                                                                 CaptureChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|       gpioClockDomainWrapper                                |                                                            ClockSinkDomain_3 |        139 |        123 |       0 |   16 |   304 |      0 |      0 |          0 |
|         gpio_0                                              |                                                                       TLGPIO |        139 |        123 |       0 |   16 |   304 |      0 |      0 |          0 |
|           (gpio_0)                                          |                                                                       TLGPIO |         27 |         27 |       0 |    0 |   224 |      0 |      0 |          0 |
|           ieReg                                             |                                                      AsyncResetRegVec_w16_i0 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|           inSyncReg_inSyncReg                               |                                                  SynchronizerShiftReg_w16_d3 |         32 |         16 |       0 |   16 |    16 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_355 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_1                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_356 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_10                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_357 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_11                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_358 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_12                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_359 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_13                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_360 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_14                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_361 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_15                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_362 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_2                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_363 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_3                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_364 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_4                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_365 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_5                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_366 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_6                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_367 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_7                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_368 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_8                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_369 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_9                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_370 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|           intsource                                         |                                                     IntSyncCrossingSource_30 |         48 |         48 |       0 |    0 |    16 |      0 |      0 |          0 |
|             reg_0                                           |                                                  AsyncResetRegVec_w16_i0_354 |         48 |         48 |       0 |    0 |    16 |      0 |      0 |          0 |
|           oeReg                                             |                                           AsyncResetRegVec_w16_i0__xdcDup__1 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|           pueReg                                            |                                                  AsyncResetRegVec_w16_i0_353 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|       intsource                                             |                                                     IntSyncCrossingSource_17 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w2_i0_352 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_1                                           |                                                      IntSyncCrossingSource_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_351 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_10                                          |                                                    IntSyncCrossingSource_1_4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_350 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_11                                          |                                                    IntSyncCrossingSource_1_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_349 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_2                                           |                                                    IntSyncCrossingSource_1_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_348 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_3                                           |                                                   IntSyncCrossingSource_17_7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w2_i0_347 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_4                                           |                                                    IntSyncCrossingSource_1_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_346 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_5                                           |                                                    IntSyncCrossingSource_1_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_345 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_6                                           |                                                  IntSyncCrossingSource_17_10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w2_i0_344 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_7                                           |                                                   IntSyncCrossingSource_1_11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_343 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_8                                           |                                                   IntSyncCrossingSource_1_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_342 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_9                                           |                                                  IntSyncCrossingSource_17_13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                       AsyncResetRegVec_w2_i0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       plicDomainWrapper                                     |                                                              ClockSinkDomain |       1301 |       1301 |       0 |    0 |   388 |      0 |      0 |          0 |
|         (plicDomainWrapper)                                 |                                                              ClockSinkDomain |         26 |         26 |       0 |    0 |     0 |      0 |      0 |          0 |
|         plic                                                |                                                                       TLPLIC |       1275 |       1275 |       0 |    0 |   388 |      0 |      0 |          0 |
|           (plic)                                            |                                                                       TLPLIC |        816 |        816 |       0 |    0 |   304 |      0 |      0 |          0 |
|           gateways_gateway                                  |                                                                 LevelGateway |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_1                                |                                                             LevelGateway_325 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_10                               |                                                             LevelGateway_326 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_11                               |                                                             LevelGateway_327 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_12                               |                                                             LevelGateway_328 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_13                               |                                                             LevelGateway_329 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_14                               |                                                             LevelGateway_330 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_15                               |                                                             LevelGateway_331 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_16                               |                                                             LevelGateway_332 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_17                               |                                                             LevelGateway_333 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_2                                |                                                             LevelGateway_334 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_3                                |                                                             LevelGateway_335 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_4                                |                                                             LevelGateway_336 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_5                                |                                                             LevelGateway_337 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_6                                |                                                             LevelGateway_338 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_7                                |                                                             LevelGateway_339 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_8                                |                                                             LevelGateway_340 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_9                                |                                                             LevelGateway_341 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           out_back                                          |                                                                     Queue_31 |        441 |        441 |       0 |    0 |    66 |      0 |      0 |          0 |
|             (out_back)                                      |                                                                     Queue_31 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_5 |        440 |        440 |       0 |    0 |    65 |      0 |      0 |          0 |
|       prci_ctrl_domain                                      |                                                            ClockSinkDomain_5 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|         clock_gater                                         |                                                               TileClockGater |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           regs_0                                            |                                                       AsyncResetRegVec_w1_i1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         resetSynchronizer                                   |                                                  ClockGroupResetSynchronizer |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|           x1_member_allClocks_uncore_reset_catcher          |                                                     ResetCatchAndSync_d3_322 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_sync_reset_chain                             |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_323 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_324 |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|       ram                                                   |                                                                        TLRAM |         68 |         68 |       0 |    0 |    77 |      0 |      8 |          0 |
|         (ram)                                               |                                                                        TLRAM |         14 |         14 |       0 |    0 |    77 |      0 |      0 |          0 |
|         mem                                                 |                                                                          mem |         54 |         54 |       0 |    0 |     0 |      0 |      8 |          0 |
|           mem_ext                                           |                                                                      mem_ext |         54 |         54 |       0 |    0 |     0 |      0 |      8 |          0 |
|             mem_0_0                                         |                                                                split_mem_ext |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_1                                         |                                                            split_mem_ext_315 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_2                                         |                                                            split_mem_ext_316 |          6 |          6 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_3                                         |                                                            split_mem_ext_317 |          6 |          6 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_4                                         |                                                            split_mem_ext_318 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_5                                         |                                                            split_mem_ext_319 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_6                                         |                                                            split_mem_ext_320 |          6 |          6 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_7                                         |                                                            split_mem_ext_321 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|       ram_1                                                 |                                                                      TLRAM_1 |         67 |         67 |       0 |    0 |    77 |     16 |      0 |          0 |
|         (ram_1)                                             |                                                                      TLRAM_1 |         19 |         19 |       0 |    0 |    77 |      0 |      0 |          0 |
|         mem                                                 |                                                                        mem_0 |         48 |         48 |       0 |    0 |     0 |     16 |      0 |          0 |
|           mem_0_ext                                         |                                                                    mem_0_ext |         48 |         48 |       0 |    0 |     0 |     16 |      0 |          0 |
|             mem_0_0                                         |                                                              split_mem_0_ext |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_1                                         |                                                          split_mem_0_ext_308 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_2                                         |                                                          split_mem_0_ext_309 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_3                                         |                                                          split_mem_0_ext_310 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_4                                         |                                                          split_mem_0_ext_311 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_5                                         |                                                          split_mem_0_ext_312 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_6                                         |                                                          split_mem_0_ext_313 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|             mem_0_7                                         |                                                          split_mem_0_ext_314 |          6 |          6 |       0 |    0 |     0 |      2 |      0 |          0 |
|       spiClockDomainWrapper                                 |                                                            ClockSinkDomain_4 |        219 |        207 |      12 |    0 |   185 |      0 |      0 |          0 |
|         spi_0                                               |                                                                        TLSPI |        219 |        207 |      12 |    0 |   185 |      0 |      0 |          0 |
|           (spi_0)                                           |                                                                        TLSPI |          3 |          3 |       0 |    0 |    85 |      0 |      0 |          0 |
|           fifo                                              |                                                                      SPIFIFO |         32 |         20 |      12 |    0 |    17 |      0 |      0 |          0 |
|             (fifo)                                          |                                                                      SPIFIFO |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             rxq                                             |                                                                 Queue_32_304 |         17 |         11 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (rxq)                                         |                                                                 Queue_32_304 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_307 |         10 |          4 |       6 |    0 |     0 |      0 |      0 |          0 |
|             txq                                             |                                                                 Queue_32_305 |         15 |          9 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (txq)                                         |                                                                 Queue_32_305 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_306 |          6 |          0 |       6 |    0 |     0 |      0 |      0 |          0 |
|           intsource                                         |                                                  IntSyncCrossingSource_1_302 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                   AsyncResetRegVec_w1_i0_303 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           mac                                               |                                                                     SPIMedia |        184 |        184 |       0 |    0 |    82 |      0 |      0 |          0 |
|             (mac)                                           |                                                                     SPIMedia |          1 |          1 |       0 |    0 |     7 |      0 |      0 |          0 |
|             phy                                             |                                                                  SPIPhysical |        183 |        183 |       0 |    0 |    75 |      0 |      0 |          0 |
|       subsystem_cbus                                        |                                                               PeripheryBus_1 |       3416 |       3216 |     200 |    0 |   878 |      0 |      0 |          0 |
|         atomics                                             |                                                           TLAtomicAutomata_1 |        398 |        398 |       0 |    0 |   208 |      0 |      0 |          0 |
|         buffer                                              |                                                                   TLBuffer_5 |        639 |        503 |     136 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_9_299 |        470 |        414 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_9_299 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_2_301 |        462 |        406 |      56 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_8 |        169 |         89 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_8 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_9_300 |        166 |         86 |      80 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootrom                                  |                                                     TLInterconnectCoupler_21 |         39 |         39 |       0 |    0 |    31 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_8 |         39 |         39 |       0 |    0 |    31 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_8 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_8 |         34 |         34 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_clint                                    |                                                     TLInterconnectCoupler_15 |        151 |        151 |       0 |    0 |    34 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_6 |        151 |        151 |       0 |    0 |    34 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_6 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_6 |        151 |        151 |       0 |    0 |    25 |      0 |      0 |          0 |
|         coupler_to_debug                                    |                                                     TLInterconnectCoupler_17 |        953 |        953 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_7 |        953 |        953 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_7 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_7 |        944 |        944 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_plic                                     |                                                     TLInterconnectCoupler_14 |         31 |         31 |       0 |    0 |    44 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_5 |         31 |         31 |       0 |    0 |    44 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_5 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_5 |         23 |         23 |       0 |    0 |    35 |      0 |      0 |          0 |
|         coupler_to_prci_ctrl                                |                                                     TLInterconnectCoupler_23 |        705 |        665 |      40 |    0 |   425 |      0 |      0 |          0 |
|           buffer                                            |                                                                   TLBuffer_8 |         51 |         11 |      40 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                  |                                                                  Queue_1_297 |         20 |          8 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                              |                                                                  Queue_1_297 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                            ram_combMem_1_298 |         18 |          6 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                     Queue_13 |         31 |          3 |      28 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                     Queue_13 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_6 |         29 |          1 |      28 |    0 |     0 |      0 |      0 |          0 |
|           fixer                                             |                                                                TLFIFOFixer_3 |        132 |        132 |       0 |    0 |   386 |      0 |      0 |          0 |
|           fragmenter                                        |                                                              TLFragmenter_10 |        522 |        522 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                              TLFragmenter_10 |         16 |         16 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                  Repeater_10 |        507 |        507 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_subsystem_cbusscratchpad00               |                                                     TLInterconnectCoupler_22 |         42 |         42 |       0 |    0 |    31 |      0 |      0 |          0 |
|           fragmenter                                        |                                                           TLFragmenter_2_295 |         42 |         42 |       0 |    0 |    31 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                           TLFragmenter_2_295 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_296 |         34 |         34 |       0 |    0 |    22 |      0 |      0 |          0 |
|         out_xbar                                            |                                                                     TLXbar_5 |        379 |        379 |       0 |    0 |    32 |      0 |      0 |          0 |
|         wrapped_error_device                                |                                                           ErrorDeviceWrapper |         88 |         64 |      24 |    0 |    37 |      0 |      0 |          0 |
|           buffer                                            |                                                                   TLBuffer_6 |         50 |         26 |      24 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                  |                                                                      Queue_9 |         34 |         22 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                              |                                                                      Queue_9 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_2 |         28 |         16 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                     Queue_11 |         16 |          4 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                     Queue_11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_4 |         13 |          1 |      12 |    0 |     0 |      0 |      0 |          0 |
|           error                                             |                                                                      TLError |         38 |         38 |       0 |    0 |    31 |      0 |      0 |          0 |
|             (error)                                         |                                                                      TLError |         10 |         10 |       0 |    0 |    18 |      0 |      0 |          0 |
|             a                                               |                                                                     Queue_10 |         28 |         28 |       0 |    0 |    13 |      0 |      0 |          0 |
|               (a)                                           |                                                                     Queue_10 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_3 |         26 |         26 |       0 |    0 |    12 |      0 |      0 |          0 |
|       subsystem_fbus_buffer                                 |                                                                   TLBuffer_3 |        157 |         23 |     134 |    0 |     6 |      0 |      0 |          0 |
|         bundleIn_0_d_q                                      |                                                                  Queue_5_291 |         61 |          7 |      54 |    0 |     3 |      0 |      0 |          0 |
|           (bundleIn_0_d_q)                                  |                                                                  Queue_5_291 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                            ram_combMem_1_294 |         55 |          1 |      54 |    0 |     0 |      0 |      0 |          0 |
|         x1_a_q                                              |                                                                  Queue_4_292 |         96 |         16 |      80 |    0 |     3 |      0 |      0 |          0 |
|           (x1_a_q)                                          |                                                                  Queue_4_292 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                            ram_combMem_9_293 |         94 |         14 |      80 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_coupler_from_port_named_serial_tl_ctrl |                                                     TLInterconnectCoupler_12 |        146 |         12 |     134 |    0 |     6 |      0 |      0 |          0 |
|         buffer                                              |                                                               TLBuffer_3_289 |        146 |         12 |     134 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                      Queue_5 |         63 |          9 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                      Queue_5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_290 |         59 |          5 |      54 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_4 |         83 |          3 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_4 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_9 |         81 |          1 |      80 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_in_async                               |                                                                   AsyncQueue |         85 |         85 |       0 |    0 |   328 |      0 |      0 |          0 |
|         sink                                                |                                                           AsyncQueueSink_276 |          9 |          9 |       0 |    0 |    52 |      0 |      0 |          0 |
|           (sink)                                            |                                                           AsyncQueueSink_276 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                          |                                                     ClockCrossingReg_w32_283 |          4 |          4 |       0 |    0 |    32 |      0 |      0 |          0 |
|           widx_widx_gray                                    |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_284 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_285 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_286 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_287 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_288 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source                                              |                                                         AsyncQueueSource_277 |         76 |         76 |       0 |    0 |   276 |      0 |      0 |          0 |
|           (source)                                          |                                                         AsyncQueueSource_277 |         74 |         74 |       0 |    0 |   264 |      0 |      0 |          0 |
|           ridx_ridx_gray                                    |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_278 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_279 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_280 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_281 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_282 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_out_async                              |                                                                AsyncQueue_14 |         87 |         87 |       0 |    0 |   352 |      0 |      0 |          0 |
|         sink                                                |                                                               AsyncQueueSink |         10 |         10 |       0 |    0 |    64 |      0 |      0 |          0 |
|           (sink)                                            |                                                               AsyncQueueSink |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                          |                                                         ClockCrossingReg_w32 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|           sink_valid_0                                      |                                                           AsyncValidSync_259 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_274 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_275 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid_1                                      |                                                           AsyncValidSync_260 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_272 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_273 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_extend                                     |                                                           AsyncValidSync_261 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_270 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_271 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid                                      |                                                           AsyncValidSync_262 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_268 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_269 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|           widx_widx_gray                                    |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_263 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_264 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_265 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_266 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_267 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source                                              |                                                             AsyncQueueSource |         77 |         77 |       0 |    0 |   288 |      0 |      0 |          0 |
|           (source)                                          |                                                             AsyncQueueSource |         64 |         64 |       0 |    0 |   264 |      0 |      0 |          0 |
|           ridx_ridx_gray                                    |                                      AsyncResetSynchronizerShiftReg_w4_d3_i0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_255 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_256 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_257 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_258 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_extend                                       |                                                           AsyncValidSync_243 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_253 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_254 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid                                        |                                                           AsyncValidSync_244 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_251 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_252 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid_0                                    |                                                           AsyncValidSync_245 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_249 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_250 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid_1                                    |                                                           AsyncValidSync_246 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_247 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_248 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_outer_reset_catcher                    |                                                      ResetCatchAndSync_d3_15 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         io_sync_reset_chain                                 |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_241 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain                                      |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_242 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_serdesser                              |                                                                  TLSerdesser |         84 |         84 |       0 |    0 |   262 |      0 |      0 |          0 |
|         (subsystem_fbus_serdesser)                          |                                                                  TLSerdesser |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|         inDes                                               |                                                          GenericDeserializer |         12 |         12 |       0 |    0 |   126 |      0 |      0 |          0 |
|         outArb                                              |                                                          HellaPeekingArbiter |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|         outSer                                              |                                                            GenericSerializer |         54 |         54 |       0 |    0 |   124 |      0 |      0 |          0 |
|       subsystem_pbus                                        |                                                                 PeripheryBus |       1254 |       1006 |     248 |    0 |   389 |      0 |      0 |          0 |
|         (subsystem_pbus)                                    |                                                                 PeripheryBus |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         atomics                                             |                                                             TLAtomicAutomata |        371 |        371 |       0 |    0 |   182 |      0 |      0 |          0 |
|         buffer                                              |                                                               TLBuffer_1_224 |        301 |        177 |     124 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_237 |        127 |         75 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_237 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_240 |        126 |         74 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_238 |        174 |        102 |      72 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_238 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_239 |        173 |        101 |      72 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                               TLBuffer_1_225 |        149 |         25 |     124 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_233 |         64 |         12 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_233 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_236 |         59 |          7 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_234 |         85 |         13 |      72 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_234 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_235 |         82 |         10 |      72 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootaddressreg                           |                                                      TLInterconnectCoupler_8 |         47 |         47 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_1 |         47 |         47 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_1 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_1 |         47 |         47 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_gpio_0                      |                                                      TLInterconnectCoupler_9 |        124 |        124 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                           TLFragmenter_2_231 |        124 |        124 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                           TLFragmenter_2_231 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_232 |        121 |        121 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_spi_0                       |                                                  TLInterconnectCoupler_9_226 |        124 |        124 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                           TLFragmenter_2_229 |        124 |        124 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                           TLFragmenter_2_229 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_230 |        121 |        121 |       0 |    0 |    21 |      0 |      0 |          0 |
|         coupler_to_device_named_uart_0                      |                                                  TLInterconnectCoupler_9_227 |         69 |         69 |       0 |    0 |    30 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_2 |         69 |         69 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_2 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_228 |         66 |         66 |       0 |    0 |    21 |      0 |      0 |          0 |
|         out_xbar                                            |                                                                     TLXbar_2 |         76 |         76 |       0 |    0 |    11 |      0 |      0 |          0 |
|       subsystem_sbus                                        |                                                                    SystemBus |        835 |        835 |       0 |    0 |   137 |      0 |      0 |          0 |
|         coupler_to_subsystem_sbusscratchpad10               |                                                      TLInterconnectCoupler_7 |         25 |         25 |       0 |    0 |    34 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                 TLFragmenter |         25 |         25 |       0 |    0 |    34 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                 TLFragmenter |          6 |          6 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                     Repeater |         19 |         19 |       0 |    0 |    25 |      0 |      0 |          0 |
|         system_bus_xbar                                     |                                                                       TLXbar |        811 |        811 |       0 |    0 |   103 |      0 |      0 |          0 |
|       tile_prci_domain                                      |                                                               TilePRCIDomain |       8402 |       8035 |     366 |    1 |  4613 |      0 |     10 |         21 |
|         buffer                                              |                                                              TLBuffer_11_173 |        188 |         58 |     130 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                 Queue_16_220 |         97 |         45 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                 Queue_16_220 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_0_223 |         94 |         42 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                 Queue_15_221 |         91 |         13 |      78 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                 Queue_15_221 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_7_222 |         88 |         10 |      78 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                               TLBuffer_1_174 |        143 |         11 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_216 |         57 |          5 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_216 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_219 |         54 |          2 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_217 |         86 |          6 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_217 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_218 |         83 |          3 |      80 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                 IntSyncAsyncCrossingSink_175 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                               SynchronizerShiftReg_w1_d3_214 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_215 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                               RocketTile_176 |       8072 |       7968 |     104 |    0 |  4600 |      0 |     10 |         21 |
|           core                                              |                                                                   Rocket_177 |       4589 |       4501 |      88 |    0 |  1927 |      0 |      0 |         21 |
|             (core)                                          |                                                                   Rocket_177 |        908 |        908 |       0 |    0 |   632 |      0 |      0 |          0 |
|             csr                                             |                                                                  CSRFile_210 |       2260 |       2260 |       0 |    0 |  1022 |      0 |      0 |          0 |
|             div                                             |                                                                   MulDiv_211 |       1195 |       1195 |       0 |    0 |   214 |      0 |      0 |         21 |
|             ibuf                                            |                                                                     IBuf_212 |        108 |        108 |       0 |    0 |    59 |      0 |      0 |          0 |
|             rf_ext                                          |                                                               rf_combMem_213 |        122 |         34 |      88 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                   DCache_178 |       1368 |       1368 |       0 |    0 |   857 |      0 |      8 |          0 |
|             (dcache)                                        |                                                                   DCache_178 |       1239 |       1239 |       0 |    0 |   857 |      0 |      0 |          0 |
|             data                                            |                                                          DCacheDataArray_199 |        130 |        130 |       0 |    0 |     0 |      0 |      8 |          0 |
|               data_arrays_0                                 |                                                            data_arrays_0_200 |        130 |        130 |       0 |    0 |     0 |      0 |      8 |          0 |
|                 data_arrays_0_ext                           |                                                        data_arrays_0_ext_201 |        130 |        130 |       0 |    0 |     0 |      0 |      8 |          0 |
|                   mem_0_0                                   |                                                  split_data_arrays_0_ext_202 |         39 |         39 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                  split_data_arrays_0_ext_203 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                  split_data_arrays_0_ext_204 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                  split_data_arrays_0_ext_205 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_4                                   |                                                  split_data_arrays_0_ext_206 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_5                                   |                                                  split_data_arrays_0_ext_207 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_6                                   |                                                  split_data_arrays_0_ext_208 |         14 |         14 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_7                                   |                                                  split_data_arrays_0_ext_209 |         18 |         18 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                        HellaCacheArbiter_179 |         68 |         68 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                      ScratchpadSlavePort_180 |        161 |        161 |       0 |    0 |   187 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                          TLFragmenter_12_181 |         47 |         47 |       0 |    0 |    55 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                          TLFragmenter_12_181 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_198 |         37 |         37 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                 Frontend_182 |       1363 |       1347 |      16 |    0 |  1002 |      0 |      2 |          0 |
|             (frontend)                                      |                                                                 Frontend_182 |          2 |          2 |       0 |    0 |    89 |      0 |      0 |          0 |
|             fq                                              |                                                               ShiftQueue_185 |        765 |        765 |       0 |    0 |   375 |      0 |      0 |          0 |
|             icache                                          |                                                                   ICache_186 |        189 |        173 |      16 |    0 |   112 |      0 |      2 |          0 |
|               (icache)                                      |                                                                   ICache_186 |        126 |        126 |       0 |    0 |   107 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                          data_arrays_0_0_189 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                      data_arrays_0_0_ext_196 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                split_data_arrays_0_0_ext_197 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|               data_arrays_1_0                               |                                                          data_arrays_1_0_190 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                      data_arrays_0_0_ext_194 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                split_data_arrays_0_0_ext_195 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                              tag_array_0_191 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                          tag_array_0_ext_192 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                    split_tag_array_0_ext_193 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                    TLB_1_187 |        407 |        407 |       0 |    0 |   426 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                    TLB_1_187 |        267 |        267 |       0 |    0 |   426 |      0 |      0 |          0 |
|               pmp                                           |                                                             PMPChecker_2_188 |        141 |        141 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                      PTW_183 |        695 |        695 |       0 |    0 |   556 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                 TLXbar_6_184 |         49 |         49 |       0 |    0 |    12 |      0 |      0 |          0 |
|       tile_prci_domain_1                                    |                                                            TilePRCIDomain_16 |       8420 |       8053 |     366 |    1 |  4613 |      0 |     10 |         21 |
|         buffer                                              |                                                              TLBuffer_11_122 |        198 |         68 |     130 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                 Queue_16_169 |         97 |         45 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                 Queue_16_169 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_0_172 |         94 |         42 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                 Queue_15_170 |        101 |         23 |      78 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                 Queue_15_170 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_7_171 |         98 |         20 |      78 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                               TLBuffer_1_123 |        145 |         13 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_165 |         59 |          7 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_165 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_168 |         55 |          3 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_166 |         86 |          6 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_166 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_167 |         83 |          3 |      80 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                 IntSyncAsyncCrossingSink_124 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                               SynchronizerShiftReg_w1_d3_163 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_164 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                               RocketTile_125 |       8078 |       7974 |     104 |    0 |  4600 |      0 |     10 |         21 |
|           core                                              |                                                                   Rocket_126 |       4597 |       4509 |      88 |    0 |  1927 |      0 |      0 |         21 |
|             (core)                                          |                                                                   Rocket_126 |        909 |        909 |       0 |    0 |   632 |      0 |      0 |          0 |
|             csr                                             |                                                                  CSRFile_159 |       2265 |       2265 |       0 |    0 |  1022 |      0 |      0 |          0 |
|             div                                             |                                                                   MulDiv_160 |       1195 |       1195 |       0 |    0 |   214 |      0 |      0 |         21 |
|             ibuf                                            |                                                                     IBuf_161 |        108 |        108 |       0 |    0 |    59 |      0 |      0 |          0 |
|             rf_ext                                          |                                                               rf_combMem_162 |        122 |         34 |      88 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                   DCache_127 |       1370 |       1370 |       0 |    0 |   857 |      0 |      8 |          0 |
|             (dcache)                                        |                                                                   DCache_127 |       1240 |       1240 |       0 |    0 |   857 |      0 |      0 |          0 |
|             data                                            |                                                          DCacheDataArray_148 |        130 |        130 |       0 |    0 |     0 |      0 |      8 |          0 |
|               data_arrays_0                                 |                                                            data_arrays_0_149 |        130 |        130 |       0 |    0 |     0 |      0 |      8 |          0 |
|                 data_arrays_0_ext                           |                                                        data_arrays_0_ext_150 |        130 |        130 |       0 |    0 |     0 |      0 |      8 |          0 |
|                   mem_0_0                                   |                                                  split_data_arrays_0_ext_151 |         40 |         40 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                  split_data_arrays_0_ext_152 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                  split_data_arrays_0_ext_153 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                  split_data_arrays_0_ext_154 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_4                                   |                                                  split_data_arrays_0_ext_155 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_5                                   |                                                  split_data_arrays_0_ext_156 |         14 |         14 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_6                                   |                                                  split_data_arrays_0_ext_157 |         13 |         13 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_7                                   |                                                  split_data_arrays_0_ext_158 |         14 |         14 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                        HellaCacheArbiter_128 |         68 |         68 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                      ScratchpadSlavePort_129 |        162 |        162 |       0 |    0 |   187 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                          TLFragmenter_12_130 |         47 |         47 |       0 |    0 |    55 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                          TLFragmenter_12_130 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_147 |         37 |         37 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                 Frontend_131 |       1359 |       1343 |      16 |    0 |  1002 |      0 |      2 |          0 |
|             (frontend)                                      |                                                                 Frontend_131 |          2 |          2 |       0 |    0 |    89 |      0 |      0 |          0 |
|             fq                                              |                                                               ShiftQueue_134 |        760 |        760 |       0 |    0 |   375 |      0 |      0 |          0 |
|             icache                                          |                                                                   ICache_135 |        189 |        173 |      16 |    0 |   112 |      0 |      2 |          0 |
|               (icache)                                      |                                                                   ICache_135 |        126 |        126 |       0 |    0 |   107 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                          data_arrays_0_0_138 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                      data_arrays_0_0_ext_145 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                split_data_arrays_0_0_ext_146 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|               data_arrays_1_0                               |                                                          data_arrays_1_0_139 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                      data_arrays_0_0_ext_143 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                split_data_arrays_0_0_ext_144 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                              tag_array_0_140 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                          tag_array_0_ext_141 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                    split_tag_array_0_ext_142 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                    TLB_1_136 |        408 |        408 |       0 |    0 |   426 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                    TLB_1_136 |        268 |        268 |       0 |    0 |   426 |      0 |      0 |          0 |
|               pmp                                           |                                                             PMPChecker_2_137 |        141 |        141 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                      PTW_132 |        694 |        694 |       0 |    0 |   556 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                 TLXbar_6_133 |         49 |         49 |       0 |    0 |    12 |      0 |      0 |          0 |
|       tile_prci_domain_2                                    |                                                            TilePRCIDomain_17 |       8506 |       8139 |     366 |    1 |  4613 |      0 |     10 |         21 |
|         buffer                                              |                                                               TLBuffer_11_71 |        295 |        165 |     130 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                 Queue_16_118 |         97 |         45 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                 Queue_16_118 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_0_121 |         94 |         42 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                 Queue_15_119 |        198 |        120 |      78 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                 Queue_15_119 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_7_120 |        195 |        117 |      78 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                                TLBuffer_1_72 |        145 |         13 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_114 |         59 |          7 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_114 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_117 |         55 |          3 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_115 |         86 |          6 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_115 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_116 |         83 |          3 |      80 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                  IntSyncAsyncCrossingSink_73 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                               SynchronizerShiftReg_w1_d3_112 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_113 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                                RocketTile_74 |       8067 |       7963 |     104 |    0 |  4600 |      0 |     10 |         21 |
|           core                                              |                                                                    Rocket_75 |       4591 |       4503 |      88 |    0 |  1927 |      0 |      0 |         21 |
|             (core)                                          |                                                                    Rocket_75 |        907 |        907 |       0 |    0 |   632 |      0 |      0 |          0 |
|             csr                                             |                                                                  CSRFile_108 |       2265 |       2265 |       0 |    0 |  1022 |      0 |      0 |          0 |
|             div                                             |                                                                   MulDiv_109 |       1194 |       1194 |       0 |    0 |   214 |      0 |      0 |         21 |
|             ibuf                                            |                                                                     IBuf_110 |        106 |        106 |       0 |    0 |    59 |      0 |      0 |          0 |
|             rf_ext                                          |                                                               rf_combMem_111 |        122 |         34 |      88 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                    DCache_76 |       1373 |       1373 |       0 |    0 |   857 |      0 |      8 |          0 |
|             (dcache)                                        |                                                                    DCache_76 |       1240 |       1240 |       0 |    0 |   857 |      0 |      0 |          0 |
|             data                                            |                                                           DCacheDataArray_97 |        134 |        134 |       0 |    0 |     0 |      0 |      8 |          0 |
|               data_arrays_0                                 |                                                             data_arrays_0_98 |        134 |        134 |       0 |    0 |     0 |      0 |      8 |          0 |
|                 data_arrays_0_ext                           |                                                         data_arrays_0_ext_99 |        134 |        134 |       0 |    0 |     0 |      0 |      8 |          0 |
|                   mem_0_0                                   |                                                  split_data_arrays_0_ext_100 |         38 |         38 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                  split_data_arrays_0_ext_101 |         13 |         13 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                  split_data_arrays_0_ext_102 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                  split_data_arrays_0_ext_103 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_4                                   |                                                  split_data_arrays_0_ext_104 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_5                                   |                                                  split_data_arrays_0_ext_105 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_6                                   |                                                  split_data_arrays_0_ext_106 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_7                                   |                                                  split_data_arrays_0_ext_107 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                         HellaCacheArbiter_77 |         68 |         68 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                       ScratchpadSlavePort_78 |        161 |        161 |       0 |    0 |   187 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                           TLFragmenter_12_79 |         47 |         47 |       0 |    0 |    55 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                           TLFragmenter_12_79 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                Repeater_2_96 |         37 |         37 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                  Frontend_80 |       1354 |       1338 |      16 |    0 |  1002 |      0 |      2 |          0 |
|             (frontend)                                      |                                                                  Frontend_80 |          2 |          2 |       0 |    0 |    89 |      0 |      0 |          0 |
|             fq                                              |                                                                ShiftQueue_83 |        756 |        756 |       0 |    0 |   375 |      0 |      0 |          0 |
|             icache                                          |                                                                    ICache_84 |        189 |        173 |      16 |    0 |   112 |      0 |      2 |          0 |
|               (icache)                                      |                                                                    ICache_84 |        126 |        126 |       0 |    0 |   107 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                           data_arrays_0_0_87 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                       data_arrays_0_0_ext_94 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                 split_data_arrays_0_0_ext_95 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|               data_arrays_1_0                               |                                                           data_arrays_1_0_88 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                       data_arrays_0_0_ext_92 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                 split_data_arrays_0_0_ext_93 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                               tag_array_0_89 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                           tag_array_0_ext_90 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                     split_tag_array_0_ext_91 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                     TLB_1_85 |        408 |        408 |       0 |    0 |   426 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                     TLB_1_85 |        268 |        268 |       0 |    0 |   426 |      0 |      0 |          0 |
|               pmp                                           |                                                              PMPChecker_2_86 |        141 |        141 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                       PTW_81 |        695 |        695 |       0 |    0 |   556 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                  TLXbar_6_82 |         49 |         49 |       0 |    0 |    12 |      0 |      0 |          0 |
|       tile_prci_domain_3                                    |                                                            TilePRCIDomain_18 |       8408 |       8041 |     366 |    1 |  4613 |      0 |     10 |         21 |
|         buffer                                              |                                                                  TLBuffer_11 |        194 |         64 |     130 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                     Queue_16 |         97 |         45 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                     Queue_16 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_0 |         94 |         42 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                     Queue_15 |         97 |         19 |      78 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                     Queue_15 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_7 |         94 |         16 |      78 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                                   TLBuffer_1 |        147 |         15 |     132 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                      Queue_1 |         61 |          9 |      52 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                      Queue_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_1 |         58 |          6 |      52 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                        Queue |         86 |          6 |      80 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                        Queue |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_8 |         83 |          3 |      80 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                     IntSyncAsyncCrossingSink |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                                   SynchronizerShiftReg_w1_d3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                                 NonSyncResetSynchronizerPrimitiveShiftReg_d3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                                   RocketTile |       8068 |       7964 |     104 |    0 |  4600 |      0 |     10 |         21 |
|           core                                              |                                                                       Rocket |       4594 |       4506 |      88 |    0 |  1927 |      0 |      0 |         21 |
|             (core)                                          |                                                                       Rocket |        907 |        907 |       0 |    0 |   632 |      0 |      0 |          0 |
|             csr                                             |                                                                      CSRFile |       2268 |       2268 |       0 |    0 |  1022 |      0 |      0 |          0 |
|             div                                             |                                                                       MulDiv |       1195 |       1195 |       0 |    0 |   214 |      0 |      0 |         21 |
|             ibuf                                            |                                                                         IBuf |        106 |        106 |       0 |    0 |    59 |      0 |      0 |          0 |
|             rf_ext                                          |                                                                   rf_combMem |        122 |         34 |      88 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                       DCache |       1375 |       1375 |       0 |    0 |   857 |      0 |      8 |          0 |
|             (dcache)                                        |                                                                       DCache |       1239 |       1239 |       0 |    0 |   857 |      0 |      0 |          0 |
|             data                                            |                                                              DCacheDataArray |        136 |        136 |       0 |    0 |     0 |      0 |      8 |          0 |
|               data_arrays_0                                 |                                                                data_arrays_0 |        136 |        136 |       0 |    0 |     0 |      0 |      8 |          0 |
|                 data_arrays_0_ext                           |                                                            data_arrays_0_ext |        136 |        136 |       0 |    0 |     0 |      0 |      8 |          0 |
|                   mem_0_0                                   |                                                      split_data_arrays_0_ext |         41 |         41 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                   split_data_arrays_0_ext_64 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                   split_data_arrays_0_ext_65 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                   split_data_arrays_0_ext_66 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_4                                   |                                                   split_data_arrays_0_ext_67 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_5                                   |                                                   split_data_arrays_0_ext_68 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_6                                   |                                                   split_data_arrays_0_ext_69 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_7                                   |                                                   split_data_arrays_0_ext_70 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                            HellaCacheArbiter |         68 |         68 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                          ScratchpadSlavePort |        159 |        159 |       0 |    0 |   187 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                              TLFragmenter_12 |         47 |         47 |       0 |    0 |    55 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                              TLFragmenter_12 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_2 |         37 |         37 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                     Frontend |       1349 |       1333 |      16 |    0 |  1002 |      0 |      2 |          0 |
|             (frontend)                                      |                                                                     Frontend |          2 |          2 |       0 |    0 |    89 |      0 |      0 |          0 |
|             fq                                              |                                                                   ShiftQueue |        751 |        751 |       0 |    0 |   375 |      0 |      0 |          0 |
|             icache                                          |                                                                       ICache |        189 |        173 |      16 |    0 |   112 |      0 |      2 |          0 |
|               (icache)                                      |                                                                       ICache |        126 |        126 |       0 |    0 |   107 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                              data_arrays_0_0 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                       data_arrays_0_0_ext_62 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                 split_data_arrays_0_0_ext_63 |         22 |         22 |       0 |    0 |     0 |      0 |      1 |          0 |
|               data_arrays_1_0                               |                                                              data_arrays_1_0 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                          data_arrays_0_0_ext |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                    split_data_arrays_0_0_ext |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                                  tag_array_0 |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                              tag_array_0_ext |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                        split_tag_array_0_ext |         34 |         18 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                        TLB_1 |        408 |        408 |       0 |    0 |   426 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                        TLB_1 |        268 |        268 |       0 |    0 |   426 |      0 |      0 |          0 |
|               pmp                                           |                                                                 PMPChecker_2 |        141 |        141 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                          PTW |        697 |        697 |       0 |    0 |   556 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                     TLXbar_6 |         49 |         49 |       0 |    0 |    12 |      0 |      0 |          0 |
|       tlDM                                                  |                                                                TLDebugModule |        733 |        733 |       0 |    0 |  1140 |      0 |      0 |          0 |
|         dmInner                                             |                                                      TLDebugModuleInnerAsync |        710 |        710 |       0 |    0 |   998 |      0 |      0 |          0 |
|           dmInner                                           |                                                           TLDebugModuleInner |        493 |        493 |       0 |    0 |   881 |      0 |      0 |          0 |
|             (dmInner)                                       |                                                           TLDebugModuleInner |        489 |        489 |       0 |    0 |   878 |      0 |      0 |          0 |
|             hartIsInResetSync_3_debug_hartReset_3           |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_60 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmInner_io_innerCtrl_sink         |                                                             AsyncQueueSink_4 |         26 |         26 |       0 |    0 |    18 |      0 |      0 |          0 |
|             (dmactive_synced_dmInner_io_innerCtrl_sink)     |                                                             AsyncQueueSink_4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             io_deq_bits_deq_bits_reg                        |                                                         ClockCrossingReg_w21 |         25 |         25 |       0 |    0 |    13 |      0 |      0 |          0 |
|             widx_widx_gray                                  |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_58 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmactive_synced_dmactiveSync      |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_40 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiXing                                           |                                                          TLAsyncCrossingSink |        183 |        183 |       0 |    0 |    96 |      0 |      0 |          0 |
|             bundleIn_0_d_source                             |                                                           AsyncQueueSource_4 |          2 |          2 |       0 |    0 |    43 |      0 |      0 |          0 |
|               (bundleIn_0_d_source)                         |                                                           AsyncQueueSource_4 |          1 |          1 |       0 |    0 |    34 |      0 |      0 |          0 |
|               ridx_ridx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_49 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_0                                |                                                            AsyncValidSync_50 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_54 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_1                                |                                                            AsyncValidSync_51 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_52 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_sink                                       |                                                             AsyncQueueSink_3 |        181 |        181 |       0 |    0 |    53 |      0 |      0 |          0 |
|               (x1_a_sink)                                   |                                                             AsyncQueueSink_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                      |                                                         ClockCrossingReg_w55 |        179 |        179 |       0 |    0 |    42 |      0 |      0 |          0 |
|               source_extend                                 |                                                            AsyncValidSync_41 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_47 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid                                  |                                                            AsyncValidSync_42 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_45 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|               widx_widx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_43 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         dmOuter                                             |                                                      TLDebugModuleOuterAsync |         23 |         23 |       0 |    0 |   142 |      0 |      0 |          0 |
|           asource                                           |                                                        TLAsyncCrossingSource |          4 |          4 |       0 |    0 |    94 |      0 |      0 |          0 |
|             bundleIn_0_d_sink                               |                                                             AsyncQueueSink_2 |          4 |          4 |       0 |    0 |    43 |      0 |      0 |          0 |
|               (bundleIn_0_d_sink)                           |                                                             AsyncQueueSink_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                      |                                                         ClockCrossingReg_w43 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|               source_extend                                 |                                                            AsyncValidSync_32 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_38 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid                                  |                                                            AsyncValidSync_33 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_36 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               widx_widx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_34 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_source                                     |                                                           AsyncQueueSource_2 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |          0 |
|               (x1_a_source)                                 |                                                           AsyncQueueSource_2 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |          0 |
|               ridx_ridx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_26 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_0                                |                                                               AsyncValidSync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_29 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_1                                |                                                            AsyncValidSync_27 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmOuter                                           |                                                           TLDebugModuleOuter |          2 |          2 |       0 |    0 |    21 |      0 |      0 |          0 |
|           dmactiveAck_dmactiveAckSync                       |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_22 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiBypass                                         |                                                                  TLBusBypass |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|             bar                                             |                                                               TLBusBypassBar |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dmiXbar                                           |                                                                    TLXbar_14 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           io_innerCtrl_source                               |                                                           AsyncQueueSource_3 |          6 |          6 |       0 |    0 |    18 |      0 |      0 |          0 |
|             (io_innerCtrl_source)                           |                                                           AsyncQueueSource_3 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|             ridx_ridx_gray                                  |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_23 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       uartClockDomainWrapper                                |                                                            ClockSinkDomain_2 |         94 |         82 |      12 |    0 |   109 |      0 |      0 |          0 |
|         uart_0                                              |                                                                       TLUART |         94 |         82 |      12 |    0 |   109 |      0 |      0 |          0 |
|           (uart_0)                                          |                                                                       TLUART |          0 |          0 |       0 |    0 |    29 |      0 |      0 |          0 |
|           intsource                                         |                                                   IntSyncCrossingSource_1_19 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                       AsyncResetRegVec_w1_i0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           rxm                                               |                                                                       UARTRx |         35 |         35 |       0 |    0 |    36 |      0 |      0 |          0 |
|           rxq                                               |                                                                     Queue_32 |         17 |         11 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (rxq)                                           |                                                                     Queue_32 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                               ram_combMem_21 |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|           txm                                               |                                                                       UARTTx |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|           txq                                               |                                                                  Queue_32_20 |         14 |          8 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (txq)                                           |                                                                  Queue_32_20 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                  ram_combMem |          8 |          2 |       6 |    0 |     0 |      0 |      0 |          0 |
|     system_debug_systemjtag_reset_catcher                   |                                                         ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                   |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                        |                                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   dutWrangler                                               |                                                                ResetWrangler |          6 |          6 |       0 |    0 |    18 |      0 |      0 |          0 |
|     debounced_debounce                                      |                                                      AsyncResetRegVec_w14_i0 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|     deglitched_deglitch                                     |                                                                AsyncResetReg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     x1_reset_catcher                                        |                          ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED_0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                   |       AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                        | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED_2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   fpga_power_on                                             |                                                         PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|   harnessBinderReset_catcher                                |                            ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|     io_sync_reset_chain                                     |         AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                          |   AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   harnessSysPLL                                             |                                                                harnessSysPLL |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                    |                                                        harnessSysPLL_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   ram                                                       |                                                                    SerialRAM |        473 |        357 |     116 |    0 |   363 |      0 |      0 |          0 |
|     buffer                                                  |                                     TLBuffer_11_VC707woDDRHarness_UNIQUIFIED |        139 |         23 |     116 |    0 |    70 |      0 |      0 |          0 |
|       bundleIn_0_d_q                                        |                                        Queue_16_VC707woDDRHarness_UNIQUIFIED |         45 |          1 |      44 |    0 |    67 |      0 |      0 |          0 |
|         (bundleIn_0_d_q)                                    |                                        Queue_16_VC707woDDRHarness_UNIQUIFIED |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                   ram_combMem_0_VC707woDDRHarness_UNIQUIFIED |         45 |          1 |      44 |    0 |    64 |      0 |      0 |          0 |
|       x1_a_q                                                |                                        Queue_15_VC707woDDRHarness_UNIQUIFIED |         94 |         22 |      72 |    0 |     3 |      0 |      0 |          0 |
|         (x1_a_q)                                            |                                        Queue_15_VC707woDDRHarness_UNIQUIFIED |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                   ram_combMem_7_VC707woDDRHarness_UNIQUIFIED |         89 |         17 |      72 |    0 |     0 |      0 |      0 |          0 |
|     serdesser                                               |                                                                TLSerdesser_1 |         95 |         95 |       0 |    0 |   195 |      0 |      0 |          0 |
|       inDes                                                 |                             GenericDeserializer_VC707woDDRHarness_UNIQUIFIED |         11 |         11 |       0 |    0 |    71 |      0 |      0 |          0 |
|       outArb                                                |                             HellaPeekingArbiter_VC707woDDRHarness_UNIQUIFIED |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|       outSer                                                |                               GenericSerializer_VC707woDDRHarness_UNIQUIFIED |         82 |         82 |       0 |    0 |   122 |      0 |      0 |          0 |
|     tsi2tl                                                  |                                                                TSIToTileLink |        239 |        239 |       0 |    0 |    98 |      0 |      0 |          0 |
+-------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 03:38:28 2024
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_clock_utilization -file /home/binhkieudo/Workspace/NewFramework/framework/generated-src/framework.fpga.vc707.VC707woDDRHarness.SmallRocketMTOptimizedMemVC707Config/obj/report/utilization.txt -append
| Design       : VC707woDDRHarness
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Device Cell Placement Summary for Global Clock g3
10. Device Cell Placement Summary for Global Clock g4
11. Device Cell Placement Summary for Global Clock g5
12. Device Cell Placement Summary for Global Clock g6
13. Clock Region Cell Placement per Global Clock: Region X0Y0
14. Clock Region Cell Placement per Global Clock: Region X1Y0
15. Clock Region Cell Placement per Global Clock: Region X0Y1
16. Clock Region Cell Placement per Global Clock: Region X1Y1
17. Clock Region Cell Placement per Global Clock: Region X0Y2
18. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    7 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        56 |   0 |            0 |      0 |
| BUFMR    |    0 |        28 |   0 |            0 |      0 |
| BUFR     |    0 |        56 |   0 |            0 |      0 |
| MMCM     |    1 |        14 |   0 |            0 |      0 |
| PLL      |    0 |        14 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+--------------------------------------------+-----------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                  | Driver Pin                                 | Net                                           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+--------------------------------------------+-----------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 6 |       24584 |               0 |       10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf/O           | harnessSysPLL/inst/clk_out1                   |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                 1 |         312 |               0 |      100.000 | JTCK                   | jtag_jtag_TCK_IBUF_BUFG_inst/O             | jtag_jtag_TCK_IBUF_BUFG                       |
| g2        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y15 | n/a          |                 4 |           7 |               1 |       10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica/O   | harnessSysPLL/inst/clk_out1_repN              |
| g3        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y14 | n/a          |                 4 |           7 |               1 |       10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica_1/O | harnessSysPLL/inst/clk_out1_repN_1            |
| g4        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y13 | n/a          |                 3 |           5 |               1 |       10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica_2/O | harnessSysPLL/inst/clk_out1_repN_2            |
| g5        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 2 |           2 |               0 |        5.000 | sys_clock              | _sys_clock_ibufds_O_BUFG_inst/O            | _sys_clock_ibufds_O_BUFG                      |
| g6        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |                 1 |           1 |               0 |        5.000 | clkfbout_harnessSysPLL | harnessSysPLL/inst/clkf_buf/O              | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+--------------------------------------------+-----------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+--------------------------------------------+-------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock           | Driver Pin                                 | Net                                       |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+--------------------------------------------+-------------------------------------------+
| src0      | g0        | BUFG/O              | None       | BUFGCTRL_X0Y15  | n/a          |           8 |               0 |              10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica/O   | harnessSysPLL/inst/clk_out1_repN          |
| src0      | g2        | BUFG/O              | None       | BUFGCTRL_X0Y14  | n/a          |           8 |               0 |              10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica_1/O | harnessSysPLL/inst/clk_out1_repN_1        |
| src0      | g3        | BUFG/O              | None       | BUFGCTRL_X0Y13  | n/a          |           6 |               0 |              10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica_2/O | harnessSysPLL/inst/clk_out1_repN_2        |
| src0      | g4        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |              10.000 | clk_out1_harnessSysPLL | harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0   | harnessSysPLL/inst/clk_out1_harnessSysPLL |
| src1      | g1        | IBUF/O              | IOB_X0Y144 | IOB_X0Y144      | X0Y2         |           1 |               0 |             100.000 | JTCK                   | jtag_jtag_TCK_IBUF_inst/O                  | jtag_jtag_TCK_IBUF                        |
| src2      | g5        | IBUFDS/O            | IOB_X1Y276 | IOB_X1Y276      | X1Y5         |           1 |               0 |               5.000 | sys_clock              | sys_clock_ibufds/O                         | _sys_clock_ibufds_O                       |
| src3      | g6        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |               5.000 | clkfbout_harnessSysPLL | harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT  | harnessSysPLL/inst/clkfbout_harnessSysPLL |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+--------------------------------------------+-------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used  | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |   13 |    50 | 10249 |  5500 | 3957 |  2200 |   19 |   140 |   15 |    70 |    0 |   180 |
| X1Y0              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |  1752 |  5600 |  879 |  2500 |    1 |   160 |    0 |    80 |   12 |   220 |
| X0Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |  7018 |  4900 | 3198 |  2200 |    2 |   140 |    1 |    70 |   33 |   180 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |  2718 |  5600 | 1400 |  2500 |    0 |   160 |    0 |    80 |    9 |   220 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    7 |    50 |  2127 |  4750 |  851 |  2150 |    0 |   130 |    0 |    65 |   30 |   180 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |   289 |  5450 |  151 |  2450 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |     0 |  5350 |    0 |  2150 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |     0 |  5450 |    0 |  2450 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------+
| g0        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |      10.000 | {0.000 5.000} |       23989 |        0 |              0 |        0 | harnessSysPLL/inst/clk_out1 |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+-------+-----------------------+
|    | X0     | X1    | HORIZONTAL PROG DELAY |
+----+--------+-------+-----------------------+
| Y6 |      0 |     0 |                     - |
| Y5 |      0 |     0 |                     - |
| Y4 |      0 |     0 |                     - |
| Y3 |      0 |     0 |                     - |
| Y2 |   2150 |   289 |                     0 |
| Y1 |   7053 |  2725 |                     0 |
| Y0 |  10009 |  1763 |                     0 |
+----+--------+-------+-----------------------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| g1        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         312 |        0 |              0 |        0 | jtag_jtag_TCK_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+-----------------------+
|    | X0   | X1 | HORIZONTAL PROG DELAY |
+----+------+----+-----------------------+
| Y6 |    0 |  0 |                     - |
| Y5 |    0 |  0 |                     - |
| Y4 |    0 |  0 |                     - |
| Y3 |    0 |  0 |                     - |
| Y2 |    0 |  0 |                     - |
| Y1 |    0 |  0 |                     - |
| Y0 |  312 |  0 |                     0 |
+----+------+----+-----------------------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                              |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
| g2        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |      10.000 | {0.000 5.000} |           7 |        0 |              1 |        0 | harnessSysPLL/inst/clk_out1_repN |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  4 |  0 |                     0 |
| Y1 |  1 |  2 |                     0 |
| Y0 |  0 |  0 |                     - |
+----+----+----+-----------------------+


9. Device Cell Placement Summary for Global Clock g3
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------+
| g3        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |      10.000 | {0.000 5.000} |           7 |        0 |              1 |        0 | harnessSysPLL/inst/clk_out1_repN_1 |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  3 |  0 |                     0 |
| Y1 |  3 |  0 |                     0 |
| Y0 |  0 |  1 |                     0 |
+----+----+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------+
| g4        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |      10.000 | {0.000 5.000} |           5 |        0 |              1 |        0 | harnessSysPLL/inst/clk_out1_repN_2 |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  3 |  0 |                     0 |
| Y0 |  0 |  2 |                     0 |
+----+----+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                      |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------+
| g5        | BUFG/O          | n/a               | sys_clock |       5.000 | {0.000 2.500} |           1 |        0 |              1 |        0 | _sys_clock_ibufds_O_BUFG |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  1 |  1 |                     0 |
+----+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------+
| g6        | BUFG/O          | n/a               | clkfbout_harnessSysPLL |       5.000 | {0.000 2.500} |           0 |        0 |              1 |        0 | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  1 |                     0 |
+----+----+----+-----------------------+


13. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |       10009 |               0 | 9936 |          18 |   34 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
| g1        | n/a   | BUFG/O          | None       |         312 |               0 |  312 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | jtag_jtag_TCK_IBUF_BUFG     |
| g5        | n/a   | BUFG/O          | None       |           1 |               0 |    1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | _sys_clock_ibufds_O_BUFG    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1763 |               0 | 1752 |           0 |    1 |   9 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1                   |
| g3        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   1 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN_1            |
| g4        | n/a   | BUFG/O          | None       |           2 |               0 |    0 |           0 |    0 |   2 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN_2            |
| g5        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | _sys_clock_ibufds_O_BUFG                      |
| g6        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        7053 |               0 | 7018 |           2 |    3 |  26 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1        |
| g2        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   1 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN   |
| g3        | n/a   | BUFG/O          | None       |           3 |               0 |    0 |           0 |    0 |   3 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN_1 |
| g4        | n/a   | BUFG/O          | None       |           3 |               0 |    0 |           0 |    0 |   3 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN_2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2725 |               0 | 2718 |           0 |    0 |   7 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1      |
| g2        | n/a   | BUFG/O          | None       |           2 |               0 |    0 |           0 |    0 |   2 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        2150 |               0 | 2127 |           0 |    0 |  23 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1        |
| g2        | n/a   | BUFG/O          | None       |           4 |               0 |    0 |           0 |    0 |   4 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN   |
| g3        | n/a   | BUFG/O          | None       |           3 |               0 |    0 |           0 |    0 |   3 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN_1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |         289 |               0 | 289 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells jtag_jtag_TCK_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells harnessSysPLL/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y13 [get_cells harnessSysPLL/inst/clkout1_buf_replica_2]
set_property LOC BUFGCTRL_X0Y14 [get_cells harnessSysPLL/inst/clkout1_buf_replica_1]
set_property LOC BUFGCTRL_X0Y15 [get_cells harnessSysPLL/inst/clkout1_buf_replica]
set_property LOC BUFGCTRL_X0Y0 [get_cells harnessSysPLL/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells _sys_clock_ibufds_O_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y275 [get_ports sys_clock_n]
set_property LOC IOB_X1Y276 [get_ports sys_clock_p]

# Clock net "jtag_jtag_TCK_IBUF_BUFG" driven by instance "jtag_jtag_TCK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_jtag_jtag_TCK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="jtag_jtag_TCK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1_repN_2" driven by instance "harnessSysPLL/inst/clkout1_buf_replica_2" located at site "BUFGCTRL_X0Y13"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1_repN_2}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1_repN_2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=harnessSysPLL/inst/clkout1_buf_replica_1} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1_repN_2"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1_repN_2}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1_repN_1" driven by instance "harnessSysPLL/inst/clkout1_buf_replica_1" located at site "BUFGCTRL_X0Y14"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1_repN_1}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1_repN_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=harnessSysPLL/inst/clkout1_buf_replica} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1_repN_1"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1_repN_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1_repN" driven by instance "harnessSysPLL/inst/clkout1_buf_replica" located at site "BUFGCTRL_X0Y15"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1_repN}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1_repN}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=harnessSysPLL/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1_repN"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1_repN}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1" driven by instance "harnessSysPLL/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "_sys_clock_ibufds_O_BUFG" driven by instance "_sys_clock_ibufds_O_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG__sys_clock_ibufds_O_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG__sys_clock_ibufds_O_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=harnessSysPLL/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="_sys_clock_ibufds_O_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG__sys_clock_ibufds_O_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 03:38:29 2024
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_ram_utilization -file /home/binhkieudo/Workspace/NewFramework/framework/generated-src/framework.fpga.vc707.VC707woDDRHarness.SmallRocketMTOptimizedMemVC707Config/obj/report/utilization.txt -append -detail
| Design       : VC707woDDRHarness
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization - Inferred
4. Memory Performance - Inferred
5. Block Ram / URAM Memory Power - Inferred

1. Summary
----------

+--------------------------+------------+-----------+-------+-----------+
| Memory Type              | Total Used | Available | Util% | Inferred% |
+--------------------------+------------+-----------+-------+-----------+
| BlockRAM                 |         40 |      1030 |  3.88 |    100.00 |
|  RAMB36E1                |         16 |           |       |    100.00 |
|  RAMB18E1                |         48 |           |       |    100.00 |
| LUTMs as Distributed RAM |       2320 |    130800 |  1.77 |    100.00 |
|  LUTMs as RAM32X1D       |         20 |           |       |    100.00 |
|  LUTMs as RAM32M         |       2300 |           |       |    100.00 |
+--------------------------+------------+-----------+-------+-----------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Tables 2, 3, 4 and 5 cover RAMs inferred by Vivado Synthesis using XPMs or RTL inference
***  XRAMs are not reported for detailed tables


2. Memory Description
---------------------

+--------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| Memory Name                                                                                                                    | Array Size | Memory Type | Port 1 Dimension / Map | Port 2 Dimension / Map |
+--------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram                                                                                |      65536 | RAM_SDP     | 8192x8                 | 8192x8                 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_0                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_1                                                                         |      32768 |             |  A:A:8192x4            |  B:B:8192x4            |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_4/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_4/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_5/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_5/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_6/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_6/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_7/ram                                                                                    |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_7/ram_reg                                                                               |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram        |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg   |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |       8192 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:256x32            |  A:A:256x32            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram                |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg           |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |       4096 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         |       8192 |             |  A:A:512x8             |  B:B:512x8             |
+--------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+


3. Memory Utilization - Inferred
--------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| Memory Name                                                                                                                    | Primitive | Available Bits | Used Bits | Bit Util% | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util% | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util% |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |    8192 |          8192 |        100.00 |       4 |             4 |        100.00 |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_4/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_4/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_5/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_5/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_6/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_6/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/ram/mem/mem_ext/mem_0_7/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_7/ram_reg                                                                               | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram        |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |      8192 |     44.44 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |     256 |           512 |         50.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg           | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |          18432 |      4096 |     22.22 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |     512 |          1024 |         50.00 |       8 |            18 |         44.44 |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+


4. Memory Performance - Inferred
--------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                                                                                    | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Type | Port A Requirement (ns) | Port B Type | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram                                                                                |           | 8192x8                 | 8192x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_4/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_4/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_5/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_5/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_6/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_6/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_7/ram                                                                                    |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_7/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram        |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            |        Read |                    10.0 |       Write |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |       Write |                    10.0 |        Read |                    10.0 |           |        |        |       0 |           |        |        |       0 |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Block Ram / URAM Memory Power - Inferred
-------------------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+
| Memory Name                                                                                                                    | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Power Gated      | Port A Enable | Port A WRITE_MODE | A Cascade | Port B Power Gated      | Port B Enable | Port B WRITE_MODE | B Cascade |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_4/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_5/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_6/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram                                                                                |           | 8192x8                 | 8192x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_0                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_7/ram_reg_1                                                                         | RAMB36E1  |  A:A:8192x4            |  B:B:8192x4            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_4/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_4/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_5/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_5/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_6/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_6/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_7/ram                                                                                    |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_7/ram_reg                                                                               | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram        |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_1_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:256x32            |  A:A:256x32            | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           | ENARDEN=NEW:ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram                |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg           | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |                         |        SIGNAL |        READ_FIRST |           |                         |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram              |           | 1024x8                 | 1024x8                 |                         |               |                   |           |                         |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg         | RAMB18E1  |  A:A:512x8             |  B:B:512x8             |             ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |             ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------------------+---------------+-------------------+-----------+-------------------------+---------------+-------------------+-----------+


