
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000070d4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004070d4  004070d4  000170d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004070dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000304  204009d0  00407aac  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400cd4  00407db0  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cd8  00409db4  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a7a1  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003bb7  00000000  00000000  0003b1f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000671c  00000000  00000000  0003edaf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a08  00000000  00000000  000454cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a78  00000000  00000000  00045ed3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021ecb  00000000  00000000  0004694b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fde0  00000000  00000000  00068816  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009088b  00000000  00000000  000785f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000223c  00000000  00000000  00108e84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2c 40 20 e9 13 40 00 e5 13 40 00 e5 13 40 00     .,@ ..@...@...@.
  400010:	e5 13 40 00 e5 13 40 00 e5 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e5 13 40 00 e5 13 40 00 00 00 00 00 e5 13 40 00     ..@...@.......@.
  40003c:	e5 13 40 00 e5 13 40 00 e5 13 40 00 ed 16 40 00     ..@...@...@...@.
  40004c:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  40005c:	e5 13 40 00 e5 13 40 00 00 00 00 00 49 0f 40 00     ..@...@.....I.@.
  40006c:	5d 0f 40 00 71 0f 40 00 e5 13 40 00 e5 13 40 00     ].@.q.@...@...@.
  40007c:	e5 13 40 00 85 0f 40 00 99 0f 40 00 e5 13 40 00     ..@...@...@...@.
  40008c:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  40009c:	ed 18 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  4000ac:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  4000bc:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  4000cc:	e5 13 40 00 00 00 00 00 e5 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  4000ec:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  4000fc:	e5 13 40 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ..@...@...@...@.
  40010c:	e5 13 40 00 e5 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e5 13 40 00 e5 13 40 00 e5 13 40 00     ......@...@...@.
  40012c:	e5 13 40 00 e5 13 40 00 00 00 00 00 e5 13 40 00     ..@...@.......@.
  40013c:	e5 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004070dc 	.word	0x004070dc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004070dc 	.word	0x004070dc
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004070dc 	.word	0x004070dc
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  4002b0:	b4f0      	push	{r4, r5, r6, r7}
  4002b2:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  4002b4:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4002b6:	68c4      	ldr	r4, [r0, #12]
  4002b8:	42a5      	cmp	r5, r4
  4002ba:	d003      	beq.n	4002c4 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  4002bc:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4002be:	68c4      	ldr	r4, [r0, #12]
  4002c0:	42ac      	cmp	r4, r5
  4002c2:	d1fb      	bne.n	4002bc <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  4002c4:	b199      	cbz	r1, 4002ee <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4002c6:	f3c4 3003 	ubfx	r0, r4, #12, #4
  4002ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4002ce:	f3c4 2703 	ubfx	r7, r4, #8, #4
  4002d2:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4002d6:	f3c4 1002 	ubfx	r0, r4, #4, #3
  4002da:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4002de:	f004 000f 	and.w	r0, r4, #15
  4002e2:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4002e6:	2564      	movs	r5, #100	; 0x64
  4002e8:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  4002ec:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  4002ee:	b142      	cbz	r2, 400302 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4002f0:	f3c4 5000 	ubfx	r0, r4, #20, #1
  4002f4:	0081      	lsls	r1, r0, #2
  4002f6:	4408      	add	r0, r1
  4002f8:	f3c4 4103 	ubfx	r1, r4, #16, #4
  4002fc:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  400300:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  400302:	b143      	cbz	r3, 400316 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400304:	f3c4 7201 	ubfx	r2, r4, #28, #2
  400308:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40030c:	f3c4 6103 	ubfx	r1, r4, #24, #4
  400310:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  400314:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  400316:	b116      	cbz	r6, 40031e <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  400318:	f3c4 5442 	ubfx	r4, r4, #21, #3
  40031c:	6034      	str	r4, [r6, #0]
	}
}
  40031e:	bcf0      	pop	{r4, r5, r6, r7}
  400320:	4770      	bx	lr
	...

00400324 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400324:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400326:	4d2a      	ldr	r5, [pc, #168]	; (4003d0 <rtc_set_date+0xac>)
  400328:	fba5 4603 	umull	r4, r6, r5, r3
  40032c:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40032e:	9c03      	ldr	r4, [sp, #12]
  400330:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400332:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400336:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40033a:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40033e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400342:	fba5 6402 	umull	r6, r4, r5, r2
  400346:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400348:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40034c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400350:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400354:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400358:	4b1e      	ldr	r3, [pc, #120]	; (4003d4 <rtc_set_date+0xb0>)
  40035a:	fba3 4301 	umull	r4, r3, r3, r1
  40035e:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400360:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400364:	4b1c      	ldr	r3, [pc, #112]	; (4003d8 <rtc_set_date+0xb4>)
  400366:	fba3 4301 	umull	r4, r3, r3, r1
  40036a:	095b      	lsrs	r3, r3, #5
  40036c:	fba5 6403 	umull	r6, r4, r5, r3
  400370:	08e4      	lsrs	r4, r4, #3
  400372:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400376:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40037a:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40037c:	fba5 4301 	umull	r4, r3, r5, r1
  400380:	08db      	lsrs	r3, r3, #3
  400382:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  400386:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40038a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40038e:	fba5 1503 	umull	r1, r5, r5, r3
  400392:	08ed      	lsrs	r5, r5, #3
  400394:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400398:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40039c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4003a0:	6983      	ldr	r3, [r0, #24]
  4003a2:	f013 0f04 	tst.w	r3, #4
  4003a6:	d0fb      	beq.n	4003a0 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4003a8:	6803      	ldr	r3, [r0, #0]
  4003aa:	f043 0302 	orr.w	r3, r3, #2
  4003ae:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4003b0:	6983      	ldr	r3, [r0, #24]
  4003b2:	f013 0f01 	tst.w	r3, #1
  4003b6:	d0fb      	beq.n	4003b0 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4003b8:	2301      	movs	r3, #1
  4003ba:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4003bc:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4003be:	6803      	ldr	r3, [r0, #0]
  4003c0:	f023 0302 	bic.w	r3, r3, #2
  4003c4:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4003c6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4003c8:	f000 0002 	and.w	r0, r0, #2
  4003cc:	bc70      	pop	{r4, r5, r6}
  4003ce:	4770      	bx	lr
  4003d0:	cccccccd 	.word	0xcccccccd
  4003d4:	10624dd3 	.word	0x10624dd3
  4003d8:	51eb851f 	.word	0x51eb851f

004003dc <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4003dc:	6980      	ldr	r0, [r0, #24]
}
  4003de:	4770      	bx	lr

004003e0 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4003e0:	61c1      	str	r1, [r0, #28]
  4003e2:	4770      	bx	lr

004003e4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4003e4:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4003e6:	4b07      	ldr	r3, [pc, #28]	; (400404 <spi_enable_clock+0x20>)
  4003e8:	4298      	cmp	r0, r3
  4003ea:	d003      	beq.n	4003f4 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4003ec:	4b06      	ldr	r3, [pc, #24]	; (400408 <spi_enable_clock+0x24>)
  4003ee:	4298      	cmp	r0, r3
  4003f0:	d004      	beq.n	4003fc <spi_enable_clock+0x18>
  4003f2:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4003f4:	2015      	movs	r0, #21
  4003f6:	4b05      	ldr	r3, [pc, #20]	; (40040c <spi_enable_clock+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	bd08      	pop	{r3, pc}
  4003fc:	202a      	movs	r0, #42	; 0x2a
  4003fe:	4b03      	ldr	r3, [pc, #12]	; (40040c <spi_enable_clock+0x28>)
  400400:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400402:	e7f6      	b.n	4003f2 <spi_enable_clock+0xe>
  400404:	40008000 	.word	0x40008000
  400408:	40058000 	.word	0x40058000
  40040c:	004010cd 	.word	0x004010cd

00400410 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400410:	6843      	ldr	r3, [r0, #4]
  400412:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400416:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400418:	6843      	ldr	r3, [r0, #4]
  40041a:	0409      	lsls	r1, r1, #16
  40041c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400420:	4319      	orrs	r1, r3
  400422:	6041      	str	r1, [r0, #4]
  400424:	4770      	bx	lr

00400426 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400426:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400428:	f643 2499 	movw	r4, #15001	; 0x3a99
  40042c:	6905      	ldr	r5, [r0, #16]
  40042e:	f015 0f02 	tst.w	r5, #2
  400432:	d103      	bne.n	40043c <spi_write+0x16>
		if (!timeout--) {
  400434:	3c01      	subs	r4, #1
  400436:	d1f9      	bne.n	40042c <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400438:	2001      	movs	r0, #1
  40043a:	e00c      	b.n	400456 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40043c:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40043e:	f014 0f02 	tst.w	r4, #2
  400442:	d006      	beq.n	400452 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400444:	0412      	lsls	r2, r2, #16
  400446:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40044a:	4311      	orrs	r1, r2
		if (uc_last) {
  40044c:	b10b      	cbz	r3, 400452 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40044e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400452:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400454:	2000      	movs	r0, #0
}
  400456:	bc30      	pop	{r4, r5}
  400458:	4770      	bx	lr

0040045a <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40045a:	b932      	cbnz	r2, 40046a <spi_set_clock_polarity+0x10>
  40045c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400460:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400462:	f023 0301 	bic.w	r3, r3, #1
  400466:	6303      	str	r3, [r0, #48]	; 0x30
  400468:	4770      	bx	lr
  40046a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40046e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400470:	f043 0301 	orr.w	r3, r3, #1
  400474:	6303      	str	r3, [r0, #48]	; 0x30
  400476:	4770      	bx	lr

00400478 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400478:	b932      	cbnz	r2, 400488 <spi_set_clock_phase+0x10>
  40047a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40047e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400480:	f023 0302 	bic.w	r3, r3, #2
  400484:	6303      	str	r3, [r0, #48]	; 0x30
  400486:	4770      	bx	lr
  400488:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40048c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40048e:	f043 0302 	orr.w	r3, r3, #2
  400492:	6303      	str	r3, [r0, #48]	; 0x30
  400494:	4770      	bx	lr

00400496 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400496:	2a04      	cmp	r2, #4
  400498:	d003      	beq.n	4004a2 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40049a:	b16a      	cbz	r2, 4004b8 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40049c:	2a08      	cmp	r2, #8
  40049e:	d016      	beq.n	4004ce <spi_configure_cs_behavior+0x38>
  4004a0:	4770      	bx	lr
  4004a2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4004a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004a8:	f023 0308 	bic.w	r3, r3, #8
  4004ac:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4004ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004b0:	f043 0304 	orr.w	r3, r3, #4
  4004b4:	6303      	str	r3, [r0, #48]	; 0x30
  4004b6:	4770      	bx	lr
  4004b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4004bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004be:	f023 0308 	bic.w	r3, r3, #8
  4004c2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4004c4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004c6:	f023 0304 	bic.w	r3, r3, #4
  4004ca:	6303      	str	r3, [r0, #48]	; 0x30
  4004cc:	4770      	bx	lr
  4004ce:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4004d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004d4:	f043 0308 	orr.w	r3, r3, #8
  4004d8:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4004da:	e7e1      	b.n	4004a0 <spi_configure_cs_behavior+0xa>

004004dc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4004dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4004e0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4004e6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4004e8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004ea:	431a      	orrs	r2, r3
  4004ec:	630a      	str	r2, [r1, #48]	; 0x30
  4004ee:	4770      	bx	lr

004004f0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4004f0:	1e43      	subs	r3, r0, #1
  4004f2:	4419      	add	r1, r3
  4004f4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4004f8:	1e43      	subs	r3, r0, #1
  4004fa:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4004fc:	bf94      	ite	ls
  4004fe:	b200      	sxthls	r0, r0
		return -1;
  400500:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400504:	4770      	bx	lr

00400506 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400506:	b17a      	cbz	r2, 400528 <spi_set_baudrate_div+0x22>
{
  400508:	b410      	push	{r4}
  40050a:	4614      	mov	r4, r2
  40050c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400510:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400512:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400516:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400518:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40051a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40051e:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400520:	2000      	movs	r0, #0
}
  400522:	f85d 4b04 	ldr.w	r4, [sp], #4
  400526:	4770      	bx	lr
        return -1;
  400528:	f04f 30ff 	mov.w	r0, #4294967295
  40052c:	4770      	bx	lr

0040052e <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40052e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400532:	6a08      	ldr	r0, [r1, #32]
}
  400534:	4770      	bx	lr
	...

00400538 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400538:	4b01      	ldr	r3, [pc, #4]	; (400540 <gfx_mono_set_framebuffer+0x8>)
  40053a:	6018      	str	r0, [r3, #0]
  40053c:	4770      	bx	lr
  40053e:	bf00      	nop
  400540:	204009ec 	.word	0x204009ec

00400544 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400544:	4b02      	ldr	r3, [pc, #8]	; (400550 <gfx_mono_framebuffer_put_byte+0xc>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40054c:	5442      	strb	r2, [r0, r1]
  40054e:	4770      	bx	lr
  400550:	204009ec 	.word	0x204009ec

00400554 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400554:	4b02      	ldr	r3, [pc, #8]	; (400560 <gfx_mono_framebuffer_get_byte+0xc>)
  400556:	681b      	ldr	r3, [r3, #0]
  400558:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40055c:	5c40      	ldrb	r0, [r0, r1]
  40055e:	4770      	bx	lr
  400560:	204009ec 	.word	0x204009ec

00400564 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400568:	1884      	adds	r4, r0, r2
  40056a:	2c80      	cmp	r4, #128	; 0x80
  40056c:	dd02      	ble.n	400574 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40056e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400572:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400574:	b322      	cbz	r2, 4005c0 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400576:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400578:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40057c:	2601      	movs	r6, #1
  40057e:	fa06 f101 	lsl.w	r1, r6, r1
  400582:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400584:	2b01      	cmp	r3, #1
  400586:	d01d      	beq.n	4005c4 <gfx_mono_generic_draw_horizontal_line+0x60>
  400588:	2b00      	cmp	r3, #0
  40058a:	d035      	beq.n	4005f8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40058c:	2b02      	cmp	r3, #2
  40058e:	d117      	bne.n	4005c0 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400590:	3801      	subs	r0, #1
  400592:	b2c7      	uxtb	r7, r0
  400594:	19d4      	adds	r4, r2, r7
  400596:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400598:	f8df a090 	ldr.w	sl, [pc, #144]	; 40062c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40059c:	f04f 0900 	mov.w	r9, #0
  4005a0:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400630 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4005a4:	4621      	mov	r1, r4
  4005a6:	4628      	mov	r0, r5
  4005a8:	47d0      	blx	sl
			temp ^= pixelmask;
  4005aa:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4005ae:	464b      	mov	r3, r9
  4005b0:	b2d2      	uxtb	r2, r2
  4005b2:	4621      	mov	r1, r4
  4005b4:	4628      	mov	r0, r5
  4005b6:	47c0      	blx	r8
  4005b8:	3c01      	subs	r4, #1
  4005ba:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4005bc:	42bc      	cmp	r4, r7
  4005be:	d1f1      	bne.n	4005a4 <gfx_mono_generic_draw_horizontal_line+0x40>
  4005c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4005c4:	3801      	subs	r0, #1
  4005c6:	b2c7      	uxtb	r7, r0
  4005c8:	19d4      	adds	r4, r2, r7
  4005ca:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4005cc:	f8df a05c 	ldr.w	sl, [pc, #92]	; 40062c <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4005d0:	f04f 0900 	mov.w	r9, #0
  4005d4:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400630 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4005d8:	4621      	mov	r1, r4
  4005da:	4628      	mov	r0, r5
  4005dc:	47d0      	blx	sl
			temp |= pixelmask;
  4005de:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4005e2:	464b      	mov	r3, r9
  4005e4:	b2d2      	uxtb	r2, r2
  4005e6:	4621      	mov	r1, r4
  4005e8:	4628      	mov	r0, r5
  4005ea:	47c0      	blx	r8
  4005ec:	3c01      	subs	r4, #1
  4005ee:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4005f0:	42bc      	cmp	r4, r7
  4005f2:	d1f1      	bne.n	4005d8 <gfx_mono_generic_draw_horizontal_line+0x74>
  4005f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4005f8:	3801      	subs	r0, #1
  4005fa:	b2c7      	uxtb	r7, r0
  4005fc:	19d4      	adds	r4, r2, r7
  4005fe:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400600:	f8df 8028 	ldr.w	r8, [pc, #40]	; 40062c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400604:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400606:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400630 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40060a:	4621      	mov	r1, r4
  40060c:	4628      	mov	r0, r5
  40060e:	47c0      	blx	r8
			temp &= ~pixelmask;
  400610:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400614:	2300      	movs	r3, #0
  400616:	b2d2      	uxtb	r2, r2
  400618:	4621      	mov	r1, r4
  40061a:	4628      	mov	r0, r5
  40061c:	47c8      	blx	r9
  40061e:	3c01      	subs	r4, #1
  400620:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400622:	42bc      	cmp	r4, r7
  400624:	d1f1      	bne.n	40060a <gfx_mono_generic_draw_horizontal_line+0xa6>
  400626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40062a:	bf00      	nop
  40062c:	00400865 	.word	0x00400865
  400630:	00400761 	.word	0x00400761

00400634 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400638:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  40063c:	b18b      	cbz	r3, 400662 <gfx_mono_generic_draw_filled_rect+0x2e>
  40063e:	461c      	mov	r4, r3
  400640:	4690      	mov	r8, r2
  400642:	4606      	mov	r6, r0
  400644:	1e4d      	subs	r5, r1, #1
  400646:	b2ed      	uxtb	r5, r5
  400648:	442c      	add	r4, r5
  40064a:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  40064c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400668 <gfx_mono_generic_draw_filled_rect+0x34>
  400650:	463b      	mov	r3, r7
  400652:	4642      	mov	r2, r8
  400654:	4621      	mov	r1, r4
  400656:	4630      	mov	r0, r6
  400658:	47c8      	blx	r9
  40065a:	3c01      	subs	r4, #1
  40065c:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40065e:	42ac      	cmp	r4, r5
  400660:	d1f6      	bne.n	400650 <gfx_mono_generic_draw_filled_rect+0x1c>
  400662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400666:	bf00      	nop
  400668:	00400565 	.word	0x00400565

0040066c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40066c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400670:	b083      	sub	sp, #12
  400672:	4604      	mov	r4, r0
  400674:	4688      	mov	r8, r1
  400676:	4691      	mov	r9, r2
  400678:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40067a:	7a5b      	ldrb	r3, [r3, #9]
  40067c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400680:	2100      	movs	r1, #0
  400682:	9100      	str	r1, [sp, #0]
  400684:	4649      	mov	r1, r9
  400686:	4640      	mov	r0, r8
  400688:	4d21      	ldr	r5, [pc, #132]	; (400710 <gfx_mono_draw_char+0xa4>)
  40068a:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  40068c:	f89b 3000 	ldrb.w	r3, [fp]
  400690:	b113      	cbz	r3, 400698 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400692:	b003      	add	sp, #12
  400694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400698:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40069c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40069e:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4006a2:	bf18      	it	ne
  4006a4:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4006a6:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4006aa:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4006ae:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4006b0:	fb17 f70a 	smulbb	r7, r7, sl
  4006b4:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4006b8:	f8db 3004 	ldr.w	r3, [fp, #4]
  4006bc:	fa13 f787 	uxtah	r7, r3, r7
  4006c0:	e01f      	b.n	400702 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4006c2:	0064      	lsls	r4, r4, #1
  4006c4:	b2e4      	uxtb	r4, r4
  4006c6:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4006c8:	b2eb      	uxtb	r3, r5
  4006ca:	429e      	cmp	r6, r3
  4006cc:	d910      	bls.n	4006f0 <gfx_mono_draw_char+0x84>
  4006ce:	b2eb      	uxtb	r3, r5
  4006d0:	eb08 0003 	add.w	r0, r8, r3
  4006d4:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4006d6:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4006da:	bf08      	it	eq
  4006dc:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4006e0:	f014 0f80 	tst.w	r4, #128	; 0x80
  4006e4:	d0ed      	beq.n	4006c2 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4006e6:	2201      	movs	r2, #1
  4006e8:	4649      	mov	r1, r9
  4006ea:	4b0a      	ldr	r3, [pc, #40]	; (400714 <gfx_mono_draw_char+0xa8>)
  4006ec:	4798      	blx	r3
  4006ee:	e7e8      	b.n	4006c2 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4006f0:	f109 0901 	add.w	r9, r9, #1
  4006f4:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4006f8:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4006fc:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400700:	d0c7      	beq.n	400692 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400702:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400706:	2e00      	cmp	r6, #0
  400708:	d0f2      	beq.n	4006f0 <gfx_mono_draw_char+0x84>
  40070a:	2500      	movs	r5, #0
  40070c:	462c      	mov	r4, r5
  40070e:	e7de      	b.n	4006ce <gfx_mono_draw_char+0x62>
  400710:	00400635 	.word	0x00400635
  400714:	00400801 	.word	0x00400801

00400718 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40071c:	4604      	mov	r4, r0
  40071e:	4690      	mov	r8, r2
  400720:	461d      	mov	r5, r3
  400722:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400724:	4f0d      	ldr	r7, [pc, #52]	; (40075c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400726:	460e      	mov	r6, r1
  400728:	e008      	b.n	40073c <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40072a:	7a6a      	ldrb	r2, [r5, #9]
  40072c:	3201      	adds	r2, #1
  40072e:	4442      	add	r2, r8
  400730:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400734:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400736:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40073a:	b16b      	cbz	r3, 400758 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  40073c:	7820      	ldrb	r0, [r4, #0]
  40073e:	280a      	cmp	r0, #10
  400740:	d0f3      	beq.n	40072a <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400742:	280d      	cmp	r0, #13
  400744:	d0f7      	beq.n	400736 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400746:	462b      	mov	r3, r5
  400748:	4642      	mov	r2, r8
  40074a:	4649      	mov	r1, r9
  40074c:	47b8      	blx	r7
			x += font->width;
  40074e:	7a2b      	ldrb	r3, [r5, #8]
  400750:	4499      	add	r9, r3
  400752:	fa5f f989 	uxtb.w	r9, r9
  400756:	e7ee      	b.n	400736 <gfx_mono_draw_string+0x1e>
}
  400758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40075c:	0040066d 	.word	0x0040066d

00400760 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400760:	b570      	push	{r4, r5, r6, lr}
  400762:	4604      	mov	r4, r0
  400764:	460d      	mov	r5, r1
  400766:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400768:	b91b      	cbnz	r3, 400772 <gfx_mono_ssd1306_put_byte+0x12>
  40076a:	4b0d      	ldr	r3, [pc, #52]	; (4007a0 <gfx_mono_ssd1306_put_byte+0x40>)
  40076c:	4798      	blx	r3
  40076e:	42b0      	cmp	r0, r6
  400770:	d015      	beq.n	40079e <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400772:	4632      	mov	r2, r6
  400774:	4629      	mov	r1, r5
  400776:	4620      	mov	r0, r4
  400778:	4b0a      	ldr	r3, [pc, #40]	; (4007a4 <gfx_mono_ssd1306_put_byte+0x44>)
  40077a:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  40077c:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400780:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400784:	4c08      	ldr	r4, [pc, #32]	; (4007a8 <gfx_mono_ssd1306_put_byte+0x48>)
  400786:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400788:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40078c:	f040 0010 	orr.w	r0, r0, #16
  400790:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400792:	f005 000f 	and.w	r0, r5, #15
  400796:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400798:	4630      	mov	r0, r6
  40079a:	4b04      	ldr	r3, [pc, #16]	; (4007ac <gfx_mono_ssd1306_put_byte+0x4c>)
  40079c:	4798      	blx	r3
  40079e:	bd70      	pop	{r4, r5, r6, pc}
  4007a0:	00400555 	.word	0x00400555
  4007a4:	00400545 	.word	0x00400545
  4007a8:	00400871 	.word	0x00400871
  4007ac:	00400a91 	.word	0x00400a91

004007b0 <gfx_mono_ssd1306_init>:
{
  4007b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4007b4:	480d      	ldr	r0, [pc, #52]	; (4007ec <gfx_mono_ssd1306_init+0x3c>)
  4007b6:	4b0e      	ldr	r3, [pc, #56]	; (4007f0 <gfx_mono_ssd1306_init+0x40>)
  4007b8:	4798      	blx	r3
	ssd1306_init();
  4007ba:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <gfx_mono_ssd1306_init+0x44>)
  4007bc:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4007be:	2040      	movs	r0, #64	; 0x40
  4007c0:	4b0d      	ldr	r3, [pc, #52]	; (4007f8 <gfx_mono_ssd1306_init+0x48>)
  4007c2:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4007c4:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007c6:	f04f 0801 	mov.w	r8, #1
  4007ca:	462f      	mov	r7, r5
  4007cc:	4e0b      	ldr	r6, [pc, #44]	; (4007fc <gfx_mono_ssd1306_init+0x4c>)
{
  4007ce:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007d0:	4643      	mov	r3, r8
  4007d2:	463a      	mov	r2, r7
  4007d4:	b2e1      	uxtb	r1, r4
  4007d6:	4628      	mov	r0, r5
  4007d8:	47b0      	blx	r6
  4007da:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4007dc:	2c80      	cmp	r4, #128	; 0x80
  4007de:	d1f7      	bne.n	4007d0 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4007e0:	3501      	adds	r5, #1
  4007e2:	b2ed      	uxtb	r5, r5
  4007e4:	2d04      	cmp	r5, #4
  4007e6:	d1f2      	bne.n	4007ce <gfx_mono_ssd1306_init+0x1e>
  4007e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007ec:	204009f0 	.word	0x204009f0
  4007f0:	00400539 	.word	0x00400539
  4007f4:	004008b1 	.word	0x004008b1
  4007f8:	00400871 	.word	0x00400871
  4007fc:	00400761 	.word	0x00400761

00400800 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400800:	09c3      	lsrs	r3, r0, #7
  400802:	d12a      	bne.n	40085a <gfx_mono_ssd1306_draw_pixel+0x5a>
  400804:	291f      	cmp	r1, #31
  400806:	d828      	bhi.n	40085a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40080c:	4614      	mov	r4, r2
  40080e:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400810:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400812:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400816:	2201      	movs	r2, #1
  400818:	fa02 f701 	lsl.w	r7, r2, r1
  40081c:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400820:	4601      	mov	r1, r0
  400822:	4630      	mov	r0, r6
  400824:	4b0d      	ldr	r3, [pc, #52]	; (40085c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400826:	4798      	blx	r3
  400828:	4602      	mov	r2, r0
	switch (color) {
  40082a:	2c01      	cmp	r4, #1
  40082c:	d009      	beq.n	400842 <gfx_mono_ssd1306_draw_pixel+0x42>
  40082e:	b164      	cbz	r4, 40084a <gfx_mono_ssd1306_draw_pixel+0x4a>
  400830:	2c02      	cmp	r4, #2
  400832:	d00e      	beq.n	400852 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400834:	2300      	movs	r3, #0
  400836:	4629      	mov	r1, r5
  400838:	4630      	mov	r0, r6
  40083a:	4c09      	ldr	r4, [pc, #36]	; (400860 <gfx_mono_ssd1306_draw_pixel+0x60>)
  40083c:	47a0      	blx	r4
  40083e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400842:	ea48 0200 	orr.w	r2, r8, r0
  400846:	b2d2      	uxtb	r2, r2
		break;
  400848:	e7f4      	b.n	400834 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40084a:	ea20 0207 	bic.w	r2, r0, r7
  40084e:	b2d2      	uxtb	r2, r2
		break;
  400850:	e7f0      	b.n	400834 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400852:	ea88 0200 	eor.w	r2, r8, r0
  400856:	b2d2      	uxtb	r2, r2
		break;
  400858:	e7ec      	b.n	400834 <gfx_mono_ssd1306_draw_pixel+0x34>
  40085a:	4770      	bx	lr
  40085c:	00400555 	.word	0x00400555
  400860:	00400761 	.word	0x00400761

00400864 <gfx_mono_ssd1306_get_byte>:
{
  400864:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400866:	4b01      	ldr	r3, [pc, #4]	; (40086c <gfx_mono_ssd1306_get_byte+0x8>)
  400868:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40086a:	bd08      	pop	{r3, pc}
  40086c:	00400555 	.word	0x00400555

00400870 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400870:	b538      	push	{r3, r4, r5, lr}
  400872:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400874:	2208      	movs	r2, #8
  400876:	4b09      	ldr	r3, [pc, #36]	; (40089c <ssd1306_write_command+0x2c>)
  400878:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40087a:	4c09      	ldr	r4, [pc, #36]	; (4008a0 <ssd1306_write_command+0x30>)
  40087c:	2101      	movs	r1, #1
  40087e:	4620      	mov	r0, r4
  400880:	4b08      	ldr	r3, [pc, #32]	; (4008a4 <ssd1306_write_command+0x34>)
  400882:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400884:	2301      	movs	r3, #1
  400886:	461a      	mov	r2, r3
  400888:	4629      	mov	r1, r5
  40088a:	4620      	mov	r0, r4
  40088c:	4c06      	ldr	r4, [pc, #24]	; (4008a8 <ssd1306_write_command+0x38>)
  40088e:	47a0      	blx	r4
	delay_us(10);
  400890:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400894:	4b05      	ldr	r3, [pc, #20]	; (4008ac <ssd1306_write_command+0x3c>)
  400896:	4798      	blx	r3
  400898:	bd38      	pop	{r3, r4, r5, pc}
  40089a:	bf00      	nop
  40089c:	400e1000 	.word	0x400e1000
  4008a0:	40008000 	.word	0x40008000
  4008a4:	00400411 	.word	0x00400411
  4008a8:	00400427 	.word	0x00400427
  4008ac:	20400001 	.word	0x20400001

004008b0 <ssd1306_init>:
{
  4008b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008b4:	4d66      	ldr	r5, [pc, #408]	; (400a50 <ssd1306_init+0x1a0>)
  4008b6:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4008ba:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008bc:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008c0:	4b64      	ldr	r3, [pc, #400]	; (400a54 <ssd1306_init+0x1a4>)
  4008c2:	2708      	movs	r7, #8
  4008c4:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008c6:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008ca:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008cc:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008d0:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008d2:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008d4:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008d8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4008da:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008de:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008e0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4008e2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008e6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4008e8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008ea:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008ee:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008f0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008f2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4008f8:	f022 0208 	bic.w	r2, r2, #8
  4008fc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008fe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400900:	f022 0208 	bic.w	r2, r2, #8
  400904:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400906:	601f      	str	r7, [r3, #0]
  400908:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40090a:	631f      	str	r7, [r3, #48]	; 0x30
  40090c:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40090e:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a8c <ssd1306_init+0x1dc>
  400912:	2300      	movs	r3, #0
  400914:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400918:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40091c:	4640      	mov	r0, r8
  40091e:	4c4e      	ldr	r4, [pc, #312]	; (400a58 <ssd1306_init+0x1a8>)
  400920:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400922:	2300      	movs	r3, #0
  400924:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400928:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40092c:	4640      	mov	r0, r8
  40092e:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400930:	2300      	movs	r3, #0
  400932:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400936:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40093a:	4640      	mov	r0, r8
  40093c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40093e:	2300      	movs	r3, #0
  400940:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400944:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400948:	4640      	mov	r0, r8
  40094a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40094c:	2300      	movs	r3, #0
  40094e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400952:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400956:	4640      	mov	r0, r8
  400958:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40095a:	2300      	movs	r3, #0
  40095c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400960:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400964:	4640      	mov	r0, r8
  400966:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400968:	4c3c      	ldr	r4, [pc, #240]	; (400a5c <ssd1306_init+0x1ac>)
  40096a:	f04f 0902 	mov.w	r9, #2
  40096e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400972:	f04f 0880 	mov.w	r8, #128	; 0x80
  400976:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40097a:	6863      	ldr	r3, [r4, #4]
  40097c:	f043 0301 	orr.w	r3, r3, #1
  400980:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400982:	463a      	mov	r2, r7
  400984:	2101      	movs	r1, #1
  400986:	4620      	mov	r0, r4
  400988:	4b35      	ldr	r3, [pc, #212]	; (400a60 <ssd1306_init+0x1b0>)
  40098a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40098c:	2200      	movs	r2, #0
  40098e:	2101      	movs	r1, #1
  400990:	4620      	mov	r0, r4
  400992:	4b34      	ldr	r3, [pc, #208]	; (400a64 <ssd1306_init+0x1b4>)
  400994:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400996:	2200      	movs	r2, #0
  400998:	2101      	movs	r1, #1
  40099a:	4620      	mov	r0, r4
  40099c:	4b32      	ldr	r3, [pc, #200]	; (400a68 <ssd1306_init+0x1b8>)
  40099e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4009a0:	6863      	ldr	r3, [r4, #4]
  4009a2:	f023 0302 	bic.w	r3, r3, #2
  4009a6:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4009a8:	2200      	movs	r2, #0
  4009aa:	2101      	movs	r1, #1
  4009ac:	4620      	mov	r0, r4
  4009ae:	4b2f      	ldr	r3, [pc, #188]	; (400a6c <ssd1306_init+0x1bc>)
  4009b0:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4009b2:	6863      	ldr	r3, [r4, #4]
  4009b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4009b8:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4009ba:	6863      	ldr	r3, [r4, #4]
  4009bc:	f043 0310 	orr.w	r3, r3, #16
  4009c0:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4009c2:	492b      	ldr	r1, [pc, #172]	; (400a70 <ssd1306_init+0x1c0>)
  4009c4:	482b      	ldr	r0, [pc, #172]	; (400a74 <ssd1306_init+0x1c4>)
  4009c6:	4b2c      	ldr	r3, [pc, #176]	; (400a78 <ssd1306_init+0x1c8>)
  4009c8:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4009ca:	b2c2      	uxtb	r2, r0
  4009cc:	2101      	movs	r1, #1
  4009ce:	4620      	mov	r0, r4
  4009d0:	4b2a      	ldr	r3, [pc, #168]	; (400a7c <ssd1306_init+0x1cc>)
  4009d2:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4009d4:	4620      	mov	r0, r4
  4009d6:	4b2a      	ldr	r3, [pc, #168]	; (400a80 <ssd1306_init+0x1d0>)
  4009d8:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009da:	2301      	movs	r3, #1
  4009dc:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4009de:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4009e0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009e4:	4c27      	ldr	r4, [pc, #156]	; (400a84 <ssd1306_init+0x1d4>)
  4009e6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009e8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4009ea:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009ee:	47a0      	blx	r4
  4009f0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4009f2:	20a8      	movs	r0, #168	; 0xa8
  4009f4:	4c24      	ldr	r4, [pc, #144]	; (400a88 <ssd1306_init+0x1d8>)
  4009f6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4009f8:	201f      	movs	r0, #31
  4009fa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4009fc:	20d3      	movs	r0, #211	; 0xd3
  4009fe:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400a00:	2000      	movs	r0, #0
  400a02:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400a04:	2040      	movs	r0, #64	; 0x40
  400a06:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400a08:	20a1      	movs	r0, #161	; 0xa1
  400a0a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400a0c:	20c8      	movs	r0, #200	; 0xc8
  400a0e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400a10:	20da      	movs	r0, #218	; 0xda
  400a12:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400a14:	4648      	mov	r0, r9
  400a16:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400a18:	2081      	movs	r0, #129	; 0x81
  400a1a:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400a1c:	208f      	movs	r0, #143	; 0x8f
  400a1e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400a20:	20a4      	movs	r0, #164	; 0xa4
  400a22:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400a24:	20a6      	movs	r0, #166	; 0xa6
  400a26:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400a28:	20d5      	movs	r0, #213	; 0xd5
  400a2a:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400a2c:	4640      	mov	r0, r8
  400a2e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400a30:	208d      	movs	r0, #141	; 0x8d
  400a32:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400a34:	2014      	movs	r0, #20
  400a36:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400a38:	20db      	movs	r0, #219	; 0xdb
  400a3a:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400a3c:	2040      	movs	r0, #64	; 0x40
  400a3e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400a40:	20d9      	movs	r0, #217	; 0xd9
  400a42:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400a44:	20f1      	movs	r0, #241	; 0xf1
  400a46:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400a48:	20af      	movs	r0, #175	; 0xaf
  400a4a:	47a0      	blx	r4
  400a4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a50:	400e1200 	.word	0x400e1200
  400a54:	400e1000 	.word	0x400e1000
  400a58:	00400dad 	.word	0x00400dad
  400a5c:	40008000 	.word	0x40008000
  400a60:	00400497 	.word	0x00400497
  400a64:	0040045b 	.word	0x0040045b
  400a68:	00400479 	.word	0x00400479
  400a6c:	004004dd 	.word	0x004004dd
  400a70:	08f0d180 	.word	0x08f0d180
  400a74:	001e8480 	.word	0x001e8480
  400a78:	004004f1 	.word	0x004004f1
  400a7c:	00400507 	.word	0x00400507
  400a80:	004003e5 	.word	0x004003e5
  400a84:	20400001 	.word	0x20400001
  400a88:	00400871 	.word	0x00400871
  400a8c:	400e1400 	.word	0x400e1400

00400a90 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a90:	b538      	push	{r3, r4, r5, lr}
  400a92:	4605      	mov	r5, r0
  400a94:	2208      	movs	r2, #8
  400a96:	4b09      	ldr	r3, [pc, #36]	; (400abc <ssd1306_write_data+0x2c>)
  400a98:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a9a:	4c09      	ldr	r4, [pc, #36]	; (400ac0 <ssd1306_write_data+0x30>)
  400a9c:	2101      	movs	r1, #1
  400a9e:	4620      	mov	r0, r4
  400aa0:	4b08      	ldr	r3, [pc, #32]	; (400ac4 <ssd1306_write_data+0x34>)
  400aa2:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400aa4:	2301      	movs	r3, #1
  400aa6:	461a      	mov	r2, r3
  400aa8:	4629      	mov	r1, r5
  400aaa:	4620      	mov	r0, r4
  400aac:	4c06      	ldr	r4, [pc, #24]	; (400ac8 <ssd1306_write_data+0x38>)
  400aae:	47a0      	blx	r4
	delay_us(10);
  400ab0:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400ab4:	4b05      	ldr	r3, [pc, #20]	; (400acc <ssd1306_write_data+0x3c>)
  400ab6:	4798      	blx	r3
  400ab8:	bd38      	pop	{r3, r4, r5, pc}
  400aba:	bf00      	nop
  400abc:	400e1000 	.word	0x400e1000
  400ac0:	40008000 	.word	0x40008000
  400ac4:	00400411 	.word	0x00400411
  400ac8:	00400427 	.word	0x00400427
  400acc:	20400001 	.word	0x20400001

00400ad0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400ad0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400ad2:	4810      	ldr	r0, [pc, #64]	; (400b14 <sysclk_init+0x44>)
  400ad4:	4b10      	ldr	r3, [pc, #64]	; (400b18 <sysclk_init+0x48>)
  400ad6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400ad8:	213e      	movs	r1, #62	; 0x3e
  400ada:	2000      	movs	r0, #0
  400adc:	4b0f      	ldr	r3, [pc, #60]	; (400b1c <sysclk_init+0x4c>)
  400ade:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ae0:	4c0f      	ldr	r4, [pc, #60]	; (400b20 <sysclk_init+0x50>)
  400ae2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ae4:	2800      	cmp	r0, #0
  400ae6:	d0fc      	beq.n	400ae2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ae8:	4b0e      	ldr	r3, [pc, #56]	; (400b24 <sysclk_init+0x54>)
  400aea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400aec:	4a0e      	ldr	r2, [pc, #56]	; (400b28 <sysclk_init+0x58>)
  400aee:	4b0f      	ldr	r3, [pc, #60]	; (400b2c <sysclk_init+0x5c>)
  400af0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400af2:	4c0f      	ldr	r4, [pc, #60]	; (400b30 <sysclk_init+0x60>)
  400af4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400af6:	2800      	cmp	r0, #0
  400af8:	d0fc      	beq.n	400af4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400afa:	2002      	movs	r0, #2
  400afc:	4b0d      	ldr	r3, [pc, #52]	; (400b34 <sysclk_init+0x64>)
  400afe:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b00:	2000      	movs	r0, #0
  400b02:	4b0d      	ldr	r3, [pc, #52]	; (400b38 <sysclk_init+0x68>)
  400b04:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b06:	4b0d      	ldr	r3, [pc, #52]	; (400b3c <sysclk_init+0x6c>)
  400b08:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b0a:	4802      	ldr	r0, [pc, #8]	; (400b14 <sysclk_init+0x44>)
  400b0c:	4b02      	ldr	r3, [pc, #8]	; (400b18 <sysclk_init+0x48>)
  400b0e:	4798      	blx	r3
  400b10:	bd10      	pop	{r4, pc}
  400b12:	bf00      	nop
  400b14:	11e1a300 	.word	0x11e1a300
  400b18:	004015bd 	.word	0x004015bd
  400b1c:	00401049 	.word	0x00401049
  400b20:	0040109d 	.word	0x0040109d
  400b24:	004010ad 	.word	0x004010ad
  400b28:	20183f01 	.word	0x20183f01
  400b2c:	400e0600 	.word	0x400e0600
  400b30:	004010bd 	.word	0x004010bd
  400b34:	00400fad 	.word	0x00400fad
  400b38:	00400fe5 	.word	0x00400fe5
  400b3c:	004014b1 	.word	0x004014b1

00400b40 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400b42:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b46:	4b48      	ldr	r3, [pc, #288]	; (400c68 <board_init+0x128>)
  400b48:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b4e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400b52:	4b46      	ldr	r3, [pc, #280]	; (400c6c <board_init+0x12c>)
  400b54:	2200      	movs	r2, #0
  400b56:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400b5a:	695a      	ldr	r2, [r3, #20]
  400b5c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400b60:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400b62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b66:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400b6a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400b6e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400b72:	f007 0007 	and.w	r0, r7, #7
  400b76:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400b78:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400b7c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400b80:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400b84:	f3bf 8f4f 	dsb	sy
  400b88:	f04f 34ff 	mov.w	r4, #4294967295
  400b8c:	fa04 fc00 	lsl.w	ip, r4, r0
  400b90:	fa06 f000 	lsl.w	r0, r6, r0
  400b94:	fa04 f40e 	lsl.w	r4, r4, lr
  400b98:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400b9c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400b9e:	463a      	mov	r2, r7
  400ba0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400ba2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400ba6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400baa:	3a01      	subs	r2, #1
  400bac:	4423      	add	r3, r4
  400bae:	f1b2 3fff 	cmp.w	r2, #4294967295
  400bb2:	d1f6      	bne.n	400ba2 <board_init+0x62>
        } while(sets--);
  400bb4:	3e01      	subs	r6, #1
  400bb6:	4460      	add	r0, ip
  400bb8:	f1b6 3fff 	cmp.w	r6, #4294967295
  400bbc:	d1ef      	bne.n	400b9e <board_init+0x5e>
  400bbe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400bc2:	4b2a      	ldr	r3, [pc, #168]	; (400c6c <board_init+0x12c>)
  400bc4:	695a      	ldr	r2, [r3, #20]
  400bc6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400bca:	615a      	str	r2, [r3, #20]
  400bcc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bd0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400bd4:	4a26      	ldr	r2, [pc, #152]	; (400c70 <board_init+0x130>)
  400bd6:	4927      	ldr	r1, [pc, #156]	; (400c74 <board_init+0x134>)
  400bd8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400bda:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400bde:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400be0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400be4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400be8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400bec:	f022 0201 	bic.w	r2, r2, #1
  400bf0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400bf4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400bf8:	f022 0201 	bic.w	r2, r2, #1
  400bfc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400c00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c04:	f3bf 8f6f 	isb	sy
  400c08:	200a      	movs	r0, #10
  400c0a:	4c1b      	ldr	r4, [pc, #108]	; (400c78 <board_init+0x138>)
  400c0c:	47a0      	blx	r4
  400c0e:	200b      	movs	r0, #11
  400c10:	47a0      	blx	r4
  400c12:	200c      	movs	r0, #12
  400c14:	47a0      	blx	r4
  400c16:	2010      	movs	r0, #16
  400c18:	47a0      	blx	r4
  400c1a:	2011      	movs	r0, #17
  400c1c:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400c1e:	4b17      	ldr	r3, [pc, #92]	; (400c7c <board_init+0x13c>)
  400c20:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c24:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c26:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c2a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400c2c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400c30:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400c34:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c36:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400c3a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400c3c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400c40:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400c42:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400c44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400c48:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400c4a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c4e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400c50:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400c52:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c56:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400c58:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400c5c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400c60:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400c64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c66:	bf00      	nop
  400c68:	400e1850 	.word	0x400e1850
  400c6c:	e000ed00 	.word	0xe000ed00
  400c70:	400e0c00 	.word	0x400e0c00
  400c74:	5a00080c 	.word	0x5a00080c
  400c78:	004010cd 	.word	0x004010cd
  400c7c:	400e1200 	.word	0x400e1200

00400c80 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400c80:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400c84:	0053      	lsls	r3, r2, #1
  400c86:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c8a:	fbb2 f2f3 	udiv	r2, r2, r3
  400c8e:	3a01      	subs	r2, #1
  400c90:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400c94:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400c98:	4770      	bx	lr

00400c9a <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400c9a:	6301      	str	r1, [r0, #48]	; 0x30
  400c9c:	4770      	bx	lr

00400c9e <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400c9e:	6341      	str	r1, [r0, #52]	; 0x34
  400ca0:	4770      	bx	lr

00400ca2 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400ca2:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400ca6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400caa:	d105      	bne.n	400cb8 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400cac:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400cae:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400cb0:	bf14      	ite	ne
  400cb2:	2001      	movne	r0, #1
  400cb4:	2000      	moveq	r0, #0
  400cb6:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400cb8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400cba:	e7f8      	b.n	400cae <pio_get+0xc>

00400cbc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cbc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cbe:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cc2:	d03a      	beq.n	400d3a <pio_set_peripheral+0x7e>
  400cc4:	d813      	bhi.n	400cee <pio_set_peripheral+0x32>
  400cc6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cca:	d025      	beq.n	400d18 <pio_set_peripheral+0x5c>
  400ccc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cd0:	d10a      	bne.n	400ce8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cd2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cd4:	4313      	orrs	r3, r2
  400cd6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400cd8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cda:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400cdc:	400b      	ands	r3, r1
  400cde:	ea23 0302 	bic.w	r3, r3, r2
  400ce2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ce4:	6042      	str	r2, [r0, #4]
  400ce6:	4770      	bx	lr
	switch (ul_type) {
  400ce8:	2900      	cmp	r1, #0
  400cea:	d1fb      	bne.n	400ce4 <pio_set_peripheral+0x28>
  400cec:	4770      	bx	lr
  400cee:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cf2:	d021      	beq.n	400d38 <pio_set_peripheral+0x7c>
  400cf4:	d809      	bhi.n	400d0a <pio_set_peripheral+0x4e>
  400cf6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cfa:	d1f3      	bne.n	400ce4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cfc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cfe:	4313      	orrs	r3, r2
  400d00:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d02:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d04:	4313      	orrs	r3, r2
  400d06:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d08:	e7ec      	b.n	400ce4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d0a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d0e:	d013      	beq.n	400d38 <pio_set_peripheral+0x7c>
  400d10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d14:	d010      	beq.n	400d38 <pio_set_peripheral+0x7c>
  400d16:	e7e5      	b.n	400ce4 <pio_set_peripheral+0x28>
{
  400d18:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d1a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d1c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d1e:	43d3      	mvns	r3, r2
  400d20:	4021      	ands	r1, r4
  400d22:	461c      	mov	r4, r3
  400d24:	4019      	ands	r1, r3
  400d26:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d28:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d2a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d2c:	400b      	ands	r3, r1
  400d2e:	4023      	ands	r3, r4
  400d30:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d32:	6042      	str	r2, [r0, #4]
}
  400d34:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d38:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d3a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d3c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d3e:	400b      	ands	r3, r1
  400d40:	ea23 0302 	bic.w	r3, r3, r2
  400d44:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d46:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d48:	4313      	orrs	r3, r2
  400d4a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d4c:	e7ca      	b.n	400ce4 <pio_set_peripheral+0x28>

00400d4e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d4e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d50:	f012 0f01 	tst.w	r2, #1
  400d54:	d10d      	bne.n	400d72 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400d56:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d58:	f012 0f0a 	tst.w	r2, #10
  400d5c:	d00b      	beq.n	400d76 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400d5e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400d60:	f012 0f02 	tst.w	r2, #2
  400d64:	d109      	bne.n	400d7a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d66:	f012 0f08 	tst.w	r2, #8
  400d6a:	d008      	beq.n	400d7e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400d6c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400d70:	e005      	b.n	400d7e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400d72:	6641      	str	r1, [r0, #100]	; 0x64
  400d74:	e7f0      	b.n	400d58 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400d76:	6241      	str	r1, [r0, #36]	; 0x24
  400d78:	e7f2      	b.n	400d60 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400d7a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400d7e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d80:	6001      	str	r1, [r0, #0]
  400d82:	4770      	bx	lr

00400d84 <pio_set_output>:
{
  400d84:	b410      	push	{r4}
  400d86:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400d88:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d8a:	b94c      	cbnz	r4, 400da0 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400d8c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400d8e:	b14b      	cbz	r3, 400da4 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400d90:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400d92:	b94a      	cbnz	r2, 400da8 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400d94:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400d96:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400d98:	6001      	str	r1, [r0, #0]
}
  400d9a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d9e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400da0:	6641      	str	r1, [r0, #100]	; 0x64
  400da2:	e7f4      	b.n	400d8e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400da4:	6541      	str	r1, [r0, #84]	; 0x54
  400da6:	e7f4      	b.n	400d92 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400da8:	6301      	str	r1, [r0, #48]	; 0x30
  400daa:	e7f4      	b.n	400d96 <pio_set_output+0x12>

00400dac <pio_configure>:
{
  400dac:	b570      	push	{r4, r5, r6, lr}
  400dae:	b082      	sub	sp, #8
  400db0:	4605      	mov	r5, r0
  400db2:	4616      	mov	r6, r2
  400db4:	461c      	mov	r4, r3
	switch (ul_type) {
  400db6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dba:	d014      	beq.n	400de6 <pio_configure+0x3a>
  400dbc:	d90a      	bls.n	400dd4 <pio_configure+0x28>
  400dbe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400dc2:	d024      	beq.n	400e0e <pio_configure+0x62>
  400dc4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400dc8:	d021      	beq.n	400e0e <pio_configure+0x62>
  400dca:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dce:	d017      	beq.n	400e00 <pio_configure+0x54>
		return 0;
  400dd0:	2000      	movs	r0, #0
  400dd2:	e01a      	b.n	400e0a <pio_configure+0x5e>
	switch (ul_type) {
  400dd4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dd8:	d005      	beq.n	400de6 <pio_configure+0x3a>
  400dda:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dde:	d002      	beq.n	400de6 <pio_configure+0x3a>
  400de0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400de4:	d1f4      	bne.n	400dd0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400de6:	4632      	mov	r2, r6
  400de8:	4628      	mov	r0, r5
  400dea:	4b11      	ldr	r3, [pc, #68]	; (400e30 <pio_configure+0x84>)
  400dec:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400dee:	f014 0f01 	tst.w	r4, #1
  400df2:	d102      	bne.n	400dfa <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400df4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400df6:	2001      	movs	r0, #1
  400df8:	e007      	b.n	400e0a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400dfa:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400dfc:	2001      	movs	r0, #1
  400dfe:	e004      	b.n	400e0a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e00:	461a      	mov	r2, r3
  400e02:	4631      	mov	r1, r6
  400e04:	4b0b      	ldr	r3, [pc, #44]	; (400e34 <pio_configure+0x88>)
  400e06:	4798      	blx	r3
	return 1;
  400e08:	2001      	movs	r0, #1
}
  400e0a:	b002      	add	sp, #8
  400e0c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400e0e:	f004 0301 	and.w	r3, r4, #1
  400e12:	9300      	str	r3, [sp, #0]
  400e14:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e18:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e1c:	bf14      	ite	ne
  400e1e:	2200      	movne	r2, #0
  400e20:	2201      	moveq	r2, #1
  400e22:	4631      	mov	r1, r6
  400e24:	4628      	mov	r0, r5
  400e26:	4c04      	ldr	r4, [pc, #16]	; (400e38 <pio_configure+0x8c>)
  400e28:	47a0      	blx	r4
	return 1;
  400e2a:	2001      	movs	r0, #1
		break;
  400e2c:	e7ed      	b.n	400e0a <pio_configure+0x5e>
  400e2e:	bf00      	nop
  400e30:	00400cbd 	.word	0x00400cbd
  400e34:	00400d4f 	.word	0x00400d4f
  400e38:	00400d85 	.word	0x00400d85

00400e3c <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400e3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400e3e:	420b      	tst	r3, r1
}
  400e40:	bf14      	ite	ne
  400e42:	2001      	movne	r0, #1
  400e44:	2000      	moveq	r0, #0
  400e46:	4770      	bx	lr

00400e48 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400e48:	f012 0f10 	tst.w	r2, #16
  400e4c:	d012      	beq.n	400e74 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400e4e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400e52:	f012 0f20 	tst.w	r2, #32
  400e56:	d007      	beq.n	400e68 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400e58:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400e5c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400e60:	d005      	beq.n	400e6e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400e62:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400e66:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400e68:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400e6c:	e7f6      	b.n	400e5c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400e6e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400e72:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400e74:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400e78:	4770      	bx	lr

00400e7a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400e7a:	6401      	str	r1, [r0, #64]	; 0x40
  400e7c:	4770      	bx	lr

00400e7e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e7e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e80:	4770      	bx	lr

00400e82 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e82:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e84:	4770      	bx	lr
	...

00400e88 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e8c:	4604      	mov	r4, r0
  400e8e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e90:	4b0e      	ldr	r3, [pc, #56]	; (400ecc <pio_handler_process+0x44>)
  400e92:	4798      	blx	r3
  400e94:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e96:	4620      	mov	r0, r4
  400e98:	4b0d      	ldr	r3, [pc, #52]	; (400ed0 <pio_handler_process+0x48>)
  400e9a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e9c:	4005      	ands	r5, r0
  400e9e:	d013      	beq.n	400ec8 <pio_handler_process+0x40>
  400ea0:	4c0c      	ldr	r4, [pc, #48]	; (400ed4 <pio_handler_process+0x4c>)
  400ea2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ea6:	e003      	b.n	400eb0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ea8:	42b4      	cmp	r4, r6
  400eaa:	d00d      	beq.n	400ec8 <pio_handler_process+0x40>
  400eac:	3410      	adds	r4, #16
		while (status != 0) {
  400eae:	b15d      	cbz	r5, 400ec8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400eb0:	6820      	ldr	r0, [r4, #0]
  400eb2:	4540      	cmp	r0, r8
  400eb4:	d1f8      	bne.n	400ea8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400eb6:	6861      	ldr	r1, [r4, #4]
  400eb8:	4229      	tst	r1, r5
  400eba:	d0f5      	beq.n	400ea8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ebc:	68e3      	ldr	r3, [r4, #12]
  400ebe:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ec0:	6863      	ldr	r3, [r4, #4]
  400ec2:	ea25 0503 	bic.w	r5, r5, r3
  400ec6:	e7ef      	b.n	400ea8 <pio_handler_process+0x20>
  400ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ecc:	00400e7f 	.word	0x00400e7f
  400ed0:	00400e83 	.word	0x00400e83
  400ed4:	20400bf0 	.word	0x20400bf0

00400ed8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400eda:	4c18      	ldr	r4, [pc, #96]	; (400f3c <pio_handler_set+0x64>)
  400edc:	6826      	ldr	r6, [r4, #0]
  400ede:	2e06      	cmp	r6, #6
  400ee0:	d82a      	bhi.n	400f38 <pio_handler_set+0x60>
  400ee2:	f04f 0c00 	mov.w	ip, #0
  400ee6:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ee8:	4f15      	ldr	r7, [pc, #84]	; (400f40 <pio_handler_set+0x68>)
  400eea:	e004      	b.n	400ef6 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400eec:	3401      	adds	r4, #1
  400eee:	b2e4      	uxtb	r4, r4
  400ef0:	46a4      	mov	ip, r4
  400ef2:	42a6      	cmp	r6, r4
  400ef4:	d309      	bcc.n	400f0a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400ef6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ef8:	0125      	lsls	r5, r4, #4
  400efa:	597d      	ldr	r5, [r7, r5]
  400efc:	428d      	cmp	r5, r1
  400efe:	d1f5      	bne.n	400eec <pio_handler_set+0x14>
  400f00:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400f04:	686d      	ldr	r5, [r5, #4]
  400f06:	4295      	cmp	r5, r2
  400f08:	d1f0      	bne.n	400eec <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f0a:	4d0d      	ldr	r5, [pc, #52]	; (400f40 <pio_handler_set+0x68>)
  400f0c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400f10:	eb05 040e 	add.w	r4, r5, lr
  400f14:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400f18:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400f1a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400f1c:	9906      	ldr	r1, [sp, #24]
  400f1e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400f20:	3601      	adds	r6, #1
  400f22:	4566      	cmp	r6, ip
  400f24:	d005      	beq.n	400f32 <pio_handler_set+0x5a>
  400f26:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f28:	461a      	mov	r2, r3
  400f2a:	4b06      	ldr	r3, [pc, #24]	; (400f44 <pio_handler_set+0x6c>)
  400f2c:	4798      	blx	r3

	return 0;
  400f2e:	2000      	movs	r0, #0
  400f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400f32:	4902      	ldr	r1, [pc, #8]	; (400f3c <pio_handler_set+0x64>)
  400f34:	600e      	str	r6, [r1, #0]
  400f36:	e7f6      	b.n	400f26 <pio_handler_set+0x4e>
		return 1;
  400f38:	2001      	movs	r0, #1
}
  400f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f3c:	20400c60 	.word	0x20400c60
  400f40:	20400bf0 	.word	0x20400bf0
  400f44:	00400e49 	.word	0x00400e49

00400f48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f48:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f4a:	210a      	movs	r1, #10
  400f4c:	4801      	ldr	r0, [pc, #4]	; (400f54 <PIOA_Handler+0xc>)
  400f4e:	4b02      	ldr	r3, [pc, #8]	; (400f58 <PIOA_Handler+0x10>)
  400f50:	4798      	blx	r3
  400f52:	bd08      	pop	{r3, pc}
  400f54:	400e0e00 	.word	0x400e0e00
  400f58:	00400e89 	.word	0x00400e89

00400f5c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f5c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f5e:	210b      	movs	r1, #11
  400f60:	4801      	ldr	r0, [pc, #4]	; (400f68 <PIOB_Handler+0xc>)
  400f62:	4b02      	ldr	r3, [pc, #8]	; (400f6c <PIOB_Handler+0x10>)
  400f64:	4798      	blx	r3
  400f66:	bd08      	pop	{r3, pc}
  400f68:	400e1000 	.word	0x400e1000
  400f6c:	00400e89 	.word	0x00400e89

00400f70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f70:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f72:	210c      	movs	r1, #12
  400f74:	4801      	ldr	r0, [pc, #4]	; (400f7c <PIOC_Handler+0xc>)
  400f76:	4b02      	ldr	r3, [pc, #8]	; (400f80 <PIOC_Handler+0x10>)
  400f78:	4798      	blx	r3
  400f7a:	bd08      	pop	{r3, pc}
  400f7c:	400e1200 	.word	0x400e1200
  400f80:	00400e89 	.word	0x00400e89

00400f84 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f84:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f86:	2110      	movs	r1, #16
  400f88:	4801      	ldr	r0, [pc, #4]	; (400f90 <PIOD_Handler+0xc>)
  400f8a:	4b02      	ldr	r3, [pc, #8]	; (400f94 <PIOD_Handler+0x10>)
  400f8c:	4798      	blx	r3
  400f8e:	bd08      	pop	{r3, pc}
  400f90:	400e1400 	.word	0x400e1400
  400f94:	00400e89 	.word	0x00400e89

00400f98 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f98:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f9a:	2111      	movs	r1, #17
  400f9c:	4801      	ldr	r0, [pc, #4]	; (400fa4 <PIOE_Handler+0xc>)
  400f9e:	4b02      	ldr	r3, [pc, #8]	; (400fa8 <PIOE_Handler+0x10>)
  400fa0:	4798      	blx	r3
  400fa2:	bd08      	pop	{r3, pc}
  400fa4:	400e1600 	.word	0x400e1600
  400fa8:	00400e89 	.word	0x00400e89

00400fac <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400fac:	2803      	cmp	r0, #3
  400fae:	d011      	beq.n	400fd4 <pmc_mck_set_division+0x28>
  400fb0:	2804      	cmp	r0, #4
  400fb2:	d012      	beq.n	400fda <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fb4:	2802      	cmp	r0, #2
  400fb6:	bf0c      	ite	eq
  400fb8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400fbc:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400fbe:	4a08      	ldr	r2, [pc, #32]	; (400fe0 <pmc_mck_set_division+0x34>)
  400fc0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400fc6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400fc8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fca:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fcc:	f013 0f08 	tst.w	r3, #8
  400fd0:	d0fb      	beq.n	400fca <pmc_mck_set_division+0x1e>
}
  400fd2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fd4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400fd8:	e7f1      	b.n	400fbe <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fda:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400fde:	e7ee      	b.n	400fbe <pmc_mck_set_division+0x12>
  400fe0:	400e0600 	.word	0x400e0600

00400fe4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fe4:	4a17      	ldr	r2, [pc, #92]	; (401044 <pmc_switch_mck_to_pllack+0x60>)
  400fe6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fec:	4318      	orrs	r0, r3
  400fee:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ff0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ff2:	f013 0f08 	tst.w	r3, #8
  400ff6:	d10a      	bne.n	40100e <pmc_switch_mck_to_pllack+0x2a>
  400ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ffc:	4911      	ldr	r1, [pc, #68]	; (401044 <pmc_switch_mck_to_pllack+0x60>)
  400ffe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401000:	f012 0f08 	tst.w	r2, #8
  401004:	d103      	bne.n	40100e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401006:	3b01      	subs	r3, #1
  401008:	d1f9      	bne.n	400ffe <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40100a:	2001      	movs	r0, #1
  40100c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40100e:	4a0d      	ldr	r2, [pc, #52]	; (401044 <pmc_switch_mck_to_pllack+0x60>)
  401010:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401012:	f023 0303 	bic.w	r3, r3, #3
  401016:	f043 0302 	orr.w	r3, r3, #2
  40101a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40101c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40101e:	f013 0f08 	tst.w	r3, #8
  401022:	d10a      	bne.n	40103a <pmc_switch_mck_to_pllack+0x56>
  401024:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401028:	4906      	ldr	r1, [pc, #24]	; (401044 <pmc_switch_mck_to_pllack+0x60>)
  40102a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40102c:	f012 0f08 	tst.w	r2, #8
  401030:	d105      	bne.n	40103e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401032:	3b01      	subs	r3, #1
  401034:	d1f9      	bne.n	40102a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401036:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401038:	4770      	bx	lr
	return 0;
  40103a:	2000      	movs	r0, #0
  40103c:	4770      	bx	lr
  40103e:	2000      	movs	r0, #0
  401040:	4770      	bx	lr
  401042:	bf00      	nop
  401044:	400e0600 	.word	0x400e0600

00401048 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401048:	b9a0      	cbnz	r0, 401074 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40104a:	480e      	ldr	r0, [pc, #56]	; (401084 <pmc_switch_mainck_to_xtal+0x3c>)
  40104c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40104e:	0209      	lsls	r1, r1, #8
  401050:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401052:	4a0d      	ldr	r2, [pc, #52]	; (401088 <pmc_switch_mainck_to_xtal+0x40>)
  401054:	401a      	ands	r2, r3
  401056:	4b0d      	ldr	r3, [pc, #52]	; (40108c <pmc_switch_mainck_to_xtal+0x44>)
  401058:	4313      	orrs	r3, r2
  40105a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40105c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40105e:	4602      	mov	r2, r0
  401060:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401062:	f013 0f01 	tst.w	r3, #1
  401066:	d0fb      	beq.n	401060 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401068:	4a06      	ldr	r2, [pc, #24]	; (401084 <pmc_switch_mainck_to_xtal+0x3c>)
  40106a:	6a11      	ldr	r1, [r2, #32]
  40106c:	4b08      	ldr	r3, [pc, #32]	; (401090 <pmc_switch_mainck_to_xtal+0x48>)
  40106e:	430b      	orrs	r3, r1
  401070:	6213      	str	r3, [r2, #32]
  401072:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401074:	4903      	ldr	r1, [pc, #12]	; (401084 <pmc_switch_mainck_to_xtal+0x3c>)
  401076:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401078:	4a06      	ldr	r2, [pc, #24]	; (401094 <pmc_switch_mainck_to_xtal+0x4c>)
  40107a:	401a      	ands	r2, r3
  40107c:	4b06      	ldr	r3, [pc, #24]	; (401098 <pmc_switch_mainck_to_xtal+0x50>)
  40107e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401080:	620b      	str	r3, [r1, #32]
  401082:	4770      	bx	lr
  401084:	400e0600 	.word	0x400e0600
  401088:	ffc8fffc 	.word	0xffc8fffc
  40108c:	00370001 	.word	0x00370001
  401090:	01370000 	.word	0x01370000
  401094:	fec8fffc 	.word	0xfec8fffc
  401098:	01370002 	.word	0x01370002

0040109c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40109c:	4b02      	ldr	r3, [pc, #8]	; (4010a8 <pmc_osc_is_ready_mainck+0xc>)
  40109e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010a0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop
  4010a8:	400e0600 	.word	0x400e0600

004010ac <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4010ac:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4010b0:	4b01      	ldr	r3, [pc, #4]	; (4010b8 <pmc_disable_pllack+0xc>)
  4010b2:	629a      	str	r2, [r3, #40]	; 0x28
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0600 	.word	0x400e0600

004010bc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4010bc:	4b02      	ldr	r3, [pc, #8]	; (4010c8 <pmc_is_locked_pllack+0xc>)
  4010be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010c0:	f000 0002 	and.w	r0, r0, #2
  4010c4:	4770      	bx	lr
  4010c6:	bf00      	nop
  4010c8:	400e0600 	.word	0x400e0600

004010cc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010cc:	283f      	cmp	r0, #63	; 0x3f
  4010ce:	d81e      	bhi.n	40110e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010d0:	281f      	cmp	r0, #31
  4010d2:	d80c      	bhi.n	4010ee <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010d4:	4b11      	ldr	r3, [pc, #68]	; (40111c <pmc_enable_periph_clk+0x50>)
  4010d6:	699a      	ldr	r2, [r3, #24]
  4010d8:	2301      	movs	r3, #1
  4010da:	4083      	lsls	r3, r0
  4010dc:	4393      	bics	r3, r2
  4010de:	d018      	beq.n	401112 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010e0:	2301      	movs	r3, #1
  4010e2:	fa03 f000 	lsl.w	r0, r3, r0
  4010e6:	4b0d      	ldr	r3, [pc, #52]	; (40111c <pmc_enable_periph_clk+0x50>)
  4010e8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010ea:	2000      	movs	r0, #0
  4010ec:	4770      	bx	lr
		ul_id -= 32;
  4010ee:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010f0:	4b0a      	ldr	r3, [pc, #40]	; (40111c <pmc_enable_periph_clk+0x50>)
  4010f2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010f6:	2301      	movs	r3, #1
  4010f8:	4083      	lsls	r3, r0
  4010fa:	4393      	bics	r3, r2
  4010fc:	d00b      	beq.n	401116 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010fe:	2301      	movs	r3, #1
  401100:	fa03 f000 	lsl.w	r0, r3, r0
  401104:	4b05      	ldr	r3, [pc, #20]	; (40111c <pmc_enable_periph_clk+0x50>)
  401106:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40110a:	2000      	movs	r0, #0
  40110c:	4770      	bx	lr
		return 1;
  40110e:	2001      	movs	r0, #1
  401110:	4770      	bx	lr
	return 0;
  401112:	2000      	movs	r0, #0
  401114:	4770      	bx	lr
  401116:	2000      	movs	r0, #0
}
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	400e0600 	.word	0x400e0600

00401120 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401120:	4770      	bx	lr
	...

00401124 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401124:	4a10      	ldr	r2, [pc, #64]	; (401168 <pmc_enable_waitmode+0x44>)
  401126:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401128:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40112c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401130:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  401132:	6a11      	ldr	r1, [r2, #32]
  401134:	4b0d      	ldr	r3, [pc, #52]	; (40116c <pmc_enable_waitmode+0x48>)
  401136:	430b      	orrs	r3, r1
  401138:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40113a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40113c:	f013 0f08 	tst.w	r3, #8
  401140:	d0fb      	beq.n	40113a <pmc_enable_waitmode+0x16>
  401142:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  401146:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401148:	3b01      	subs	r3, #1
  40114a:	d1fc      	bne.n	401146 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40114c:	4a06      	ldr	r2, [pc, #24]	; (401168 <pmc_enable_waitmode+0x44>)
  40114e:	6a13      	ldr	r3, [r2, #32]
  401150:	f013 0f08 	tst.w	r3, #8
  401154:	d0fb      	beq.n	40114e <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  401156:	4a04      	ldr	r2, [pc, #16]	; (401168 <pmc_enable_waitmode+0x44>)
  401158:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40115a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40115e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401162:	6713      	str	r3, [r2, #112]	; 0x70
  401164:	4770      	bx	lr
  401166:	bf00      	nop
  401168:	400e0600 	.word	0x400e0600
  40116c:	00370004 	.word	0x00370004

00401170 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401174:	1e43      	subs	r3, r0, #1
  401176:	2b04      	cmp	r3, #4
  401178:	f200 8107 	bhi.w	40138a <pmc_sleep+0x21a>
  40117c:	e8df f013 	tbh	[pc, r3, lsl #1]
  401180:	00050005 	.word	0x00050005
  401184:	00150015 	.word	0x00150015
  401188:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40118a:	4a81      	ldr	r2, [pc, #516]	; (401390 <pmc_sleep+0x220>)
  40118c:	6913      	ldr	r3, [r2, #16]
  40118e:	f023 0304 	bic.w	r3, r3, #4
  401192:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401194:	2201      	movs	r2, #1
  401196:	4b7f      	ldr	r3, [pc, #508]	; (401394 <pmc_sleep+0x224>)
  401198:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40119a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40119e:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4011a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4011a4:	bf30      	wfi
  4011a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4011aa:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4011ac:	2803      	cmp	r0, #3
  4011ae:	bf0c      	ite	eq
  4011b0:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4011b2:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4011b6:	4b78      	ldr	r3, [pc, #480]	; (401398 <pmc_sleep+0x228>)
  4011b8:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4011ba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4011bc:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4011c0:	2200      	movs	r2, #0
  4011c2:	4b74      	ldr	r3, [pc, #464]	; (401394 <pmc_sleep+0x224>)
  4011c4:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4011c6:	2201      	movs	r2, #1
  4011c8:	4b74      	ldr	r3, [pc, #464]	; (40139c <pmc_sleep+0x22c>)
  4011ca:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4011cc:	4b74      	ldr	r3, [pc, #464]	; (4013a0 <pmc_sleep+0x230>)
  4011ce:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4011d0:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4011d2:	4a74      	ldr	r2, [pc, #464]	; (4013a4 <pmc_sleep+0x234>)
  4011d4:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4011d8:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4011da:	4a73      	ldr	r2, [pc, #460]	; (4013a8 <pmc_sleep+0x238>)
  4011dc:	433a      	orrs	r2, r7
  4011de:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4011e0:	f005 0903 	and.w	r9, r5, #3
  4011e4:	f1b9 0f01 	cmp.w	r9, #1
  4011e8:	f240 8089 	bls.w	4012fe <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4011ec:	f025 0103 	bic.w	r1, r5, #3
  4011f0:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4011f4:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011f6:	461a      	mov	r2, r3
  4011f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011fa:	f013 0f08 	tst.w	r3, #8
  4011fe:	d0fb      	beq.n	4011f8 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401200:	f011 0f70 	tst.w	r1, #112	; 0x70
  401204:	d008      	beq.n	401218 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401206:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40120a:	4b65      	ldr	r3, [pc, #404]	; (4013a0 <pmc_sleep+0x230>)
  40120c:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40120e:	461a      	mov	r2, r3
  401210:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401212:	f013 0f08 	tst.w	r3, #8
  401216:	d0fb      	beq.n	401210 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401218:	4b64      	ldr	r3, [pc, #400]	; (4013ac <pmc_sleep+0x23c>)
  40121a:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40121c:	4a60      	ldr	r2, [pc, #384]	; (4013a0 <pmc_sleep+0x230>)
  40121e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401220:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401224:	d0fb      	beq.n	40121e <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401226:	4a5e      	ldr	r2, [pc, #376]	; (4013a0 <pmc_sleep+0x230>)
  401228:	6a11      	ldr	r1, [r2, #32]
  40122a:	4b61      	ldr	r3, [pc, #388]	; (4013b0 <pmc_sleep+0x240>)
  40122c:	400b      	ands	r3, r1
  40122e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401232:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401234:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401236:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40123a:	d0fb      	beq.n	401234 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40123c:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401240:	4a58      	ldr	r2, [pc, #352]	; (4013a4 <pmc_sleep+0x234>)
  401242:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401244:	2c04      	cmp	r4, #4
  401246:	d05c      	beq.n	401302 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401248:	4c52      	ldr	r4, [pc, #328]	; (401394 <pmc_sleep+0x224>)
  40124a:	2301      	movs	r3, #1
  40124c:	7023      	strb	r3, [r4, #0]
  40124e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401252:	b662      	cpsie	i

		pmc_enable_waitmode();
  401254:	4b57      	ldr	r3, [pc, #348]	; (4013b4 <pmc_sleep+0x244>)
  401256:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401258:	b672      	cpsid	i
  40125a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40125e:	2300      	movs	r3, #0
  401260:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401262:	f017 0f02 	tst.w	r7, #2
  401266:	d055      	beq.n	401314 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401268:	4a4d      	ldr	r2, [pc, #308]	; (4013a0 <pmc_sleep+0x230>)
  40126a:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40126c:	4952      	ldr	r1, [pc, #328]	; (4013b8 <pmc_sleep+0x248>)
  40126e:	4019      	ands	r1, r3
  401270:	4b52      	ldr	r3, [pc, #328]	; (4013bc <pmc_sleep+0x24c>)
  401272:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401274:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401276:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401278:	4b51      	ldr	r3, [pc, #324]	; (4013c0 <pmc_sleep+0x250>)
  40127a:	400b      	ands	r3, r1
  40127c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401280:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401282:	4b50      	ldr	r3, [pc, #320]	; (4013c4 <pmc_sleep+0x254>)
  401284:	4033      	ands	r3, r6
  401286:	2b00      	cmp	r3, #0
  401288:	d06e      	beq.n	401368 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40128a:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40128e:	4b44      	ldr	r3, [pc, #272]	; (4013a0 <pmc_sleep+0x230>)
  401290:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  401292:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401294:	f1b9 0f02 	cmp.w	r9, #2
  401298:	d104      	bne.n	4012a4 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40129a:	4a41      	ldr	r2, [pc, #260]	; (4013a0 <pmc_sleep+0x230>)
  40129c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40129e:	f013 0f02 	tst.w	r3, #2
  4012a2:	d0fb      	beq.n	40129c <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  4012a4:	4a3e      	ldr	r2, [pc, #248]	; (4013a0 <pmc_sleep+0x230>)
  4012a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4012a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4012ac:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4012b0:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4012b2:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012b6:	f013 0f08 	tst.w	r3, #8
  4012ba:	d0fb      	beq.n	4012b4 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4012bc:	4b39      	ldr	r3, [pc, #228]	; (4013a4 <pmc_sleep+0x234>)
  4012be:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4012c2:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4012c6:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012c8:	461a      	mov	r2, r3
  4012ca:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012cc:	f013 0f08 	tst.w	r3, #8
  4012d0:	d0fb      	beq.n	4012ca <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4012d2:	4a33      	ldr	r2, [pc, #204]	; (4013a0 <pmc_sleep+0x230>)
  4012d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012d6:	420b      	tst	r3, r1
  4012d8:	d0fc      	beq.n	4012d4 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4012da:	2200      	movs	r2, #0
  4012dc:	4b2f      	ldr	r3, [pc, #188]	; (40139c <pmc_sleep+0x22c>)
  4012de:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4012e0:	4b39      	ldr	r3, [pc, #228]	; (4013c8 <pmc_sleep+0x258>)
  4012e2:	681b      	ldr	r3, [r3, #0]
  4012e4:	b11b      	cbz	r3, 4012ee <pmc_sleep+0x17e>
			callback_clocks_restored();
  4012e6:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4012e8:	2200      	movs	r2, #0
  4012ea:	4b37      	ldr	r3, [pc, #220]	; (4013c8 <pmc_sleep+0x258>)
  4012ec:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4012ee:	2201      	movs	r2, #1
  4012f0:	4b28      	ldr	r3, [pc, #160]	; (401394 <pmc_sleep+0x224>)
  4012f2:	701a      	strb	r2, [r3, #0]
  4012f4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012f8:	b662      	cpsie	i
  4012fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4012fe:	4629      	mov	r1, r5
  401300:	e77e      	b.n	401200 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401302:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401306:	6a11      	ldr	r1, [r2, #32]
  401308:	4b30      	ldr	r3, [pc, #192]	; (4013cc <pmc_sleep+0x25c>)
  40130a:	400b      	ands	r3, r1
  40130c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401310:	6213      	str	r3, [r2, #32]
  401312:	e799      	b.n	401248 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401314:	f017 0f01 	tst.w	r7, #1
  401318:	d0b3      	beq.n	401282 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40131a:	4b21      	ldr	r3, [pc, #132]	; (4013a0 <pmc_sleep+0x230>)
  40131c:	6a1b      	ldr	r3, [r3, #32]
  40131e:	f013 0f01 	tst.w	r3, #1
  401322:	d10b      	bne.n	40133c <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401324:	491e      	ldr	r1, [pc, #120]	; (4013a0 <pmc_sleep+0x230>)
  401326:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401328:	4a29      	ldr	r2, [pc, #164]	; (4013d0 <pmc_sleep+0x260>)
  40132a:	401a      	ands	r2, r3
  40132c:	4b29      	ldr	r3, [pc, #164]	; (4013d4 <pmc_sleep+0x264>)
  40132e:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401330:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401332:	460a      	mov	r2, r1
  401334:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401336:	f013 0f01 	tst.w	r3, #1
  40133a:	d0fb      	beq.n	401334 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40133c:	4b18      	ldr	r3, [pc, #96]	; (4013a0 <pmc_sleep+0x230>)
  40133e:	6a1b      	ldr	r3, [r3, #32]
  401340:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401344:	d108      	bne.n	401358 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401346:	4a16      	ldr	r2, [pc, #88]	; (4013a0 <pmc_sleep+0x230>)
  401348:	6a11      	ldr	r1, [r2, #32]
  40134a:	4b23      	ldr	r3, [pc, #140]	; (4013d8 <pmc_sleep+0x268>)
  40134c:	430b      	orrs	r3, r1
  40134e:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401350:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401352:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401356:	d0fb      	beq.n	401350 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401358:	4a11      	ldr	r2, [pc, #68]	; (4013a0 <pmc_sleep+0x230>)
  40135a:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  40135c:	4b18      	ldr	r3, [pc, #96]	; (4013c0 <pmc_sleep+0x250>)
  40135e:	400b      	ands	r3, r1
  401360:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401364:	6213      	str	r3, [r2, #32]
  401366:	e78c      	b.n	401282 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401368:	2100      	movs	r1, #0
  40136a:	e793      	b.n	401294 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  40136c:	4a08      	ldr	r2, [pc, #32]	; (401390 <pmc_sleep+0x220>)
  40136e:	6913      	ldr	r3, [r2, #16]
  401370:	f043 0304 	orr.w	r3, r3, #4
  401374:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401376:	4a19      	ldr	r2, [pc, #100]	; (4013dc <pmc_sleep+0x26c>)
  401378:	4b19      	ldr	r3, [pc, #100]	; (4013e0 <pmc_sleep+0x270>)
  40137a:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  40137c:	2201      	movs	r2, #1
  40137e:	4b05      	ldr	r3, [pc, #20]	; (401394 <pmc_sleep+0x224>)
  401380:	701a      	strb	r2, [r3, #0]
  401382:	f3bf 8f5f 	dmb	sy
  401386:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401388:	bf30      	wfi
  40138a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40138e:	bf00      	nop
  401390:	e000ed00 	.word	0xe000ed00
  401394:	20400018 	.word	0x20400018
  401398:	00401121 	.word	0x00401121
  40139c:	20400c64 	.word	0x20400c64
  4013a0:	400e0600 	.word	0x400e0600
  4013a4:	400e0c00 	.word	0x400e0c00
  4013a8:	00370008 	.word	0x00370008
  4013ac:	004010ad 	.word	0x004010ad
  4013b0:	fec8ffff 	.word	0xfec8ffff
  4013b4:	00401125 	.word	0x00401125
  4013b8:	fec8fffc 	.word	0xfec8fffc
  4013bc:	01370002 	.word	0x01370002
  4013c0:	ffc8ff87 	.word	0xffc8ff87
  4013c4:	07ff0000 	.word	0x07ff0000
  4013c8:	20400c68 	.word	0x20400c68
  4013cc:	ffc8fffe 	.word	0xffc8fffe
  4013d0:	ffc8fffc 	.word	0xffc8fffc
  4013d4:	00370001 	.word	0x00370001
  4013d8:	01370000 	.word	0x01370000
  4013dc:	a5000004 	.word	0xa5000004
  4013e0:	400e1810 	.word	0x400e1810

004013e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013e4:	e7fe      	b.n	4013e4 <Dummy_Handler>
	...

004013e8 <Reset_Handler>:
{
  4013e8:	b500      	push	{lr}
  4013ea:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4013ec:	4b25      	ldr	r3, [pc, #148]	; (401484 <Reset_Handler+0x9c>)
  4013ee:	4a26      	ldr	r2, [pc, #152]	; (401488 <Reset_Handler+0xa0>)
  4013f0:	429a      	cmp	r2, r3
  4013f2:	d010      	beq.n	401416 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4013f4:	4b25      	ldr	r3, [pc, #148]	; (40148c <Reset_Handler+0xa4>)
  4013f6:	4a23      	ldr	r2, [pc, #140]	; (401484 <Reset_Handler+0x9c>)
  4013f8:	429a      	cmp	r2, r3
  4013fa:	d20c      	bcs.n	401416 <Reset_Handler+0x2e>
  4013fc:	3b01      	subs	r3, #1
  4013fe:	1a9b      	subs	r3, r3, r2
  401400:	f023 0303 	bic.w	r3, r3, #3
  401404:	3304      	adds	r3, #4
  401406:	4413      	add	r3, r2
  401408:	491f      	ldr	r1, [pc, #124]	; (401488 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40140a:	f851 0b04 	ldr.w	r0, [r1], #4
  40140e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401412:	429a      	cmp	r2, r3
  401414:	d1f9      	bne.n	40140a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401416:	4b1e      	ldr	r3, [pc, #120]	; (401490 <Reset_Handler+0xa8>)
  401418:	4a1e      	ldr	r2, [pc, #120]	; (401494 <Reset_Handler+0xac>)
  40141a:	429a      	cmp	r2, r3
  40141c:	d20a      	bcs.n	401434 <Reset_Handler+0x4c>
  40141e:	3b01      	subs	r3, #1
  401420:	1a9b      	subs	r3, r3, r2
  401422:	f023 0303 	bic.w	r3, r3, #3
  401426:	3304      	adds	r3, #4
  401428:	4413      	add	r3, r2
                *pDest++ = 0;
  40142a:	2100      	movs	r1, #0
  40142c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401430:	4293      	cmp	r3, r2
  401432:	d1fb      	bne.n	40142c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401434:	4a18      	ldr	r2, [pc, #96]	; (401498 <Reset_Handler+0xb0>)
  401436:	4b19      	ldr	r3, [pc, #100]	; (40149c <Reset_Handler+0xb4>)
  401438:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40143c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40143e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401442:	fab3 f383 	clz	r3, r3
  401446:	095b      	lsrs	r3, r3, #5
  401448:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40144a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40144c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401450:	2200      	movs	r2, #0
  401452:	4b13      	ldr	r3, [pc, #76]	; (4014a0 <Reset_Handler+0xb8>)
  401454:	701a      	strb	r2, [r3, #0]
	return flags;
  401456:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401458:	4a12      	ldr	r2, [pc, #72]	; (4014a4 <Reset_Handler+0xbc>)
  40145a:	6813      	ldr	r3, [r2, #0]
  40145c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401460:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401462:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401466:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40146a:	b129      	cbz	r1, 401478 <Reset_Handler+0x90>
		cpu_irq_enable();
  40146c:	2201      	movs	r2, #1
  40146e:	4b0c      	ldr	r3, [pc, #48]	; (4014a0 <Reset_Handler+0xb8>)
  401470:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401472:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401476:	b662      	cpsie	i
        __libc_init_array();
  401478:	4b0b      	ldr	r3, [pc, #44]	; (4014a8 <Reset_Handler+0xc0>)
  40147a:	4798      	blx	r3
        main();
  40147c:	4b0b      	ldr	r3, [pc, #44]	; (4014ac <Reset_Handler+0xc4>)
  40147e:	4798      	blx	r3
  401480:	e7fe      	b.n	401480 <Reset_Handler+0x98>
  401482:	bf00      	nop
  401484:	20400000 	.word	0x20400000
  401488:	004070dc 	.word	0x004070dc
  40148c:	204009d0 	.word	0x204009d0
  401490:	20400cd4 	.word	0x20400cd4
  401494:	204009d0 	.word	0x204009d0
  401498:	e000ed00 	.word	0xe000ed00
  40149c:	00400000 	.word	0x00400000
  4014a0:	20400018 	.word	0x20400018
  4014a4:	e000ed88 	.word	0xe000ed88
  4014a8:	00401a99 	.word	0x00401a99
  4014ac:	004019f1 	.word	0x004019f1

004014b0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4014b0:	4b3b      	ldr	r3, [pc, #236]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  4014b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014b4:	f003 0303 	and.w	r3, r3, #3
  4014b8:	2b01      	cmp	r3, #1
  4014ba:	d01d      	beq.n	4014f8 <SystemCoreClockUpdate+0x48>
  4014bc:	b183      	cbz	r3, 4014e0 <SystemCoreClockUpdate+0x30>
  4014be:	2b02      	cmp	r3, #2
  4014c0:	d036      	beq.n	401530 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014c2:	4b37      	ldr	r3, [pc, #220]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  4014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014ca:	2b70      	cmp	r3, #112	; 0x70
  4014cc:	d05f      	beq.n	40158e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014ce:	4b34      	ldr	r3, [pc, #208]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  4014d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4014d2:	4934      	ldr	r1, [pc, #208]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  4014d4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4014d8:	680b      	ldr	r3, [r1, #0]
  4014da:	40d3      	lsrs	r3, r2
  4014dc:	600b      	str	r3, [r1, #0]
  4014de:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4014e0:	4b31      	ldr	r3, [pc, #196]	; (4015a8 <SystemCoreClockUpdate+0xf8>)
  4014e2:	695b      	ldr	r3, [r3, #20]
  4014e4:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4014e8:	bf14      	ite	ne
  4014ea:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014ee:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4014f2:	4b2c      	ldr	r3, [pc, #176]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  4014f4:	601a      	str	r2, [r3, #0]
  4014f6:	e7e4      	b.n	4014c2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014f8:	4b29      	ldr	r3, [pc, #164]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  4014fa:	6a1b      	ldr	r3, [r3, #32]
  4014fc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401500:	d003      	beq.n	40150a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401502:	4a2a      	ldr	r2, [pc, #168]	; (4015ac <SystemCoreClockUpdate+0xfc>)
  401504:	4b27      	ldr	r3, [pc, #156]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  401506:	601a      	str	r2, [r3, #0]
  401508:	e7db      	b.n	4014c2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40150a:	4a29      	ldr	r2, [pc, #164]	; (4015b0 <SystemCoreClockUpdate+0x100>)
  40150c:	4b25      	ldr	r3, [pc, #148]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  40150e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401510:	4b23      	ldr	r3, [pc, #140]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  401512:	6a1b      	ldr	r3, [r3, #32]
  401514:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401518:	2b10      	cmp	r3, #16
  40151a:	d005      	beq.n	401528 <SystemCoreClockUpdate+0x78>
  40151c:	2b20      	cmp	r3, #32
  40151e:	d1d0      	bne.n	4014c2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401520:	4a22      	ldr	r2, [pc, #136]	; (4015ac <SystemCoreClockUpdate+0xfc>)
  401522:	4b20      	ldr	r3, [pc, #128]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  401524:	601a      	str	r2, [r3, #0]
          break;
  401526:	e7cc      	b.n	4014c2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401528:	4a22      	ldr	r2, [pc, #136]	; (4015b4 <SystemCoreClockUpdate+0x104>)
  40152a:	4b1e      	ldr	r3, [pc, #120]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  40152c:	601a      	str	r2, [r3, #0]
          break;
  40152e:	e7c8      	b.n	4014c2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401530:	4b1b      	ldr	r3, [pc, #108]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  401532:	6a1b      	ldr	r3, [r3, #32]
  401534:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401538:	d016      	beq.n	401568 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40153a:	4a1c      	ldr	r2, [pc, #112]	; (4015ac <SystemCoreClockUpdate+0xfc>)
  40153c:	4b19      	ldr	r3, [pc, #100]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  40153e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401540:	4b17      	ldr	r3, [pc, #92]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  401542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401544:	f003 0303 	and.w	r3, r3, #3
  401548:	2b02      	cmp	r3, #2
  40154a:	d1ba      	bne.n	4014c2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40154c:	4a14      	ldr	r2, [pc, #80]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  40154e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401550:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401552:	4814      	ldr	r0, [pc, #80]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401554:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401558:	6803      	ldr	r3, [r0, #0]
  40155a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40155e:	b2d2      	uxtb	r2, r2
  401560:	fbb3 f3f2 	udiv	r3, r3, r2
  401564:	6003      	str	r3, [r0, #0]
  401566:	e7ac      	b.n	4014c2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401568:	4a11      	ldr	r2, [pc, #68]	; (4015b0 <SystemCoreClockUpdate+0x100>)
  40156a:	4b0e      	ldr	r3, [pc, #56]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  40156c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40156e:	4b0c      	ldr	r3, [pc, #48]	; (4015a0 <SystemCoreClockUpdate+0xf0>)
  401570:	6a1b      	ldr	r3, [r3, #32]
  401572:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401576:	2b10      	cmp	r3, #16
  401578:	d005      	beq.n	401586 <SystemCoreClockUpdate+0xd6>
  40157a:	2b20      	cmp	r3, #32
  40157c:	d1e0      	bne.n	401540 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40157e:	4a0b      	ldr	r2, [pc, #44]	; (4015ac <SystemCoreClockUpdate+0xfc>)
  401580:	4b08      	ldr	r3, [pc, #32]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  401582:	601a      	str	r2, [r3, #0]
          break;
  401584:	e7dc      	b.n	401540 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401586:	4a0b      	ldr	r2, [pc, #44]	; (4015b4 <SystemCoreClockUpdate+0x104>)
  401588:	4b06      	ldr	r3, [pc, #24]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  40158a:	601a      	str	r2, [r3, #0]
          break;
  40158c:	e7d8      	b.n	401540 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40158e:	4a05      	ldr	r2, [pc, #20]	; (4015a4 <SystemCoreClockUpdate+0xf4>)
  401590:	6813      	ldr	r3, [r2, #0]
  401592:	4909      	ldr	r1, [pc, #36]	; (4015b8 <SystemCoreClockUpdate+0x108>)
  401594:	fba1 1303 	umull	r1, r3, r1, r3
  401598:	085b      	lsrs	r3, r3, #1
  40159a:	6013      	str	r3, [r2, #0]
  40159c:	4770      	bx	lr
  40159e:	bf00      	nop
  4015a0:	400e0600 	.word	0x400e0600
  4015a4:	2040001c 	.word	0x2040001c
  4015a8:	400e1810 	.word	0x400e1810
  4015ac:	00b71b00 	.word	0x00b71b00
  4015b0:	003d0900 	.word	0x003d0900
  4015b4:	007a1200 	.word	0x007a1200
  4015b8:	aaaaaaab 	.word	0xaaaaaaab

004015bc <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4015bc:	4b16      	ldr	r3, [pc, #88]	; (401618 <system_init_flash+0x5c>)
  4015be:	4298      	cmp	r0, r3
  4015c0:	d913      	bls.n	4015ea <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4015c2:	4b16      	ldr	r3, [pc, #88]	; (40161c <system_init_flash+0x60>)
  4015c4:	4298      	cmp	r0, r3
  4015c6:	d915      	bls.n	4015f4 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4015c8:	4b15      	ldr	r3, [pc, #84]	; (401620 <system_init_flash+0x64>)
  4015ca:	4298      	cmp	r0, r3
  4015cc:	d916      	bls.n	4015fc <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4015ce:	4b15      	ldr	r3, [pc, #84]	; (401624 <system_init_flash+0x68>)
  4015d0:	4298      	cmp	r0, r3
  4015d2:	d917      	bls.n	401604 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4015d4:	4b14      	ldr	r3, [pc, #80]	; (401628 <system_init_flash+0x6c>)
  4015d6:	4298      	cmp	r0, r3
  4015d8:	d918      	bls.n	40160c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4015da:	4b14      	ldr	r3, [pc, #80]	; (40162c <system_init_flash+0x70>)
  4015dc:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015de:	bf94      	ite	ls
  4015e0:	4a13      	ldrls	r2, [pc, #76]	; (401630 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4015e2:	4a14      	ldrhi	r2, [pc, #80]	; (401634 <system_init_flash+0x78>)
  4015e4:	4b14      	ldr	r3, [pc, #80]	; (401638 <system_init_flash+0x7c>)
  4015e6:	601a      	str	r2, [r3, #0]
  4015e8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015ea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4015ee:	4b12      	ldr	r3, [pc, #72]	; (401638 <system_init_flash+0x7c>)
  4015f0:	601a      	str	r2, [r3, #0]
  4015f2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015f4:	4a11      	ldr	r2, [pc, #68]	; (40163c <system_init_flash+0x80>)
  4015f6:	4b10      	ldr	r3, [pc, #64]	; (401638 <system_init_flash+0x7c>)
  4015f8:	601a      	str	r2, [r3, #0]
  4015fa:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015fc:	4a10      	ldr	r2, [pc, #64]	; (401640 <system_init_flash+0x84>)
  4015fe:	4b0e      	ldr	r3, [pc, #56]	; (401638 <system_init_flash+0x7c>)
  401600:	601a      	str	r2, [r3, #0]
  401602:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401604:	4a0f      	ldr	r2, [pc, #60]	; (401644 <system_init_flash+0x88>)
  401606:	4b0c      	ldr	r3, [pc, #48]	; (401638 <system_init_flash+0x7c>)
  401608:	601a      	str	r2, [r3, #0]
  40160a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40160c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401610:	4b09      	ldr	r3, [pc, #36]	; (401638 <system_init_flash+0x7c>)
  401612:	601a      	str	r2, [r3, #0]
  401614:	4770      	bx	lr
  401616:	bf00      	nop
  401618:	015ef3bf 	.word	0x015ef3bf
  40161c:	02bde77f 	.word	0x02bde77f
  401620:	041cdb3f 	.word	0x041cdb3f
  401624:	057bceff 	.word	0x057bceff
  401628:	06dac2bf 	.word	0x06dac2bf
  40162c:	0839b67f 	.word	0x0839b67f
  401630:	04000500 	.word	0x04000500
  401634:	04000600 	.word	0x04000600
  401638:	400e0c00 	.word	0x400e0c00
  40163c:	04000100 	.word	0x04000100
  401640:	04000200 	.word	0x04000200
  401644:	04000300 	.word	0x04000300

00401648 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401648:	4b0a      	ldr	r3, [pc, #40]	; (401674 <_sbrk+0x2c>)
  40164a:	681b      	ldr	r3, [r3, #0]
  40164c:	b153      	cbz	r3, 401664 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40164e:	4b09      	ldr	r3, [pc, #36]	; (401674 <_sbrk+0x2c>)
  401650:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401652:	181a      	adds	r2, r3, r0
  401654:	4908      	ldr	r1, [pc, #32]	; (401678 <_sbrk+0x30>)
  401656:	4291      	cmp	r1, r2
  401658:	db08      	blt.n	40166c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40165a:	4610      	mov	r0, r2
  40165c:	4a05      	ldr	r2, [pc, #20]	; (401674 <_sbrk+0x2c>)
  40165e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401660:	4618      	mov	r0, r3
  401662:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401664:	4a05      	ldr	r2, [pc, #20]	; (40167c <_sbrk+0x34>)
  401666:	4b03      	ldr	r3, [pc, #12]	; (401674 <_sbrk+0x2c>)
  401668:	601a      	str	r2, [r3, #0]
  40166a:	e7f0      	b.n	40164e <_sbrk+0x6>
		return (caddr_t) -1;	
  40166c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401670:	4770      	bx	lr
  401672:	bf00      	nop
  401674:	20400c6c 	.word	0x20400c6c
  401678:	2045fffc 	.word	0x2045fffc
  40167c:	20402ed8 	.word	0x20402ed8

00401680 <start_stop_callback>:
		flag_incrementa_sec = 0;
	}
}

void start_stop_callback(void){
	flag_start_stop = 1;
  401680:	2201      	movs	r2, #1
  401682:	4b01      	ldr	r3, [pc, #4]	; (401688 <start_stop_callback+0x8>)
  401684:	701a      	strb	r2, [r3, #0]
  401686:	4770      	bx	lr
  401688:	20400c74 	.word	0x20400c74

0040168c <incrementa_min_callback>:
void incrementa_min_callback(void){
  40168c:	b508      	push	{r3, lr}
	if (!pio_get(INCREMENTA_MIN_PIO, PIO_INPUT, INCREMENTA_MIN_PIO_IDX_MASK)) {
  40168e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401692:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401696:	4806      	ldr	r0, [pc, #24]	; (4016b0 <incrementa_min_callback+0x24>)
  401698:	4b06      	ldr	r3, [pc, #24]	; (4016b4 <incrementa_min_callback+0x28>)
  40169a:	4798      	blx	r3
  40169c:	b118      	cbz	r0, 4016a6 <incrementa_min_callback+0x1a>
		flag_incrementa_min = 0;
  40169e:	2200      	movs	r2, #0
  4016a0:	4b05      	ldr	r3, [pc, #20]	; (4016b8 <incrementa_min_callback+0x2c>)
  4016a2:	701a      	strb	r2, [r3, #0]
  4016a4:	bd08      	pop	{r3, pc}
		flag_incrementa_min = 1;
  4016a6:	2201      	movs	r2, #1
  4016a8:	4b03      	ldr	r3, [pc, #12]	; (4016b8 <incrementa_min_callback+0x2c>)
  4016aa:	701a      	strb	r2, [r3, #0]
  4016ac:	bd08      	pop	{r3, pc}
  4016ae:	bf00      	nop
  4016b0:	400e1400 	.word	0x400e1400
  4016b4:	00400ca3 	.word	0x00400ca3
  4016b8:	20400c70 	.word	0x20400c70

004016bc <incrementa_sec_callback>:
void incrementa_sec_callback(void){
  4016bc:	b508      	push	{r3, lr}
	if (!pio_get(INCREMENTA_SEC_PIO, PIO_INPUT, INCREMENTA_SEC_PIO_IDX_MASK)) {
  4016be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4016c2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4016c6:	4806      	ldr	r0, [pc, #24]	; (4016e0 <incrementa_sec_callback+0x24>)
  4016c8:	4b06      	ldr	r3, [pc, #24]	; (4016e4 <incrementa_sec_callback+0x28>)
  4016ca:	4798      	blx	r3
  4016cc:	b118      	cbz	r0, 4016d6 <incrementa_sec_callback+0x1a>
		flag_incrementa_sec = 0;
  4016ce:	2200      	movs	r2, #0
  4016d0:	4b05      	ldr	r3, [pc, #20]	; (4016e8 <incrementa_sec_callback+0x2c>)
  4016d2:	701a      	strb	r2, [r3, #0]
  4016d4:	bd08      	pop	{r3, pc}
		flag_incrementa_sec = 1;
  4016d6:	2201      	movs	r2, #1
  4016d8:	4b03      	ldr	r3, [pc, #12]	; (4016e8 <incrementa_sec_callback+0x2c>)
  4016da:	701a      	strb	r2, [r3, #0]
  4016dc:	bd08      	pop	{r3, pc}
  4016de:	bf00      	nop
  4016e0:	400e1200 	.word	0x400e1200
  4016e4:	00400ca3 	.word	0x00400ca3
  4016e8:	20400c71 	.word	0x20400c71

004016ec <RTC_Handler>:
	volatile uint32_t status = tc_get_status(TC0, 0);
	pin_toggle(LED3_PIO, LED3_PIO_IDX_MASK);
}


void RTC_Handler(void) {
  4016ec:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  4016ee:	4812      	ldr	r0, [pc, #72]	; (401738 <RTC_Handler+0x4c>)
  4016f0:	4b12      	ldr	r3, [pc, #72]	; (40173c <RTC_Handler+0x50>)
  4016f2:	4798      	blx	r3
	
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  4016f4:	f010 0f04 	tst.w	r0, #4
  4016f8:	d002      	beq.n	401700 <RTC_Handler+0x14>
		flag_rtc_sec = 1;
  4016fa:	2201      	movs	r2, #1
  4016fc:	4b10      	ldr	r3, [pc, #64]	; (401740 <RTC_Handler+0x54>)
  4016fe:	701a      	strb	r2, [r3, #0]
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401700:	f010 0f02 	tst.w	r0, #2
  401704:	d002      	beq.n	40170c <RTC_Handler+0x20>
		flag_rtc_alarm = 1;
  401706:	2201      	movs	r2, #1
  401708:	4b0e      	ldr	r3, [pc, #56]	; (401744 <RTC_Handler+0x58>)
  40170a:	701a      	strb	r2, [r3, #0]
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40170c:	4d0a      	ldr	r5, [pc, #40]	; (401738 <RTC_Handler+0x4c>)
  40170e:	2104      	movs	r1, #4
  401710:	4628      	mov	r0, r5
  401712:	4c0d      	ldr	r4, [pc, #52]	; (401748 <RTC_Handler+0x5c>)
  401714:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401716:	2102      	movs	r1, #2
  401718:	4628      	mov	r0, r5
  40171a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  40171c:	2101      	movs	r1, #1
  40171e:	4628      	mov	r0, r5
  401720:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401722:	2108      	movs	r1, #8
  401724:	4628      	mov	r0, r5
  401726:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401728:	2110      	movs	r1, #16
  40172a:	4628      	mov	r0, r5
  40172c:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40172e:	2120      	movs	r1, #32
  401730:	4628      	mov	r0, r5
  401732:	47a0      	blx	r4
  401734:	bd38      	pop	{r3, r4, r5, pc}
  401736:	bf00      	nop
  401738:	400e1860 	.word	0x400e1860
  40173c:	004003dd 	.word	0x004003dd
  401740:	20400c73 	.word	0x20400c73
  401744:	20400c72 	.word	0x20400c72
  401748:	004003e1 	.word	0x004003e1

0040174c <init>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

void init(void) {
  40174c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401750:	b083      	sub	sp, #12
	// Initialize the board clock
	sysclk_init();
  401752:	4b4a      	ldr	r3, [pc, #296]	; (40187c <init+0x130>)
  401754:	4798      	blx	r3

	// Deactivate WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401756:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40175a:	4b49      	ldr	r3, [pc, #292]	; (401880 <init+0x134>)
  40175c:	605a      	str	r2, [r3, #4]
	
	// LEDs OLED1
	pmc_enable_periph_clk(LED1_PIO_ID);
  40175e:	200a      	movs	r0, #10
  401760:	4d48      	ldr	r5, [pc, #288]	; (401884 <init+0x138>)
  401762:	47a8      	blx	r5
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 1, 0, 1);
  401764:	2401      	movs	r4, #1
  401766:	9400      	str	r4, [sp, #0]
  401768:	2300      	movs	r3, #0
  40176a:	4622      	mov	r2, r4
  40176c:	4621      	mov	r1, r4
  40176e:	4846      	ldr	r0, [pc, #280]	; (401888 <init+0x13c>)
  401770:	4f46      	ldr	r7, [pc, #280]	; (40188c <init+0x140>)
  401772:	47b8      	blx	r7
	pmc_enable_periph_clk(LED2_PIO_ID);
  401774:	200c      	movs	r0, #12
  401776:	47a8      	blx	r5
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 1, 0, 1);
  401778:	9400      	str	r4, [sp, #0]
  40177a:	2300      	movs	r3, #0
  40177c:	4622      	mov	r2, r4
  40177e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401782:	4843      	ldr	r0, [pc, #268]	; (401890 <init+0x144>)
  401784:	47b8      	blx	r7
	pmc_enable_periph_clk(LED3_PIO_ID);
  401786:	200b      	movs	r0, #11
  401788:	47a8      	blx	r5
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, 1, 0, 1);
  40178a:	9400      	str	r4, [sp, #0]
  40178c:	2300      	movs	r3, #0
  40178e:	4622      	mov	r2, r4
  401790:	2104      	movs	r1, #4
  401792:	4840      	ldr	r0, [pc, #256]	; (401894 <init+0x148>)
  401794:	47b8      	blx	r7
	
	
	// Botão de mudança de frequência:
	pmc_enable_periph_clk(INCREMENTA_MIN_PIO_ID);
  401796:	2010      	movs	r0, #16
  401798:	47a8      	blx	r5
	pio_configure(INCREMENTA_MIN_PIO, PIO_INPUT, INCREMENTA_MIN_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40179a:	4c3f      	ldr	r4, [pc, #252]	; (401898 <init+0x14c>)
  40179c:	2309      	movs	r3, #9
  40179e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017a2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4017a6:	4620      	mov	r0, r4
  4017a8:	f8df b104 	ldr.w	fp, [pc, #260]	; 4018b0 <init+0x164>
  4017ac:	47d8      	blx	fp
	pio_set_debounce_filter(INCREMENTA_MIN_PIO, INCREMENTA_MIN_PIO_IDX_MASK, 60);
  4017ae:	223c      	movs	r2, #60	; 0x3c
  4017b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017b4:	4620      	mov	r0, r4
  4017b6:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 4018b4 <init+0x168>
  4017ba:	47d0      	blx	sl
	pio_handler_set(INCREMENTA_MIN_PIO,
  4017bc:	4b37      	ldr	r3, [pc, #220]	; (40189c <init+0x150>)
  4017be:	9300      	str	r3, [sp, #0]
  4017c0:	2340      	movs	r3, #64	; 0x40
  4017c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017c6:	2110      	movs	r1, #16
  4017c8:	4620      	mov	r0, r4
  4017ca:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 4018b8 <init+0x16c>
  4017ce:	47c8      	blx	r9
	INCREMENTA_MIN_PIO_ID,
	INCREMENTA_MIN_PIO_IDX_MASK,
	PIO_IT_EDGE,
	incrementa_min_callback);
	pio_enable_interrupt(INCREMENTA_MIN_PIO, INCREMENTA_MIN_PIO_IDX_MASK);
  4017d0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017d4:	4620      	mov	r0, r4
  4017d6:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 4018bc <init+0x170>
  4017da:	47c0      	blx	r8
	pio_get_interrupt_status(INCREMENTA_MIN_PIO);
  4017dc:	4620      	mov	r0, r4
  4017de:	4f30      	ldr	r7, [pc, #192]	; (4018a0 <init+0x154>)
  4017e0:	47b8      	blx	r7
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017e2:	4c30      	ldr	r4, [pc, #192]	; (4018a4 <init+0x158>)
  4017e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4017e8:	6023      	str	r3, [r4, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017ea:	2680      	movs	r6, #128	; 0x80
  4017ec:	f884 6310 	strb.w	r6, [r4, #784]	; 0x310
	NVIC_EnableIRQ(INCREMENTA_MIN_PIO_ID);
	NVIC_SetPriority(INCREMENTA_MIN_PIO_ID, 4);
	
	// Botão de mudança de frequência:
	pmc_enable_periph_clk(INCREMENTA_SEC_PIO_ID);
  4017f0:	200c      	movs	r0, #12
  4017f2:	47a8      	blx	r5
	pio_configure(INCREMENTA_SEC_PIO, PIO_INPUT, INCREMENTA_SEC_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4017f4:	2309      	movs	r3, #9
  4017f6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4017fa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4017fe:	4824      	ldr	r0, [pc, #144]	; (401890 <init+0x144>)
  401800:	47d8      	blx	fp
	pio_set_debounce_filter(INCREMENTA_SEC_PIO, INCREMENTA_SEC_PIO_IDX_MASK, 60);
  401802:	223c      	movs	r2, #60	; 0x3c
  401804:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401808:	4821      	ldr	r0, [pc, #132]	; (401890 <init+0x144>)
  40180a:	47d0      	blx	sl
	pio_handler_set(INCREMENTA_SEC_PIO,
  40180c:	4b26      	ldr	r3, [pc, #152]	; (4018a8 <init+0x15c>)
  40180e:	9300      	str	r3, [sp, #0]
  401810:	2350      	movs	r3, #80	; 0x50
  401812:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401816:	210c      	movs	r1, #12
  401818:	481d      	ldr	r0, [pc, #116]	; (401890 <init+0x144>)
  40181a:	47c8      	blx	r9
	INCREMENTA_SEC_PIO_ID,
	INCREMENTA_SEC_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	incrementa_sec_callback);
	pio_enable_interrupt(INCREMENTA_SEC_PIO, INCREMENTA_SEC_PIO_IDX_MASK);
  40181c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401820:	481b      	ldr	r0, [pc, #108]	; (401890 <init+0x144>)
  401822:	47c0      	blx	r8
	pio_get_interrupt_status(INCREMENTA_SEC_PIO);
  401824:	481a      	ldr	r0, [pc, #104]	; (401890 <init+0x144>)
  401826:	47b8      	blx	r7
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401828:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40182c:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40182e:	23a0      	movs	r3, #160	; 0xa0
  401830:	f884 330c 	strb.w	r3, [r4, #780]	; 0x30c
	NVIC_EnableIRQ(INCREMENTA_SEC_PIO_ID);
	NVIC_SetPriority(INCREMENTA_SEC_PIO_ID, 5);
	
	// Botão de mudança de frequência:
	pmc_enable_periph_clk(START_STOP_PIO_ID);
  401834:	200a      	movs	r0, #10
  401836:	47a8      	blx	r5
	pio_configure(START_STOP_PIO, PIO_INPUT, START_STOP_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401838:	2309      	movs	r3, #9
  40183a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40183e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401842:	4811      	ldr	r0, [pc, #68]	; (401888 <init+0x13c>)
  401844:	47d8      	blx	fp
	pio_set_debounce_filter(START_STOP_PIO, START_STOP_PIO_IDX_MASK, 60);
  401846:	223c      	movs	r2, #60	; 0x3c
  401848:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40184c:	480e      	ldr	r0, [pc, #56]	; (401888 <init+0x13c>)
  40184e:	47d0      	blx	sl
	pio_handler_set(START_STOP_PIO,
  401850:	4b16      	ldr	r3, [pc, #88]	; (4018ac <init+0x160>)
  401852:	9300      	str	r3, [sp, #0]
  401854:	2350      	movs	r3, #80	; 0x50
  401856:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40185a:	210a      	movs	r1, #10
  40185c:	480a      	ldr	r0, [pc, #40]	; (401888 <init+0x13c>)
  40185e:	47c8      	blx	r9
	START_STOP_PIO_ID,
	START_STOP_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	start_stop_callback);
	pio_enable_interrupt(START_STOP_PIO, START_STOP_PIO_IDX_MASK);
  401860:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401864:	4808      	ldr	r0, [pc, #32]	; (401888 <init+0x13c>)
  401866:	47c0      	blx	r8
	pio_get_interrupt_status(START_STOP_PIO);
  401868:	4807      	ldr	r0, [pc, #28]	; (401888 <init+0x13c>)
  40186a:	47b8      	blx	r7
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40186c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401870:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401872:	f884 630a 	strb.w	r6, [r4, #778]	; 0x30a
	NVIC_EnableIRQ(START_STOP_PIO_ID);
	NVIC_SetPriority(START_STOP_PIO_ID, 4);
}
  401876:	b003      	add	sp, #12
  401878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40187c:	00400ad1 	.word	0x00400ad1
  401880:	400e1850 	.word	0x400e1850
  401884:	004010cd 	.word	0x004010cd
  401888:	400e0e00 	.word	0x400e0e00
  40188c:	00400d85 	.word	0x00400d85
  401890:	400e1200 	.word	0x400e1200
  401894:	400e1000 	.word	0x400e1000
  401898:	400e1400 	.word	0x400e1400
  40189c:	0040168d 	.word	0x0040168d
  4018a0:	00400e7f 	.word	0x00400e7f
  4018a4:	e000e100 	.word	0xe000e100
  4018a8:	004016bd 	.word	0x004016bd
  4018ac:	00401681 	.word	0x00401681
  4018b0:	00400dad 	.word	0x00400dad
  4018b4:	00400c81 	.word	0x00400c81
  4018b8:	00400ed9 	.word	0x00400ed9
  4018bc:	00400e7b 	.word	0x00400e7b

004018c0 <pin_toggle>:

/**
* @Brief Inverte o valor do pino 0->1/ 1->0
*/
void pin_toggle(Pio *pio, uint32_t mask) {
  4018c0:	b538      	push	{r3, r4, r5, lr}
  4018c2:	4604      	mov	r4, r0
  4018c4:	460d      	mov	r5, r1
  if(pio_get_output_data_status(pio, mask))
  4018c6:	4b06      	ldr	r3, [pc, #24]	; (4018e0 <pin_toggle+0x20>)
  4018c8:	4798      	blx	r3
  4018ca:	b920      	cbnz	r0, 4018d6 <pin_toggle+0x16>
    pio_clear(pio, mask);
  else
    pio_set(pio,mask);
  4018cc:	4629      	mov	r1, r5
  4018ce:	4620      	mov	r0, r4
  4018d0:	4b04      	ldr	r3, [pc, #16]	; (4018e4 <pin_toggle+0x24>)
  4018d2:	4798      	blx	r3
  4018d4:	bd38      	pop	{r3, r4, r5, pc}
    pio_clear(pio, mask);
  4018d6:	4629      	mov	r1, r5
  4018d8:	4620      	mov	r0, r4
  4018da:	4b03      	ldr	r3, [pc, #12]	; (4018e8 <pin_toggle+0x28>)
  4018dc:	4798      	blx	r3
  4018de:	bd38      	pop	{r3, r4, r5, pc}
  4018e0:	00400e3d 	.word	0x00400e3d
  4018e4:	00400c9b 	.word	0x00400c9b
  4018e8:	00400c9f 	.word	0x00400c9f

004018ec <TC0_Handler>:
void TC0_Handler(void) {
  4018ec:	b500      	push	{lr}
  4018ee:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  4018f0:	2100      	movs	r1, #0
  4018f2:	4805      	ldr	r0, [pc, #20]	; (401908 <TC0_Handler+0x1c>)
  4018f4:	4b05      	ldr	r3, [pc, #20]	; (40190c <TC0_Handler+0x20>)
  4018f6:	4798      	blx	r3
  4018f8:	9001      	str	r0, [sp, #4]
	pin_toggle(LED3_PIO, LED3_PIO_IDX_MASK);
  4018fa:	2104      	movs	r1, #4
  4018fc:	4804      	ldr	r0, [pc, #16]	; (401910 <TC0_Handler+0x24>)
  4018fe:	4b05      	ldr	r3, [pc, #20]	; (401914 <TC0_Handler+0x28>)
  401900:	4798      	blx	r3
}
  401902:	b003      	add	sp, #12
  401904:	f85d fb04 	ldr.w	pc, [sp], #4
  401908:	4000c000 	.word	0x4000c000
  40190c:	0040052f 	.word	0x0040052f
  401910:	400e1000 	.word	0x400e1000
  401914:	004018c1 	.word	0x004018c1

00401918 <RTC_init>:
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
}


void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  401918:	b082      	sub	sp, #8
  40191a:	b570      	push	{r4, r5, r6, lr}
  40191c:	b082      	sub	sp, #8
  40191e:	4605      	mov	r5, r0
  401920:	460c      	mov	r4, r1
  401922:	a906      	add	r1, sp, #24
  401924:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401928:	2002      	movs	r0, #2
  40192a:	4b1d      	ldr	r3, [pc, #116]	; (4019a0 <RTC_init+0x88>)
  40192c:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  40192e:	2100      	movs	r1, #0
  401930:	4628      	mov	r0, r5
  401932:	4b1c      	ldr	r3, [pc, #112]	; (4019a4 <RTC_init+0x8c>)
  401934:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  401936:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401938:	9300      	str	r3, [sp, #0]
  40193a:	9b08      	ldr	r3, [sp, #32]
  40193c:	9a07      	ldr	r2, [sp, #28]
  40193e:	9906      	ldr	r1, [sp, #24]
  401940:	4628      	mov	r0, r5
  401942:	4e19      	ldr	r6, [pc, #100]	; (4019a8 <RTC_init+0x90>)
  401944:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  401946:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401948:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40194a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40194c:	4628      	mov	r0, r5
  40194e:	4e17      	ldr	r6, [pc, #92]	; (4019ac <RTC_init+0x94>)
  401950:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  401952:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401954:	b2e4      	uxtb	r4, r4
  401956:	f004 011f 	and.w	r1, r4, #31
  40195a:	2301      	movs	r3, #1
  40195c:	408b      	lsls	r3, r1
  40195e:	0956      	lsrs	r6, r2, #5
  401960:	4813      	ldr	r0, [pc, #76]	; (4019b0 <RTC_init+0x98>)
  401962:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  401966:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40196a:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  40196e:	2a00      	cmp	r2, #0
  401970:	db0f      	blt.n	401992 <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401972:	490f      	ldr	r1, [pc, #60]	; (4019b0 <RTC_init+0x98>)
  401974:	4411      	add	r1, r2
  401976:	2280      	movs	r2, #128	; 0x80
  401978:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40197c:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  401980:	990d      	ldr	r1, [sp, #52]	; 0x34
  401982:	4628      	mov	r0, r5
  401984:	4b0b      	ldr	r3, [pc, #44]	; (4019b4 <RTC_init+0x9c>)
  401986:	4798      	blx	r3
}
  401988:	b002      	add	sp, #8
  40198a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  40198e:	b002      	add	sp, #8
  401990:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401992:	f004 040f 	and.w	r4, r4, #15
  401996:	4a08      	ldr	r2, [pc, #32]	; (4019b8 <RTC_init+0xa0>)
  401998:	2180      	movs	r1, #128	; 0x80
  40199a:	5511      	strb	r1, [r2, r4]
  40199c:	e7ee      	b.n	40197c <RTC_init+0x64>
  40199e:	bf00      	nop
  4019a0:	004010cd 	.word	0x004010cd
  4019a4:	004001ad 	.word	0x004001ad
  4019a8:	00400325 	.word	0x00400325
  4019ac:	00400221 	.word	0x00400221
  4019b0:	e000e100 	.word	0xe000e100
  4019b4:	004001c3 	.word	0x004001c3
  4019b8:	e000ed14 	.word	0xe000ed14

004019bc <display_date>:

void display_date(uint32_t hour, uint32_t min, uint32_t sec){
  4019bc:	b510      	push	{r4, lr}
  4019be:	b0a2      	sub	sp, #136	; 0x88
	char date_str[128];
	sprintf(date_str, "%02d:%02d:%02d", hour, min, sec);
  4019c0:	9200      	str	r2, [sp, #0]
  4019c2:	460b      	mov	r3, r1
  4019c4:	4602      	mov	r2, r0
  4019c6:	4906      	ldr	r1, [pc, #24]	; (4019e0 <display_date+0x24>)
  4019c8:	a802      	add	r0, sp, #8
  4019ca:	4c06      	ldr	r4, [pc, #24]	; (4019e4 <display_date+0x28>)
  4019cc:	47a0      	blx	r4
	gfx_mono_draw_string(date_str, 5, 5, &sysfont);
  4019ce:	4b06      	ldr	r3, [pc, #24]	; (4019e8 <display_date+0x2c>)
  4019d0:	2205      	movs	r2, #5
  4019d2:	4611      	mov	r1, r2
  4019d4:	a802      	add	r0, sp, #8
  4019d6:	4c05      	ldr	r4, [pc, #20]	; (4019ec <display_date+0x30>)
  4019d8:	47a0      	blx	r4
}
  4019da:	b022      	add	sp, #136	; 0x88
  4019dc:	bd10      	pop	{r4, pc}
  4019de:	bf00      	nop
  4019e0:	00406e18 	.word	0x00406e18
  4019e4:	00401b85 	.word	0x00401b85
  4019e8:	2040000c 	.word	0x2040000c
  4019ec:	00400719 	.word	0x00400719

004019f0 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4019f0:	b580      	push	{r7, lr}
  4019f2:	b094      	sub	sp, #80	; 0x50
	board_init();
  4019f4:	4b1d      	ldr	r3, [pc, #116]	; (401a6c <main+0x7c>)
  4019f6:	4798      	blx	r3
	delay_init();

	init();
  4019f8:	4b1d      	ldr	r3, [pc, #116]	; (401a70 <main+0x80>)
  4019fa:	4798      	blx	r3

	gfx_mono_ssd1306_init();
  4019fc:	4b1d      	ldr	r3, [pc, #116]	; (401a74 <main+0x84>)
  4019fe:	4798      	blx	r3
	
	calendar rtc_initial = {2022, 4, 6, 1, 16, 0, 0};
  401a00:	ac0d      	add	r4, sp, #52	; 0x34
  401a02:	4d1d      	ldr	r5, [pc, #116]	; (401a78 <main+0x88>)
  401a04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401a06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401a08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401a0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_SR_SEC|RTC_SR_ALARM);
  401a10:	2306      	movs	r3, #6
  401a12:	9305      	str	r3, [sp, #20]
  401a14:	466c      	mov	r4, sp
  401a16:	ad0f      	add	r5, sp, #60	; 0x3c
  401a18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401a1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401a1c:	682b      	ldr	r3, [r5, #0]
  401a1e:	6023      	str	r3, [r4, #0]
  401a20:	ab0d      	add	r3, sp, #52	; 0x34
  401a22:	cb0c      	ldmia	r3, {r2, r3}
  401a24:	2102      	movs	r1, #2
  401a26:	4815      	ldr	r0, [pc, #84]	; (401a7c <main+0x8c>)
  401a28:	4c15      	ldr	r4, [pc, #84]	; (401a80 <main+0x90>)
  401a2a:	47a0      	blx	r4

	uint32_t current_hour, current_min, current_sec;
	uint32_t current_year, current_month, current_day, current_week;

	while (1) {
		if (flag_rtc_sec) {
  401a2c:	4c15      	ldr	r4, [pc, #84]	; (401a84 <main+0x94>)
			flag_rtc_sec = 0;
			rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  401a2e:	4d13      	ldr	r5, [pc, #76]	; (401a7c <main+0x8c>)
  401a30:	4f15      	ldr	r7, [pc, #84]	; (401a88 <main+0x98>)
  401a32:	e002      	b.n	401a3a <main+0x4a>
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
			display_date(current_hour, current_min, current_sec);
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401a34:	2002      	movs	r0, #2
  401a36:	4b15      	ldr	r3, [pc, #84]	; (401a8c <main+0x9c>)
  401a38:	4798      	blx	r3
		if (flag_rtc_sec) {
  401a3a:	7823      	ldrb	r3, [r4, #0]
  401a3c:	2b00      	cmp	r3, #0
  401a3e:	d0f9      	beq.n	401a34 <main+0x44>
			flag_rtc_sec = 0;
  401a40:	2300      	movs	r3, #0
  401a42:	7023      	strb	r3, [r4, #0]
			rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  401a44:	ab06      	add	r3, sp, #24
  401a46:	9300      	str	r3, [sp, #0]
  401a48:	ab07      	add	r3, sp, #28
  401a4a:	aa08      	add	r2, sp, #32
  401a4c:	a909      	add	r1, sp, #36	; 0x24
  401a4e:	4628      	mov	r0, r5
  401a50:	47b8      	blx	r7
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  401a52:	ab0a      	add	r3, sp, #40	; 0x28
  401a54:	aa0b      	add	r2, sp, #44	; 0x2c
  401a56:	a90c      	add	r1, sp, #48	; 0x30
  401a58:	4628      	mov	r0, r5
  401a5a:	4e0d      	ldr	r6, [pc, #52]	; (401a90 <main+0xa0>)
  401a5c:	47b0      	blx	r6
			display_date(current_hour, current_min, current_sec);
  401a5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401a60:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a62:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a64:	4b0b      	ldr	r3, [pc, #44]	; (401a94 <main+0xa4>)
  401a66:	4798      	blx	r3
  401a68:	e7e4      	b.n	401a34 <main+0x44>
  401a6a:	bf00      	nop
  401a6c:	00400b41 	.word	0x00400b41
  401a70:	0040174d 	.word	0x0040174d
  401a74:	004007b1 	.word	0x004007b1
  401a78:	00406dfc 	.word	0x00406dfc
  401a7c:	400e1860 	.word	0x400e1860
  401a80:	00401919 	.word	0x00401919
  401a84:	20400c73 	.word	0x20400c73
  401a88:	004002b1 	.word	0x004002b1
  401a8c:	00401171 	.word	0x00401171
  401a90:	004001c7 	.word	0x004001c7
  401a94:	004019bd 	.word	0x004019bd

00401a98 <__libc_init_array>:
  401a98:	b570      	push	{r4, r5, r6, lr}
  401a9a:	4e0f      	ldr	r6, [pc, #60]	; (401ad8 <__libc_init_array+0x40>)
  401a9c:	4d0f      	ldr	r5, [pc, #60]	; (401adc <__libc_init_array+0x44>)
  401a9e:	1b76      	subs	r6, r6, r5
  401aa0:	10b6      	asrs	r6, r6, #2
  401aa2:	bf18      	it	ne
  401aa4:	2400      	movne	r4, #0
  401aa6:	d005      	beq.n	401ab4 <__libc_init_array+0x1c>
  401aa8:	3401      	adds	r4, #1
  401aaa:	f855 3b04 	ldr.w	r3, [r5], #4
  401aae:	4798      	blx	r3
  401ab0:	42a6      	cmp	r6, r4
  401ab2:	d1f9      	bne.n	401aa8 <__libc_init_array+0x10>
  401ab4:	4e0a      	ldr	r6, [pc, #40]	; (401ae0 <__libc_init_array+0x48>)
  401ab6:	4d0b      	ldr	r5, [pc, #44]	; (401ae4 <__libc_init_array+0x4c>)
  401ab8:	1b76      	subs	r6, r6, r5
  401aba:	f005 faf9 	bl	4070b0 <_init>
  401abe:	10b6      	asrs	r6, r6, #2
  401ac0:	bf18      	it	ne
  401ac2:	2400      	movne	r4, #0
  401ac4:	d006      	beq.n	401ad4 <__libc_init_array+0x3c>
  401ac6:	3401      	adds	r4, #1
  401ac8:	f855 3b04 	ldr.w	r3, [r5], #4
  401acc:	4798      	blx	r3
  401ace:	42a6      	cmp	r6, r4
  401ad0:	d1f9      	bne.n	401ac6 <__libc_init_array+0x2e>
  401ad2:	bd70      	pop	{r4, r5, r6, pc}
  401ad4:	bd70      	pop	{r4, r5, r6, pc}
  401ad6:	bf00      	nop
  401ad8:	004070bc 	.word	0x004070bc
  401adc:	004070bc 	.word	0x004070bc
  401ae0:	004070c4 	.word	0x004070c4
  401ae4:	004070bc 	.word	0x004070bc

00401ae8 <memset>:
  401ae8:	b470      	push	{r4, r5, r6}
  401aea:	0786      	lsls	r6, r0, #30
  401aec:	d046      	beq.n	401b7c <memset+0x94>
  401aee:	1e54      	subs	r4, r2, #1
  401af0:	2a00      	cmp	r2, #0
  401af2:	d041      	beq.n	401b78 <memset+0x90>
  401af4:	b2ca      	uxtb	r2, r1
  401af6:	4603      	mov	r3, r0
  401af8:	e002      	b.n	401b00 <memset+0x18>
  401afa:	f114 34ff 	adds.w	r4, r4, #4294967295
  401afe:	d33b      	bcc.n	401b78 <memset+0x90>
  401b00:	f803 2b01 	strb.w	r2, [r3], #1
  401b04:	079d      	lsls	r5, r3, #30
  401b06:	d1f8      	bne.n	401afa <memset+0x12>
  401b08:	2c03      	cmp	r4, #3
  401b0a:	d92e      	bls.n	401b6a <memset+0x82>
  401b0c:	b2cd      	uxtb	r5, r1
  401b0e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401b12:	2c0f      	cmp	r4, #15
  401b14:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401b18:	d919      	bls.n	401b4e <memset+0x66>
  401b1a:	f103 0210 	add.w	r2, r3, #16
  401b1e:	4626      	mov	r6, r4
  401b20:	3e10      	subs	r6, #16
  401b22:	2e0f      	cmp	r6, #15
  401b24:	f842 5c10 	str.w	r5, [r2, #-16]
  401b28:	f842 5c0c 	str.w	r5, [r2, #-12]
  401b2c:	f842 5c08 	str.w	r5, [r2, #-8]
  401b30:	f842 5c04 	str.w	r5, [r2, #-4]
  401b34:	f102 0210 	add.w	r2, r2, #16
  401b38:	d8f2      	bhi.n	401b20 <memset+0x38>
  401b3a:	f1a4 0210 	sub.w	r2, r4, #16
  401b3e:	f022 020f 	bic.w	r2, r2, #15
  401b42:	f004 040f 	and.w	r4, r4, #15
  401b46:	3210      	adds	r2, #16
  401b48:	2c03      	cmp	r4, #3
  401b4a:	4413      	add	r3, r2
  401b4c:	d90d      	bls.n	401b6a <memset+0x82>
  401b4e:	461e      	mov	r6, r3
  401b50:	4622      	mov	r2, r4
  401b52:	3a04      	subs	r2, #4
  401b54:	2a03      	cmp	r2, #3
  401b56:	f846 5b04 	str.w	r5, [r6], #4
  401b5a:	d8fa      	bhi.n	401b52 <memset+0x6a>
  401b5c:	1f22      	subs	r2, r4, #4
  401b5e:	f022 0203 	bic.w	r2, r2, #3
  401b62:	3204      	adds	r2, #4
  401b64:	4413      	add	r3, r2
  401b66:	f004 0403 	and.w	r4, r4, #3
  401b6a:	b12c      	cbz	r4, 401b78 <memset+0x90>
  401b6c:	b2c9      	uxtb	r1, r1
  401b6e:	441c      	add	r4, r3
  401b70:	f803 1b01 	strb.w	r1, [r3], #1
  401b74:	429c      	cmp	r4, r3
  401b76:	d1fb      	bne.n	401b70 <memset+0x88>
  401b78:	bc70      	pop	{r4, r5, r6}
  401b7a:	4770      	bx	lr
  401b7c:	4614      	mov	r4, r2
  401b7e:	4603      	mov	r3, r0
  401b80:	e7c2      	b.n	401b08 <memset+0x20>
  401b82:	bf00      	nop

00401b84 <sprintf>:
  401b84:	b40e      	push	{r1, r2, r3}
  401b86:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b88:	b09c      	sub	sp, #112	; 0x70
  401b8a:	ab21      	add	r3, sp, #132	; 0x84
  401b8c:	490f      	ldr	r1, [pc, #60]	; (401bcc <sprintf+0x48>)
  401b8e:	f853 2b04 	ldr.w	r2, [r3], #4
  401b92:	9301      	str	r3, [sp, #4]
  401b94:	4605      	mov	r5, r0
  401b96:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401b9a:	6808      	ldr	r0, [r1, #0]
  401b9c:	9502      	str	r5, [sp, #8]
  401b9e:	f44f 7702 	mov.w	r7, #520	; 0x208
  401ba2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401ba6:	a902      	add	r1, sp, #8
  401ba8:	9506      	str	r5, [sp, #24]
  401baa:	f8ad 7014 	strh.w	r7, [sp, #20]
  401bae:	9404      	str	r4, [sp, #16]
  401bb0:	9407      	str	r4, [sp, #28]
  401bb2:	f8ad 6016 	strh.w	r6, [sp, #22]
  401bb6:	f000 f80b 	bl	401bd0 <_svfprintf_r>
  401bba:	9b02      	ldr	r3, [sp, #8]
  401bbc:	2200      	movs	r2, #0
  401bbe:	701a      	strb	r2, [r3, #0]
  401bc0:	b01c      	add	sp, #112	; 0x70
  401bc2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401bc6:	b003      	add	sp, #12
  401bc8:	4770      	bx	lr
  401bca:	bf00      	nop
  401bcc:	20400020 	.word	0x20400020

00401bd0 <_svfprintf_r>:
  401bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401bd4:	b0c3      	sub	sp, #268	; 0x10c
  401bd6:	460c      	mov	r4, r1
  401bd8:	910b      	str	r1, [sp, #44]	; 0x2c
  401bda:	4692      	mov	sl, r2
  401bdc:	930f      	str	r3, [sp, #60]	; 0x3c
  401bde:	900c      	str	r0, [sp, #48]	; 0x30
  401be0:	f002 fa0e 	bl	404000 <_localeconv_r>
  401be4:	6803      	ldr	r3, [r0, #0]
  401be6:	931a      	str	r3, [sp, #104]	; 0x68
  401be8:	4618      	mov	r0, r3
  401bea:	f003 f8e9 	bl	404dc0 <strlen>
  401bee:	89a3      	ldrh	r3, [r4, #12]
  401bf0:	9019      	str	r0, [sp, #100]	; 0x64
  401bf2:	0619      	lsls	r1, r3, #24
  401bf4:	d503      	bpl.n	401bfe <_svfprintf_r+0x2e>
  401bf6:	6923      	ldr	r3, [r4, #16]
  401bf8:	2b00      	cmp	r3, #0
  401bfa:	f001 8003 	beq.w	402c04 <_svfprintf_r+0x1034>
  401bfe:	2300      	movs	r3, #0
  401c00:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401c04:	9313      	str	r3, [sp, #76]	; 0x4c
  401c06:	9315      	str	r3, [sp, #84]	; 0x54
  401c08:	9314      	str	r3, [sp, #80]	; 0x50
  401c0a:	9327      	str	r3, [sp, #156]	; 0x9c
  401c0c:	9326      	str	r3, [sp, #152]	; 0x98
  401c0e:	9318      	str	r3, [sp, #96]	; 0x60
  401c10:	931b      	str	r3, [sp, #108]	; 0x6c
  401c12:	9309      	str	r3, [sp, #36]	; 0x24
  401c14:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401c18:	46c8      	mov	r8, r9
  401c1a:	9316      	str	r3, [sp, #88]	; 0x58
  401c1c:	9317      	str	r3, [sp, #92]	; 0x5c
  401c1e:	f89a 3000 	ldrb.w	r3, [sl]
  401c22:	4654      	mov	r4, sl
  401c24:	b1e3      	cbz	r3, 401c60 <_svfprintf_r+0x90>
  401c26:	2b25      	cmp	r3, #37	; 0x25
  401c28:	d102      	bne.n	401c30 <_svfprintf_r+0x60>
  401c2a:	e019      	b.n	401c60 <_svfprintf_r+0x90>
  401c2c:	2b25      	cmp	r3, #37	; 0x25
  401c2e:	d003      	beq.n	401c38 <_svfprintf_r+0x68>
  401c30:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401c34:	2b00      	cmp	r3, #0
  401c36:	d1f9      	bne.n	401c2c <_svfprintf_r+0x5c>
  401c38:	eba4 050a 	sub.w	r5, r4, sl
  401c3c:	b185      	cbz	r5, 401c60 <_svfprintf_r+0x90>
  401c3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c40:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401c42:	f8c8 a000 	str.w	sl, [r8]
  401c46:	3301      	adds	r3, #1
  401c48:	442a      	add	r2, r5
  401c4a:	2b07      	cmp	r3, #7
  401c4c:	f8c8 5004 	str.w	r5, [r8, #4]
  401c50:	9227      	str	r2, [sp, #156]	; 0x9c
  401c52:	9326      	str	r3, [sp, #152]	; 0x98
  401c54:	dc7f      	bgt.n	401d56 <_svfprintf_r+0x186>
  401c56:	f108 0808 	add.w	r8, r8, #8
  401c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c5c:	442b      	add	r3, r5
  401c5e:	9309      	str	r3, [sp, #36]	; 0x24
  401c60:	7823      	ldrb	r3, [r4, #0]
  401c62:	2b00      	cmp	r3, #0
  401c64:	d07f      	beq.n	401d66 <_svfprintf_r+0x196>
  401c66:	2300      	movs	r3, #0
  401c68:	461a      	mov	r2, r3
  401c6a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401c6e:	4619      	mov	r1, r3
  401c70:	930d      	str	r3, [sp, #52]	; 0x34
  401c72:	469b      	mov	fp, r3
  401c74:	f04f 30ff 	mov.w	r0, #4294967295
  401c78:	7863      	ldrb	r3, [r4, #1]
  401c7a:	900a      	str	r0, [sp, #40]	; 0x28
  401c7c:	f104 0a01 	add.w	sl, r4, #1
  401c80:	f10a 0a01 	add.w	sl, sl, #1
  401c84:	f1a3 0020 	sub.w	r0, r3, #32
  401c88:	2858      	cmp	r0, #88	; 0x58
  401c8a:	f200 83c1 	bhi.w	402410 <_svfprintf_r+0x840>
  401c8e:	e8df f010 	tbh	[pc, r0, lsl #1]
  401c92:	0238      	.short	0x0238
  401c94:	03bf03bf 	.word	0x03bf03bf
  401c98:	03bf0240 	.word	0x03bf0240
  401c9c:	03bf03bf 	.word	0x03bf03bf
  401ca0:	03bf03bf 	.word	0x03bf03bf
  401ca4:	024503bf 	.word	0x024503bf
  401ca8:	03bf0203 	.word	0x03bf0203
  401cac:	026b005d 	.word	0x026b005d
  401cb0:	028603bf 	.word	0x028603bf
  401cb4:	039d039d 	.word	0x039d039d
  401cb8:	039d039d 	.word	0x039d039d
  401cbc:	039d039d 	.word	0x039d039d
  401cc0:	039d039d 	.word	0x039d039d
  401cc4:	03bf039d 	.word	0x03bf039d
  401cc8:	03bf03bf 	.word	0x03bf03bf
  401ccc:	03bf03bf 	.word	0x03bf03bf
  401cd0:	03bf03bf 	.word	0x03bf03bf
  401cd4:	03bf03bf 	.word	0x03bf03bf
  401cd8:	033703bf 	.word	0x033703bf
  401cdc:	03bf0357 	.word	0x03bf0357
  401ce0:	03bf0357 	.word	0x03bf0357
  401ce4:	03bf03bf 	.word	0x03bf03bf
  401ce8:	039803bf 	.word	0x039803bf
  401cec:	03bf03bf 	.word	0x03bf03bf
  401cf0:	03bf03ad 	.word	0x03bf03ad
  401cf4:	03bf03bf 	.word	0x03bf03bf
  401cf8:	03bf03bf 	.word	0x03bf03bf
  401cfc:	03bf0259 	.word	0x03bf0259
  401d00:	031e03bf 	.word	0x031e03bf
  401d04:	03bf03bf 	.word	0x03bf03bf
  401d08:	03bf03bf 	.word	0x03bf03bf
  401d0c:	03bf03bf 	.word	0x03bf03bf
  401d10:	03bf03bf 	.word	0x03bf03bf
  401d14:	03bf03bf 	.word	0x03bf03bf
  401d18:	02db02c6 	.word	0x02db02c6
  401d1c:	03570357 	.word	0x03570357
  401d20:	028b0357 	.word	0x028b0357
  401d24:	03bf02db 	.word	0x03bf02db
  401d28:	029003bf 	.word	0x029003bf
  401d2c:	029d03bf 	.word	0x029d03bf
  401d30:	02b401cc 	.word	0x02b401cc
  401d34:	03bf0208 	.word	0x03bf0208
  401d38:	03bf01e1 	.word	0x03bf01e1
  401d3c:	03bf007e 	.word	0x03bf007e
  401d40:	020d03bf 	.word	0x020d03bf
  401d44:	980d      	ldr	r0, [sp, #52]	; 0x34
  401d46:	930f      	str	r3, [sp, #60]	; 0x3c
  401d48:	4240      	negs	r0, r0
  401d4a:	900d      	str	r0, [sp, #52]	; 0x34
  401d4c:	f04b 0b04 	orr.w	fp, fp, #4
  401d50:	f89a 3000 	ldrb.w	r3, [sl]
  401d54:	e794      	b.n	401c80 <_svfprintf_r+0xb0>
  401d56:	aa25      	add	r2, sp, #148	; 0x94
  401d58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d5c:	f003 f89e 	bl	404e9c <__ssprint_r>
  401d60:	b940      	cbnz	r0, 401d74 <_svfprintf_r+0x1a4>
  401d62:	46c8      	mov	r8, r9
  401d64:	e779      	b.n	401c5a <_svfprintf_r+0x8a>
  401d66:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401d68:	b123      	cbz	r3, 401d74 <_svfprintf_r+0x1a4>
  401d6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d6e:	aa25      	add	r2, sp, #148	; 0x94
  401d70:	f003 f894 	bl	404e9c <__ssprint_r>
  401d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401d76:	899b      	ldrh	r3, [r3, #12]
  401d78:	f013 0f40 	tst.w	r3, #64	; 0x40
  401d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401d7e:	bf18      	it	ne
  401d80:	f04f 33ff 	movne.w	r3, #4294967295
  401d84:	9309      	str	r3, [sp, #36]	; 0x24
  401d86:	9809      	ldr	r0, [sp, #36]	; 0x24
  401d88:	b043      	add	sp, #268	; 0x10c
  401d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d8e:	f01b 0f20 	tst.w	fp, #32
  401d92:	9311      	str	r3, [sp, #68]	; 0x44
  401d94:	f040 81dd 	bne.w	402152 <_svfprintf_r+0x582>
  401d98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d9a:	f01b 0f10 	tst.w	fp, #16
  401d9e:	4613      	mov	r3, r2
  401da0:	f040 856e 	bne.w	402880 <_svfprintf_r+0xcb0>
  401da4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401da8:	f000 856a 	beq.w	402880 <_svfprintf_r+0xcb0>
  401dac:	8814      	ldrh	r4, [r2, #0]
  401dae:	3204      	adds	r2, #4
  401db0:	2500      	movs	r5, #0
  401db2:	2301      	movs	r3, #1
  401db4:	920f      	str	r2, [sp, #60]	; 0x3c
  401db6:	2700      	movs	r7, #0
  401db8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401dbc:	990a      	ldr	r1, [sp, #40]	; 0x28
  401dbe:	1c4a      	adds	r2, r1, #1
  401dc0:	f000 8265 	beq.w	40228e <_svfprintf_r+0x6be>
  401dc4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401dc8:	9207      	str	r2, [sp, #28]
  401dca:	ea54 0205 	orrs.w	r2, r4, r5
  401dce:	f040 8264 	bne.w	40229a <_svfprintf_r+0x6ca>
  401dd2:	2900      	cmp	r1, #0
  401dd4:	f040 843c 	bne.w	402650 <_svfprintf_r+0xa80>
  401dd8:	2b00      	cmp	r3, #0
  401dda:	f040 84d7 	bne.w	40278c <_svfprintf_r+0xbbc>
  401dde:	f01b 0301 	ands.w	r3, fp, #1
  401de2:	930e      	str	r3, [sp, #56]	; 0x38
  401de4:	f000 8604 	beq.w	4029f0 <_svfprintf_r+0xe20>
  401de8:	ae42      	add	r6, sp, #264	; 0x108
  401dea:	2330      	movs	r3, #48	; 0x30
  401dec:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401df0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401df2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401df4:	4293      	cmp	r3, r2
  401df6:	bfb8      	it	lt
  401df8:	4613      	movlt	r3, r2
  401dfa:	9308      	str	r3, [sp, #32]
  401dfc:	2300      	movs	r3, #0
  401dfe:	9312      	str	r3, [sp, #72]	; 0x48
  401e00:	b117      	cbz	r7, 401e08 <_svfprintf_r+0x238>
  401e02:	9b08      	ldr	r3, [sp, #32]
  401e04:	3301      	adds	r3, #1
  401e06:	9308      	str	r3, [sp, #32]
  401e08:	9b07      	ldr	r3, [sp, #28]
  401e0a:	f013 0302 	ands.w	r3, r3, #2
  401e0e:	9310      	str	r3, [sp, #64]	; 0x40
  401e10:	d002      	beq.n	401e18 <_svfprintf_r+0x248>
  401e12:	9b08      	ldr	r3, [sp, #32]
  401e14:	3302      	adds	r3, #2
  401e16:	9308      	str	r3, [sp, #32]
  401e18:	9b07      	ldr	r3, [sp, #28]
  401e1a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401e1e:	f040 830e 	bne.w	40243e <_svfprintf_r+0x86e>
  401e22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401e24:	9a08      	ldr	r2, [sp, #32]
  401e26:	eba3 0b02 	sub.w	fp, r3, r2
  401e2a:	f1bb 0f00 	cmp.w	fp, #0
  401e2e:	f340 8306 	ble.w	40243e <_svfprintf_r+0x86e>
  401e32:	f1bb 0f10 	cmp.w	fp, #16
  401e36:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e38:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401e3a:	dd29      	ble.n	401e90 <_svfprintf_r+0x2c0>
  401e3c:	4643      	mov	r3, r8
  401e3e:	4621      	mov	r1, r4
  401e40:	46a8      	mov	r8, r5
  401e42:	2710      	movs	r7, #16
  401e44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401e46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401e48:	e006      	b.n	401e58 <_svfprintf_r+0x288>
  401e4a:	f1ab 0b10 	sub.w	fp, fp, #16
  401e4e:	f1bb 0f10 	cmp.w	fp, #16
  401e52:	f103 0308 	add.w	r3, r3, #8
  401e56:	dd18      	ble.n	401e8a <_svfprintf_r+0x2ba>
  401e58:	3201      	adds	r2, #1
  401e5a:	48b7      	ldr	r0, [pc, #732]	; (402138 <_svfprintf_r+0x568>)
  401e5c:	9226      	str	r2, [sp, #152]	; 0x98
  401e5e:	3110      	adds	r1, #16
  401e60:	2a07      	cmp	r2, #7
  401e62:	9127      	str	r1, [sp, #156]	; 0x9c
  401e64:	e883 0081 	stmia.w	r3, {r0, r7}
  401e68:	ddef      	ble.n	401e4a <_svfprintf_r+0x27a>
  401e6a:	aa25      	add	r2, sp, #148	; 0x94
  401e6c:	4629      	mov	r1, r5
  401e6e:	4620      	mov	r0, r4
  401e70:	f003 f814 	bl	404e9c <__ssprint_r>
  401e74:	2800      	cmp	r0, #0
  401e76:	f47f af7d 	bne.w	401d74 <_svfprintf_r+0x1a4>
  401e7a:	f1ab 0b10 	sub.w	fp, fp, #16
  401e7e:	f1bb 0f10 	cmp.w	fp, #16
  401e82:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401e84:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401e86:	464b      	mov	r3, r9
  401e88:	dce6      	bgt.n	401e58 <_svfprintf_r+0x288>
  401e8a:	4645      	mov	r5, r8
  401e8c:	460c      	mov	r4, r1
  401e8e:	4698      	mov	r8, r3
  401e90:	3201      	adds	r2, #1
  401e92:	4ba9      	ldr	r3, [pc, #676]	; (402138 <_svfprintf_r+0x568>)
  401e94:	9226      	str	r2, [sp, #152]	; 0x98
  401e96:	445c      	add	r4, fp
  401e98:	2a07      	cmp	r2, #7
  401e9a:	9427      	str	r4, [sp, #156]	; 0x9c
  401e9c:	e888 0808 	stmia.w	r8, {r3, fp}
  401ea0:	f300 8498 	bgt.w	4027d4 <_svfprintf_r+0xc04>
  401ea4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401ea8:	f108 0808 	add.w	r8, r8, #8
  401eac:	b177      	cbz	r7, 401ecc <_svfprintf_r+0x2fc>
  401eae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401eb0:	3301      	adds	r3, #1
  401eb2:	3401      	adds	r4, #1
  401eb4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401eb8:	2201      	movs	r2, #1
  401eba:	2b07      	cmp	r3, #7
  401ebc:	9427      	str	r4, [sp, #156]	; 0x9c
  401ebe:	9326      	str	r3, [sp, #152]	; 0x98
  401ec0:	e888 0006 	stmia.w	r8, {r1, r2}
  401ec4:	f300 83db 	bgt.w	40267e <_svfprintf_r+0xaae>
  401ec8:	f108 0808 	add.w	r8, r8, #8
  401ecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401ece:	b16b      	cbz	r3, 401eec <_svfprintf_r+0x31c>
  401ed0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ed2:	3301      	adds	r3, #1
  401ed4:	3402      	adds	r4, #2
  401ed6:	a91e      	add	r1, sp, #120	; 0x78
  401ed8:	2202      	movs	r2, #2
  401eda:	2b07      	cmp	r3, #7
  401edc:	9427      	str	r4, [sp, #156]	; 0x9c
  401ede:	9326      	str	r3, [sp, #152]	; 0x98
  401ee0:	e888 0006 	stmia.w	r8, {r1, r2}
  401ee4:	f300 83d6 	bgt.w	402694 <_svfprintf_r+0xac4>
  401ee8:	f108 0808 	add.w	r8, r8, #8
  401eec:	2d80      	cmp	r5, #128	; 0x80
  401eee:	f000 8315 	beq.w	40251c <_svfprintf_r+0x94c>
  401ef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ef4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ef6:	1a9f      	subs	r7, r3, r2
  401ef8:	2f00      	cmp	r7, #0
  401efa:	dd36      	ble.n	401f6a <_svfprintf_r+0x39a>
  401efc:	2f10      	cmp	r7, #16
  401efe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f00:	4d8e      	ldr	r5, [pc, #568]	; (40213c <_svfprintf_r+0x56c>)
  401f02:	dd27      	ble.n	401f54 <_svfprintf_r+0x384>
  401f04:	4642      	mov	r2, r8
  401f06:	4621      	mov	r1, r4
  401f08:	46b0      	mov	r8, r6
  401f0a:	f04f 0b10 	mov.w	fp, #16
  401f0e:	462e      	mov	r6, r5
  401f10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401f12:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401f14:	e004      	b.n	401f20 <_svfprintf_r+0x350>
  401f16:	3f10      	subs	r7, #16
  401f18:	2f10      	cmp	r7, #16
  401f1a:	f102 0208 	add.w	r2, r2, #8
  401f1e:	dd15      	ble.n	401f4c <_svfprintf_r+0x37c>
  401f20:	3301      	adds	r3, #1
  401f22:	3110      	adds	r1, #16
  401f24:	2b07      	cmp	r3, #7
  401f26:	9127      	str	r1, [sp, #156]	; 0x9c
  401f28:	9326      	str	r3, [sp, #152]	; 0x98
  401f2a:	e882 0840 	stmia.w	r2, {r6, fp}
  401f2e:	ddf2      	ble.n	401f16 <_svfprintf_r+0x346>
  401f30:	aa25      	add	r2, sp, #148	; 0x94
  401f32:	4629      	mov	r1, r5
  401f34:	4620      	mov	r0, r4
  401f36:	f002 ffb1 	bl	404e9c <__ssprint_r>
  401f3a:	2800      	cmp	r0, #0
  401f3c:	f47f af1a 	bne.w	401d74 <_svfprintf_r+0x1a4>
  401f40:	3f10      	subs	r7, #16
  401f42:	2f10      	cmp	r7, #16
  401f44:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401f46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f48:	464a      	mov	r2, r9
  401f4a:	dce9      	bgt.n	401f20 <_svfprintf_r+0x350>
  401f4c:	4635      	mov	r5, r6
  401f4e:	460c      	mov	r4, r1
  401f50:	4646      	mov	r6, r8
  401f52:	4690      	mov	r8, r2
  401f54:	3301      	adds	r3, #1
  401f56:	443c      	add	r4, r7
  401f58:	2b07      	cmp	r3, #7
  401f5a:	9427      	str	r4, [sp, #156]	; 0x9c
  401f5c:	9326      	str	r3, [sp, #152]	; 0x98
  401f5e:	e888 00a0 	stmia.w	r8, {r5, r7}
  401f62:	f300 8381 	bgt.w	402668 <_svfprintf_r+0xa98>
  401f66:	f108 0808 	add.w	r8, r8, #8
  401f6a:	9b07      	ldr	r3, [sp, #28]
  401f6c:	05df      	lsls	r7, r3, #23
  401f6e:	f100 8268 	bmi.w	402442 <_svfprintf_r+0x872>
  401f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f74:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f76:	f8c8 6000 	str.w	r6, [r8]
  401f7a:	3301      	adds	r3, #1
  401f7c:	440c      	add	r4, r1
  401f7e:	2b07      	cmp	r3, #7
  401f80:	9427      	str	r4, [sp, #156]	; 0x9c
  401f82:	f8c8 1004 	str.w	r1, [r8, #4]
  401f86:	9326      	str	r3, [sp, #152]	; 0x98
  401f88:	f300 834d 	bgt.w	402626 <_svfprintf_r+0xa56>
  401f8c:	f108 0808 	add.w	r8, r8, #8
  401f90:	9b07      	ldr	r3, [sp, #28]
  401f92:	075b      	lsls	r3, r3, #29
  401f94:	d53a      	bpl.n	40200c <_svfprintf_r+0x43c>
  401f96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401f98:	9a08      	ldr	r2, [sp, #32]
  401f9a:	1a9d      	subs	r5, r3, r2
  401f9c:	2d00      	cmp	r5, #0
  401f9e:	dd35      	ble.n	40200c <_svfprintf_r+0x43c>
  401fa0:	2d10      	cmp	r5, #16
  401fa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fa4:	dd20      	ble.n	401fe8 <_svfprintf_r+0x418>
  401fa6:	2610      	movs	r6, #16
  401fa8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401faa:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401fae:	e004      	b.n	401fba <_svfprintf_r+0x3ea>
  401fb0:	3d10      	subs	r5, #16
  401fb2:	2d10      	cmp	r5, #16
  401fb4:	f108 0808 	add.w	r8, r8, #8
  401fb8:	dd16      	ble.n	401fe8 <_svfprintf_r+0x418>
  401fba:	3301      	adds	r3, #1
  401fbc:	4a5e      	ldr	r2, [pc, #376]	; (402138 <_svfprintf_r+0x568>)
  401fbe:	9326      	str	r3, [sp, #152]	; 0x98
  401fc0:	3410      	adds	r4, #16
  401fc2:	2b07      	cmp	r3, #7
  401fc4:	9427      	str	r4, [sp, #156]	; 0x9c
  401fc6:	e888 0044 	stmia.w	r8, {r2, r6}
  401fca:	ddf1      	ble.n	401fb0 <_svfprintf_r+0x3e0>
  401fcc:	aa25      	add	r2, sp, #148	; 0x94
  401fce:	4659      	mov	r1, fp
  401fd0:	4638      	mov	r0, r7
  401fd2:	f002 ff63 	bl	404e9c <__ssprint_r>
  401fd6:	2800      	cmp	r0, #0
  401fd8:	f47f aecc 	bne.w	401d74 <_svfprintf_r+0x1a4>
  401fdc:	3d10      	subs	r5, #16
  401fde:	2d10      	cmp	r5, #16
  401fe0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401fe2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fe4:	46c8      	mov	r8, r9
  401fe6:	dce8      	bgt.n	401fba <_svfprintf_r+0x3ea>
  401fe8:	3301      	adds	r3, #1
  401fea:	4a53      	ldr	r2, [pc, #332]	; (402138 <_svfprintf_r+0x568>)
  401fec:	9326      	str	r3, [sp, #152]	; 0x98
  401fee:	442c      	add	r4, r5
  401ff0:	2b07      	cmp	r3, #7
  401ff2:	9427      	str	r4, [sp, #156]	; 0x9c
  401ff4:	e888 0024 	stmia.w	r8, {r2, r5}
  401ff8:	dd08      	ble.n	40200c <_svfprintf_r+0x43c>
  401ffa:	aa25      	add	r2, sp, #148	; 0x94
  401ffc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ffe:	980c      	ldr	r0, [sp, #48]	; 0x30
  402000:	f002 ff4c 	bl	404e9c <__ssprint_r>
  402004:	2800      	cmp	r0, #0
  402006:	f47f aeb5 	bne.w	401d74 <_svfprintf_r+0x1a4>
  40200a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40200c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40200e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402010:	9908      	ldr	r1, [sp, #32]
  402012:	428a      	cmp	r2, r1
  402014:	bfac      	ite	ge
  402016:	189b      	addge	r3, r3, r2
  402018:	185b      	addlt	r3, r3, r1
  40201a:	9309      	str	r3, [sp, #36]	; 0x24
  40201c:	2c00      	cmp	r4, #0
  40201e:	f040 830d 	bne.w	40263c <_svfprintf_r+0xa6c>
  402022:	2300      	movs	r3, #0
  402024:	9326      	str	r3, [sp, #152]	; 0x98
  402026:	46c8      	mov	r8, r9
  402028:	e5f9      	b.n	401c1e <_svfprintf_r+0x4e>
  40202a:	9311      	str	r3, [sp, #68]	; 0x44
  40202c:	f01b 0320 	ands.w	r3, fp, #32
  402030:	f040 81e3 	bne.w	4023fa <_svfprintf_r+0x82a>
  402034:	f01b 0210 	ands.w	r2, fp, #16
  402038:	f040 842e 	bne.w	402898 <_svfprintf_r+0xcc8>
  40203c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402040:	f000 842a 	beq.w	402898 <_svfprintf_r+0xcc8>
  402044:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402046:	4613      	mov	r3, r2
  402048:	460a      	mov	r2, r1
  40204a:	3204      	adds	r2, #4
  40204c:	880c      	ldrh	r4, [r1, #0]
  40204e:	920f      	str	r2, [sp, #60]	; 0x3c
  402050:	2500      	movs	r5, #0
  402052:	e6b0      	b.n	401db6 <_svfprintf_r+0x1e6>
  402054:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402056:	9311      	str	r3, [sp, #68]	; 0x44
  402058:	6816      	ldr	r6, [r2, #0]
  40205a:	2400      	movs	r4, #0
  40205c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402060:	1d15      	adds	r5, r2, #4
  402062:	2e00      	cmp	r6, #0
  402064:	f000 86a7 	beq.w	402db6 <_svfprintf_r+0x11e6>
  402068:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40206a:	1c53      	adds	r3, r2, #1
  40206c:	f000 8609 	beq.w	402c82 <_svfprintf_r+0x10b2>
  402070:	4621      	mov	r1, r4
  402072:	4630      	mov	r0, r6
  402074:	f002 fa8c 	bl	404590 <memchr>
  402078:	2800      	cmp	r0, #0
  40207a:	f000 86e1 	beq.w	402e40 <_svfprintf_r+0x1270>
  40207e:	1b83      	subs	r3, r0, r6
  402080:	930e      	str	r3, [sp, #56]	; 0x38
  402082:	940a      	str	r4, [sp, #40]	; 0x28
  402084:	950f      	str	r5, [sp, #60]	; 0x3c
  402086:	f8cd b01c 	str.w	fp, [sp, #28]
  40208a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40208e:	9308      	str	r3, [sp, #32]
  402090:	9412      	str	r4, [sp, #72]	; 0x48
  402092:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402096:	e6b3      	b.n	401e00 <_svfprintf_r+0x230>
  402098:	f89a 3000 	ldrb.w	r3, [sl]
  40209c:	2201      	movs	r2, #1
  40209e:	212b      	movs	r1, #43	; 0x2b
  4020a0:	e5ee      	b.n	401c80 <_svfprintf_r+0xb0>
  4020a2:	f04b 0b20 	orr.w	fp, fp, #32
  4020a6:	f89a 3000 	ldrb.w	r3, [sl]
  4020aa:	e5e9      	b.n	401c80 <_svfprintf_r+0xb0>
  4020ac:	9311      	str	r3, [sp, #68]	; 0x44
  4020ae:	2a00      	cmp	r2, #0
  4020b0:	f040 8795 	bne.w	402fde <_svfprintf_r+0x140e>
  4020b4:	4b22      	ldr	r3, [pc, #136]	; (402140 <_svfprintf_r+0x570>)
  4020b6:	9318      	str	r3, [sp, #96]	; 0x60
  4020b8:	f01b 0f20 	tst.w	fp, #32
  4020bc:	f040 8111 	bne.w	4022e2 <_svfprintf_r+0x712>
  4020c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020c2:	f01b 0f10 	tst.w	fp, #16
  4020c6:	4613      	mov	r3, r2
  4020c8:	f040 83e1 	bne.w	40288e <_svfprintf_r+0xcbe>
  4020cc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4020d0:	f000 83dd 	beq.w	40288e <_svfprintf_r+0xcbe>
  4020d4:	3304      	adds	r3, #4
  4020d6:	8814      	ldrh	r4, [r2, #0]
  4020d8:	930f      	str	r3, [sp, #60]	; 0x3c
  4020da:	2500      	movs	r5, #0
  4020dc:	f01b 0f01 	tst.w	fp, #1
  4020e0:	f000 810c 	beq.w	4022fc <_svfprintf_r+0x72c>
  4020e4:	ea54 0305 	orrs.w	r3, r4, r5
  4020e8:	f000 8108 	beq.w	4022fc <_svfprintf_r+0x72c>
  4020ec:	2330      	movs	r3, #48	; 0x30
  4020ee:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4020f2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4020f6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4020fa:	f04b 0b02 	orr.w	fp, fp, #2
  4020fe:	2302      	movs	r3, #2
  402100:	e659      	b.n	401db6 <_svfprintf_r+0x1e6>
  402102:	f89a 3000 	ldrb.w	r3, [sl]
  402106:	2900      	cmp	r1, #0
  402108:	f47f adba 	bne.w	401c80 <_svfprintf_r+0xb0>
  40210c:	2201      	movs	r2, #1
  40210e:	2120      	movs	r1, #32
  402110:	e5b6      	b.n	401c80 <_svfprintf_r+0xb0>
  402112:	f04b 0b01 	orr.w	fp, fp, #1
  402116:	f89a 3000 	ldrb.w	r3, [sl]
  40211a:	e5b1      	b.n	401c80 <_svfprintf_r+0xb0>
  40211c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40211e:	6823      	ldr	r3, [r4, #0]
  402120:	930d      	str	r3, [sp, #52]	; 0x34
  402122:	4618      	mov	r0, r3
  402124:	2800      	cmp	r0, #0
  402126:	4623      	mov	r3, r4
  402128:	f103 0304 	add.w	r3, r3, #4
  40212c:	f6ff ae0a 	blt.w	401d44 <_svfprintf_r+0x174>
  402130:	930f      	str	r3, [sp, #60]	; 0x3c
  402132:	f89a 3000 	ldrb.w	r3, [sl]
  402136:	e5a3      	b.n	401c80 <_svfprintf_r+0xb0>
  402138:	00406e70 	.word	0x00406e70
  40213c:	00406e80 	.word	0x00406e80
  402140:	00406e50 	.word	0x00406e50
  402144:	f04b 0b10 	orr.w	fp, fp, #16
  402148:	f01b 0f20 	tst.w	fp, #32
  40214c:	9311      	str	r3, [sp, #68]	; 0x44
  40214e:	f43f ae23 	beq.w	401d98 <_svfprintf_r+0x1c8>
  402152:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402154:	3507      	adds	r5, #7
  402156:	f025 0307 	bic.w	r3, r5, #7
  40215a:	f103 0208 	add.w	r2, r3, #8
  40215e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402162:	920f      	str	r2, [sp, #60]	; 0x3c
  402164:	2301      	movs	r3, #1
  402166:	e626      	b.n	401db6 <_svfprintf_r+0x1e6>
  402168:	f89a 3000 	ldrb.w	r3, [sl]
  40216c:	2b2a      	cmp	r3, #42	; 0x2a
  40216e:	f10a 0401 	add.w	r4, sl, #1
  402172:	f000 8727 	beq.w	402fc4 <_svfprintf_r+0x13f4>
  402176:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40217a:	2809      	cmp	r0, #9
  40217c:	46a2      	mov	sl, r4
  40217e:	f200 86ad 	bhi.w	402edc <_svfprintf_r+0x130c>
  402182:	2300      	movs	r3, #0
  402184:	461c      	mov	r4, r3
  402186:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40218a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40218e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402192:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402196:	2809      	cmp	r0, #9
  402198:	d9f5      	bls.n	402186 <_svfprintf_r+0x5b6>
  40219a:	940a      	str	r4, [sp, #40]	; 0x28
  40219c:	e572      	b.n	401c84 <_svfprintf_r+0xb4>
  40219e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4021a2:	f89a 3000 	ldrb.w	r3, [sl]
  4021a6:	e56b      	b.n	401c80 <_svfprintf_r+0xb0>
  4021a8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4021ac:	f89a 3000 	ldrb.w	r3, [sl]
  4021b0:	e566      	b.n	401c80 <_svfprintf_r+0xb0>
  4021b2:	f89a 3000 	ldrb.w	r3, [sl]
  4021b6:	2b6c      	cmp	r3, #108	; 0x6c
  4021b8:	bf03      	ittte	eq
  4021ba:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4021be:	f04b 0b20 	orreq.w	fp, fp, #32
  4021c2:	f10a 0a01 	addeq.w	sl, sl, #1
  4021c6:	f04b 0b10 	orrne.w	fp, fp, #16
  4021ca:	e559      	b.n	401c80 <_svfprintf_r+0xb0>
  4021cc:	2a00      	cmp	r2, #0
  4021ce:	f040 8711 	bne.w	402ff4 <_svfprintf_r+0x1424>
  4021d2:	f01b 0f20 	tst.w	fp, #32
  4021d6:	f040 84f9 	bne.w	402bcc <_svfprintf_r+0xffc>
  4021da:	f01b 0f10 	tst.w	fp, #16
  4021de:	f040 84ac 	bne.w	402b3a <_svfprintf_r+0xf6a>
  4021e2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4021e6:	f000 84a8 	beq.w	402b3a <_svfprintf_r+0xf6a>
  4021ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021ec:	6813      	ldr	r3, [r2, #0]
  4021ee:	3204      	adds	r2, #4
  4021f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4021f2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4021f6:	801a      	strh	r2, [r3, #0]
  4021f8:	e511      	b.n	401c1e <_svfprintf_r+0x4e>
  4021fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4021fc:	4bb3      	ldr	r3, [pc, #716]	; (4024cc <_svfprintf_r+0x8fc>)
  4021fe:	680c      	ldr	r4, [r1, #0]
  402200:	9318      	str	r3, [sp, #96]	; 0x60
  402202:	2230      	movs	r2, #48	; 0x30
  402204:	2378      	movs	r3, #120	; 0x78
  402206:	3104      	adds	r1, #4
  402208:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40220c:	9311      	str	r3, [sp, #68]	; 0x44
  40220e:	f04b 0b02 	orr.w	fp, fp, #2
  402212:	910f      	str	r1, [sp, #60]	; 0x3c
  402214:	2500      	movs	r5, #0
  402216:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40221a:	2302      	movs	r3, #2
  40221c:	e5cb      	b.n	401db6 <_svfprintf_r+0x1e6>
  40221e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402220:	9311      	str	r3, [sp, #68]	; 0x44
  402222:	680a      	ldr	r2, [r1, #0]
  402224:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402228:	2300      	movs	r3, #0
  40222a:	460a      	mov	r2, r1
  40222c:	461f      	mov	r7, r3
  40222e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402232:	3204      	adds	r2, #4
  402234:	2301      	movs	r3, #1
  402236:	9308      	str	r3, [sp, #32]
  402238:	f8cd b01c 	str.w	fp, [sp, #28]
  40223c:	970a      	str	r7, [sp, #40]	; 0x28
  40223e:	9712      	str	r7, [sp, #72]	; 0x48
  402240:	920f      	str	r2, [sp, #60]	; 0x3c
  402242:	930e      	str	r3, [sp, #56]	; 0x38
  402244:	ae28      	add	r6, sp, #160	; 0xa0
  402246:	e5df      	b.n	401e08 <_svfprintf_r+0x238>
  402248:	9311      	str	r3, [sp, #68]	; 0x44
  40224a:	2a00      	cmp	r2, #0
  40224c:	f040 86ea 	bne.w	403024 <_svfprintf_r+0x1454>
  402250:	f01b 0f20 	tst.w	fp, #32
  402254:	d15d      	bne.n	402312 <_svfprintf_r+0x742>
  402256:	f01b 0f10 	tst.w	fp, #16
  40225a:	f040 8308 	bne.w	40286e <_svfprintf_r+0xc9e>
  40225e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402262:	f000 8304 	beq.w	40286e <_svfprintf_r+0xc9e>
  402266:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402268:	f9b1 4000 	ldrsh.w	r4, [r1]
  40226c:	3104      	adds	r1, #4
  40226e:	17e5      	asrs	r5, r4, #31
  402270:	4622      	mov	r2, r4
  402272:	462b      	mov	r3, r5
  402274:	910f      	str	r1, [sp, #60]	; 0x3c
  402276:	2a00      	cmp	r2, #0
  402278:	f173 0300 	sbcs.w	r3, r3, #0
  40227c:	db58      	blt.n	402330 <_svfprintf_r+0x760>
  40227e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402280:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402284:	1c4a      	adds	r2, r1, #1
  402286:	f04f 0301 	mov.w	r3, #1
  40228a:	f47f ad9b 	bne.w	401dc4 <_svfprintf_r+0x1f4>
  40228e:	ea54 0205 	orrs.w	r2, r4, r5
  402292:	f000 81df 	beq.w	402654 <_svfprintf_r+0xa84>
  402296:	f8cd b01c 	str.w	fp, [sp, #28]
  40229a:	2b01      	cmp	r3, #1
  40229c:	f000 827b 	beq.w	402796 <_svfprintf_r+0xbc6>
  4022a0:	2b02      	cmp	r3, #2
  4022a2:	f040 8206 	bne.w	4026b2 <_svfprintf_r+0xae2>
  4022a6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4022a8:	464e      	mov	r6, r9
  4022aa:	0923      	lsrs	r3, r4, #4
  4022ac:	f004 010f 	and.w	r1, r4, #15
  4022b0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4022b4:	092a      	lsrs	r2, r5, #4
  4022b6:	461c      	mov	r4, r3
  4022b8:	4615      	mov	r5, r2
  4022ba:	5c43      	ldrb	r3, [r0, r1]
  4022bc:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4022c0:	ea54 0305 	orrs.w	r3, r4, r5
  4022c4:	d1f1      	bne.n	4022aa <_svfprintf_r+0x6da>
  4022c6:	eba9 0306 	sub.w	r3, r9, r6
  4022ca:	930e      	str	r3, [sp, #56]	; 0x38
  4022cc:	e590      	b.n	401df0 <_svfprintf_r+0x220>
  4022ce:	9311      	str	r3, [sp, #68]	; 0x44
  4022d0:	2a00      	cmp	r2, #0
  4022d2:	f040 86a3 	bne.w	40301c <_svfprintf_r+0x144c>
  4022d6:	4b7e      	ldr	r3, [pc, #504]	; (4024d0 <_svfprintf_r+0x900>)
  4022d8:	9318      	str	r3, [sp, #96]	; 0x60
  4022da:	f01b 0f20 	tst.w	fp, #32
  4022de:	f43f aeef 	beq.w	4020c0 <_svfprintf_r+0x4f0>
  4022e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4022e4:	3507      	adds	r5, #7
  4022e6:	f025 0307 	bic.w	r3, r5, #7
  4022ea:	f103 0208 	add.w	r2, r3, #8
  4022ee:	f01b 0f01 	tst.w	fp, #1
  4022f2:	920f      	str	r2, [sp, #60]	; 0x3c
  4022f4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4022f8:	f47f aef4 	bne.w	4020e4 <_svfprintf_r+0x514>
  4022fc:	2302      	movs	r3, #2
  4022fe:	e55a      	b.n	401db6 <_svfprintf_r+0x1e6>
  402300:	9311      	str	r3, [sp, #68]	; 0x44
  402302:	2a00      	cmp	r2, #0
  402304:	f040 8686 	bne.w	403014 <_svfprintf_r+0x1444>
  402308:	f04b 0b10 	orr.w	fp, fp, #16
  40230c:	f01b 0f20 	tst.w	fp, #32
  402310:	d0a1      	beq.n	402256 <_svfprintf_r+0x686>
  402312:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402314:	3507      	adds	r5, #7
  402316:	f025 0507 	bic.w	r5, r5, #7
  40231a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40231e:	2a00      	cmp	r2, #0
  402320:	f105 0108 	add.w	r1, r5, #8
  402324:	461d      	mov	r5, r3
  402326:	f173 0300 	sbcs.w	r3, r3, #0
  40232a:	910f      	str	r1, [sp, #60]	; 0x3c
  40232c:	4614      	mov	r4, r2
  40232e:	daa6      	bge.n	40227e <_svfprintf_r+0x6ae>
  402330:	272d      	movs	r7, #45	; 0x2d
  402332:	4264      	negs	r4, r4
  402334:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402338:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40233c:	2301      	movs	r3, #1
  40233e:	e53d      	b.n	401dbc <_svfprintf_r+0x1ec>
  402340:	9311      	str	r3, [sp, #68]	; 0x44
  402342:	2a00      	cmp	r2, #0
  402344:	f040 8662 	bne.w	40300c <_svfprintf_r+0x143c>
  402348:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40234a:	3507      	adds	r5, #7
  40234c:	f025 0307 	bic.w	r3, r5, #7
  402350:	f103 0208 	add.w	r2, r3, #8
  402354:	920f      	str	r2, [sp, #60]	; 0x3c
  402356:	681a      	ldr	r2, [r3, #0]
  402358:	9215      	str	r2, [sp, #84]	; 0x54
  40235a:	685b      	ldr	r3, [r3, #4]
  40235c:	9314      	str	r3, [sp, #80]	; 0x50
  40235e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402360:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402362:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402366:	4628      	mov	r0, r5
  402368:	4621      	mov	r1, r4
  40236a:	f04f 32ff 	mov.w	r2, #4294967295
  40236e:	4b59      	ldr	r3, [pc, #356]	; (4024d4 <_svfprintf_r+0x904>)
  402370:	f003 fe5a 	bl	406028 <__aeabi_dcmpun>
  402374:	2800      	cmp	r0, #0
  402376:	f040 834a 	bne.w	402a0e <_svfprintf_r+0xe3e>
  40237a:	4628      	mov	r0, r5
  40237c:	4621      	mov	r1, r4
  40237e:	f04f 32ff 	mov.w	r2, #4294967295
  402382:	4b54      	ldr	r3, [pc, #336]	; (4024d4 <_svfprintf_r+0x904>)
  402384:	f003 fe32 	bl	405fec <__aeabi_dcmple>
  402388:	2800      	cmp	r0, #0
  40238a:	f040 8340 	bne.w	402a0e <_svfprintf_r+0xe3e>
  40238e:	a815      	add	r0, sp, #84	; 0x54
  402390:	c80d      	ldmia	r0, {r0, r2, r3}
  402392:	9914      	ldr	r1, [sp, #80]	; 0x50
  402394:	f003 fe20 	bl	405fd8 <__aeabi_dcmplt>
  402398:	2800      	cmp	r0, #0
  40239a:	f040 8530 	bne.w	402dfe <_svfprintf_r+0x122e>
  40239e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023a2:	4e4d      	ldr	r6, [pc, #308]	; (4024d8 <_svfprintf_r+0x908>)
  4023a4:	4b4d      	ldr	r3, [pc, #308]	; (4024dc <_svfprintf_r+0x90c>)
  4023a6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4023aa:	9007      	str	r0, [sp, #28]
  4023ac:	9811      	ldr	r0, [sp, #68]	; 0x44
  4023ae:	2203      	movs	r2, #3
  4023b0:	2100      	movs	r1, #0
  4023b2:	9208      	str	r2, [sp, #32]
  4023b4:	910a      	str	r1, [sp, #40]	; 0x28
  4023b6:	2847      	cmp	r0, #71	; 0x47
  4023b8:	bfd8      	it	le
  4023ba:	461e      	movle	r6, r3
  4023bc:	920e      	str	r2, [sp, #56]	; 0x38
  4023be:	9112      	str	r1, [sp, #72]	; 0x48
  4023c0:	e51e      	b.n	401e00 <_svfprintf_r+0x230>
  4023c2:	f04b 0b08 	orr.w	fp, fp, #8
  4023c6:	f89a 3000 	ldrb.w	r3, [sl]
  4023ca:	e459      	b.n	401c80 <_svfprintf_r+0xb0>
  4023cc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023d0:	2300      	movs	r3, #0
  4023d2:	461c      	mov	r4, r3
  4023d4:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4023d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4023dc:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4023e0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023e4:	2809      	cmp	r0, #9
  4023e6:	d9f5      	bls.n	4023d4 <_svfprintf_r+0x804>
  4023e8:	940d      	str	r4, [sp, #52]	; 0x34
  4023ea:	e44b      	b.n	401c84 <_svfprintf_r+0xb4>
  4023ec:	f04b 0b10 	orr.w	fp, fp, #16
  4023f0:	9311      	str	r3, [sp, #68]	; 0x44
  4023f2:	f01b 0320 	ands.w	r3, fp, #32
  4023f6:	f43f ae1d 	beq.w	402034 <_svfprintf_r+0x464>
  4023fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4023fc:	3507      	adds	r5, #7
  4023fe:	f025 0307 	bic.w	r3, r5, #7
  402402:	f103 0208 	add.w	r2, r3, #8
  402406:	e9d3 4500 	ldrd	r4, r5, [r3]
  40240a:	920f      	str	r2, [sp, #60]	; 0x3c
  40240c:	2300      	movs	r3, #0
  40240e:	e4d2      	b.n	401db6 <_svfprintf_r+0x1e6>
  402410:	9311      	str	r3, [sp, #68]	; 0x44
  402412:	2a00      	cmp	r2, #0
  402414:	f040 85e7 	bne.w	402fe6 <_svfprintf_r+0x1416>
  402418:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40241a:	2a00      	cmp	r2, #0
  40241c:	f43f aca3 	beq.w	401d66 <_svfprintf_r+0x196>
  402420:	2300      	movs	r3, #0
  402422:	2101      	movs	r1, #1
  402424:	461f      	mov	r7, r3
  402426:	9108      	str	r1, [sp, #32]
  402428:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40242c:	f8cd b01c 	str.w	fp, [sp, #28]
  402430:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402434:	930a      	str	r3, [sp, #40]	; 0x28
  402436:	9312      	str	r3, [sp, #72]	; 0x48
  402438:	910e      	str	r1, [sp, #56]	; 0x38
  40243a:	ae28      	add	r6, sp, #160	; 0xa0
  40243c:	e4e4      	b.n	401e08 <_svfprintf_r+0x238>
  40243e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402440:	e534      	b.n	401eac <_svfprintf_r+0x2dc>
  402442:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402444:	2b65      	cmp	r3, #101	; 0x65
  402446:	f340 80a7 	ble.w	402598 <_svfprintf_r+0x9c8>
  40244a:	a815      	add	r0, sp, #84	; 0x54
  40244c:	c80d      	ldmia	r0, {r0, r2, r3}
  40244e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402450:	f003 fdb8 	bl	405fc4 <__aeabi_dcmpeq>
  402454:	2800      	cmp	r0, #0
  402456:	f000 8150 	beq.w	4026fa <_svfprintf_r+0xb2a>
  40245a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40245c:	4a20      	ldr	r2, [pc, #128]	; (4024e0 <_svfprintf_r+0x910>)
  40245e:	f8c8 2000 	str.w	r2, [r8]
  402462:	3301      	adds	r3, #1
  402464:	3401      	adds	r4, #1
  402466:	2201      	movs	r2, #1
  402468:	2b07      	cmp	r3, #7
  40246a:	9427      	str	r4, [sp, #156]	; 0x9c
  40246c:	9326      	str	r3, [sp, #152]	; 0x98
  40246e:	f8c8 2004 	str.w	r2, [r8, #4]
  402472:	f300 836a 	bgt.w	402b4a <_svfprintf_r+0xf7a>
  402476:	f108 0808 	add.w	r8, r8, #8
  40247a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40247c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40247e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402480:	4293      	cmp	r3, r2
  402482:	db03      	blt.n	40248c <_svfprintf_r+0x8bc>
  402484:	9b07      	ldr	r3, [sp, #28]
  402486:	07dd      	lsls	r5, r3, #31
  402488:	f57f ad82 	bpl.w	401f90 <_svfprintf_r+0x3c0>
  40248c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40248e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402490:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402492:	f8c8 2000 	str.w	r2, [r8]
  402496:	3301      	adds	r3, #1
  402498:	440c      	add	r4, r1
  40249a:	2b07      	cmp	r3, #7
  40249c:	f8c8 1004 	str.w	r1, [r8, #4]
  4024a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4024a2:	9326      	str	r3, [sp, #152]	; 0x98
  4024a4:	f300 839e 	bgt.w	402be4 <_svfprintf_r+0x1014>
  4024a8:	f108 0808 	add.w	r8, r8, #8
  4024ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024ae:	1e5e      	subs	r6, r3, #1
  4024b0:	2e00      	cmp	r6, #0
  4024b2:	f77f ad6d 	ble.w	401f90 <_svfprintf_r+0x3c0>
  4024b6:	2e10      	cmp	r6, #16
  4024b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024ba:	4d0a      	ldr	r5, [pc, #40]	; (4024e4 <_svfprintf_r+0x914>)
  4024bc:	f340 81f5 	ble.w	4028aa <_svfprintf_r+0xcda>
  4024c0:	4622      	mov	r2, r4
  4024c2:	2710      	movs	r7, #16
  4024c4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4024c8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4024ca:	e013      	b.n	4024f4 <_svfprintf_r+0x924>
  4024cc:	00406e50 	.word	0x00406e50
  4024d0:	00406e3c 	.word	0x00406e3c
  4024d4:	7fefffff 	.word	0x7fefffff
  4024d8:	00406e30 	.word	0x00406e30
  4024dc:	00406e2c 	.word	0x00406e2c
  4024e0:	00406e6c 	.word	0x00406e6c
  4024e4:	00406e80 	.word	0x00406e80
  4024e8:	f108 0808 	add.w	r8, r8, #8
  4024ec:	3e10      	subs	r6, #16
  4024ee:	2e10      	cmp	r6, #16
  4024f0:	f340 81da 	ble.w	4028a8 <_svfprintf_r+0xcd8>
  4024f4:	3301      	adds	r3, #1
  4024f6:	3210      	adds	r2, #16
  4024f8:	2b07      	cmp	r3, #7
  4024fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4024fc:	9326      	str	r3, [sp, #152]	; 0x98
  4024fe:	e888 00a0 	stmia.w	r8, {r5, r7}
  402502:	ddf1      	ble.n	4024e8 <_svfprintf_r+0x918>
  402504:	aa25      	add	r2, sp, #148	; 0x94
  402506:	4621      	mov	r1, r4
  402508:	4658      	mov	r0, fp
  40250a:	f002 fcc7 	bl	404e9c <__ssprint_r>
  40250e:	2800      	cmp	r0, #0
  402510:	f47f ac30 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402514:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402516:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402518:	46c8      	mov	r8, r9
  40251a:	e7e7      	b.n	4024ec <_svfprintf_r+0x91c>
  40251c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40251e:	9a08      	ldr	r2, [sp, #32]
  402520:	1a9f      	subs	r7, r3, r2
  402522:	2f00      	cmp	r7, #0
  402524:	f77f ace5 	ble.w	401ef2 <_svfprintf_r+0x322>
  402528:	2f10      	cmp	r7, #16
  40252a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40252c:	4db6      	ldr	r5, [pc, #728]	; (402808 <_svfprintf_r+0xc38>)
  40252e:	dd27      	ble.n	402580 <_svfprintf_r+0x9b0>
  402530:	4642      	mov	r2, r8
  402532:	4621      	mov	r1, r4
  402534:	46b0      	mov	r8, r6
  402536:	f04f 0b10 	mov.w	fp, #16
  40253a:	462e      	mov	r6, r5
  40253c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40253e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402540:	e004      	b.n	40254c <_svfprintf_r+0x97c>
  402542:	3f10      	subs	r7, #16
  402544:	2f10      	cmp	r7, #16
  402546:	f102 0208 	add.w	r2, r2, #8
  40254a:	dd15      	ble.n	402578 <_svfprintf_r+0x9a8>
  40254c:	3301      	adds	r3, #1
  40254e:	3110      	adds	r1, #16
  402550:	2b07      	cmp	r3, #7
  402552:	9127      	str	r1, [sp, #156]	; 0x9c
  402554:	9326      	str	r3, [sp, #152]	; 0x98
  402556:	e882 0840 	stmia.w	r2, {r6, fp}
  40255a:	ddf2      	ble.n	402542 <_svfprintf_r+0x972>
  40255c:	aa25      	add	r2, sp, #148	; 0x94
  40255e:	4629      	mov	r1, r5
  402560:	4620      	mov	r0, r4
  402562:	f002 fc9b 	bl	404e9c <__ssprint_r>
  402566:	2800      	cmp	r0, #0
  402568:	f47f ac04 	bne.w	401d74 <_svfprintf_r+0x1a4>
  40256c:	3f10      	subs	r7, #16
  40256e:	2f10      	cmp	r7, #16
  402570:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402572:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402574:	464a      	mov	r2, r9
  402576:	dce9      	bgt.n	40254c <_svfprintf_r+0x97c>
  402578:	4635      	mov	r5, r6
  40257a:	460c      	mov	r4, r1
  40257c:	4646      	mov	r6, r8
  40257e:	4690      	mov	r8, r2
  402580:	3301      	adds	r3, #1
  402582:	443c      	add	r4, r7
  402584:	2b07      	cmp	r3, #7
  402586:	9427      	str	r4, [sp, #156]	; 0x9c
  402588:	9326      	str	r3, [sp, #152]	; 0x98
  40258a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40258e:	f300 8232 	bgt.w	4029f6 <_svfprintf_r+0xe26>
  402592:	f108 0808 	add.w	r8, r8, #8
  402596:	e4ac      	b.n	401ef2 <_svfprintf_r+0x322>
  402598:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40259a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40259c:	2b01      	cmp	r3, #1
  40259e:	f340 81fe 	ble.w	40299e <_svfprintf_r+0xdce>
  4025a2:	3701      	adds	r7, #1
  4025a4:	3401      	adds	r4, #1
  4025a6:	2301      	movs	r3, #1
  4025a8:	2f07      	cmp	r7, #7
  4025aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4025ac:	9726      	str	r7, [sp, #152]	; 0x98
  4025ae:	f8c8 6000 	str.w	r6, [r8]
  4025b2:	f8c8 3004 	str.w	r3, [r8, #4]
  4025b6:	f300 8203 	bgt.w	4029c0 <_svfprintf_r+0xdf0>
  4025ba:	f108 0808 	add.w	r8, r8, #8
  4025be:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4025c0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4025c2:	f8c8 3000 	str.w	r3, [r8]
  4025c6:	3701      	adds	r7, #1
  4025c8:	4414      	add	r4, r2
  4025ca:	2f07      	cmp	r7, #7
  4025cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4025ce:	9726      	str	r7, [sp, #152]	; 0x98
  4025d0:	f8c8 2004 	str.w	r2, [r8, #4]
  4025d4:	f300 8200 	bgt.w	4029d8 <_svfprintf_r+0xe08>
  4025d8:	f108 0808 	add.w	r8, r8, #8
  4025dc:	a815      	add	r0, sp, #84	; 0x54
  4025de:	c80d      	ldmia	r0, {r0, r2, r3}
  4025e0:	9914      	ldr	r1, [sp, #80]	; 0x50
  4025e2:	f003 fcef 	bl	405fc4 <__aeabi_dcmpeq>
  4025e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4025e8:	2800      	cmp	r0, #0
  4025ea:	f040 8101 	bne.w	4027f0 <_svfprintf_r+0xc20>
  4025ee:	3b01      	subs	r3, #1
  4025f0:	3701      	adds	r7, #1
  4025f2:	3601      	adds	r6, #1
  4025f4:	441c      	add	r4, r3
  4025f6:	2f07      	cmp	r7, #7
  4025f8:	9726      	str	r7, [sp, #152]	; 0x98
  4025fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4025fc:	f8c8 6000 	str.w	r6, [r8]
  402600:	f8c8 3004 	str.w	r3, [r8, #4]
  402604:	f300 8127 	bgt.w	402856 <_svfprintf_r+0xc86>
  402608:	f108 0808 	add.w	r8, r8, #8
  40260c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40260e:	f8c8 2004 	str.w	r2, [r8, #4]
  402612:	3701      	adds	r7, #1
  402614:	4414      	add	r4, r2
  402616:	ab21      	add	r3, sp, #132	; 0x84
  402618:	2f07      	cmp	r7, #7
  40261a:	9427      	str	r4, [sp, #156]	; 0x9c
  40261c:	9726      	str	r7, [sp, #152]	; 0x98
  40261e:	f8c8 3000 	str.w	r3, [r8]
  402622:	f77f acb3 	ble.w	401f8c <_svfprintf_r+0x3bc>
  402626:	aa25      	add	r2, sp, #148	; 0x94
  402628:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40262a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40262c:	f002 fc36 	bl	404e9c <__ssprint_r>
  402630:	2800      	cmp	r0, #0
  402632:	f47f ab9f 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402636:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402638:	46c8      	mov	r8, r9
  40263a:	e4a9      	b.n	401f90 <_svfprintf_r+0x3c0>
  40263c:	aa25      	add	r2, sp, #148	; 0x94
  40263e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402640:	980c      	ldr	r0, [sp, #48]	; 0x30
  402642:	f002 fc2b 	bl	404e9c <__ssprint_r>
  402646:	2800      	cmp	r0, #0
  402648:	f43f aceb 	beq.w	402022 <_svfprintf_r+0x452>
  40264c:	f7ff bb92 	b.w	401d74 <_svfprintf_r+0x1a4>
  402650:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402654:	2b01      	cmp	r3, #1
  402656:	f000 8134 	beq.w	4028c2 <_svfprintf_r+0xcf2>
  40265a:	2b02      	cmp	r3, #2
  40265c:	d125      	bne.n	4026aa <_svfprintf_r+0xada>
  40265e:	f8cd b01c 	str.w	fp, [sp, #28]
  402662:	2400      	movs	r4, #0
  402664:	2500      	movs	r5, #0
  402666:	e61e      	b.n	4022a6 <_svfprintf_r+0x6d6>
  402668:	aa25      	add	r2, sp, #148	; 0x94
  40266a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40266c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40266e:	f002 fc15 	bl	404e9c <__ssprint_r>
  402672:	2800      	cmp	r0, #0
  402674:	f47f ab7e 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402678:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40267a:	46c8      	mov	r8, r9
  40267c:	e475      	b.n	401f6a <_svfprintf_r+0x39a>
  40267e:	aa25      	add	r2, sp, #148	; 0x94
  402680:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402682:	980c      	ldr	r0, [sp, #48]	; 0x30
  402684:	f002 fc0a 	bl	404e9c <__ssprint_r>
  402688:	2800      	cmp	r0, #0
  40268a:	f47f ab73 	bne.w	401d74 <_svfprintf_r+0x1a4>
  40268e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402690:	46c8      	mov	r8, r9
  402692:	e41b      	b.n	401ecc <_svfprintf_r+0x2fc>
  402694:	aa25      	add	r2, sp, #148	; 0x94
  402696:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402698:	980c      	ldr	r0, [sp, #48]	; 0x30
  40269a:	f002 fbff 	bl	404e9c <__ssprint_r>
  40269e:	2800      	cmp	r0, #0
  4026a0:	f47f ab68 	bne.w	401d74 <_svfprintf_r+0x1a4>
  4026a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026a6:	46c8      	mov	r8, r9
  4026a8:	e420      	b.n	401eec <_svfprintf_r+0x31c>
  4026aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4026ae:	2400      	movs	r4, #0
  4026b0:	2500      	movs	r5, #0
  4026b2:	4649      	mov	r1, r9
  4026b4:	e000      	b.n	4026b8 <_svfprintf_r+0xae8>
  4026b6:	4631      	mov	r1, r6
  4026b8:	08e2      	lsrs	r2, r4, #3
  4026ba:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4026be:	08e8      	lsrs	r0, r5, #3
  4026c0:	f004 0307 	and.w	r3, r4, #7
  4026c4:	4605      	mov	r5, r0
  4026c6:	4614      	mov	r4, r2
  4026c8:	3330      	adds	r3, #48	; 0x30
  4026ca:	ea54 0205 	orrs.w	r2, r4, r5
  4026ce:	f801 3c01 	strb.w	r3, [r1, #-1]
  4026d2:	f101 36ff 	add.w	r6, r1, #4294967295
  4026d6:	d1ee      	bne.n	4026b6 <_svfprintf_r+0xae6>
  4026d8:	9a07      	ldr	r2, [sp, #28]
  4026da:	07d2      	lsls	r2, r2, #31
  4026dc:	f57f adf3 	bpl.w	4022c6 <_svfprintf_r+0x6f6>
  4026e0:	2b30      	cmp	r3, #48	; 0x30
  4026e2:	f43f adf0 	beq.w	4022c6 <_svfprintf_r+0x6f6>
  4026e6:	3902      	subs	r1, #2
  4026e8:	2330      	movs	r3, #48	; 0x30
  4026ea:	f806 3c01 	strb.w	r3, [r6, #-1]
  4026ee:	eba9 0301 	sub.w	r3, r9, r1
  4026f2:	930e      	str	r3, [sp, #56]	; 0x38
  4026f4:	460e      	mov	r6, r1
  4026f6:	f7ff bb7b 	b.w	401df0 <_svfprintf_r+0x220>
  4026fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4026fc:	2900      	cmp	r1, #0
  4026fe:	f340 822e 	ble.w	402b5e <_svfprintf_r+0xf8e>
  402702:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402704:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402706:	4293      	cmp	r3, r2
  402708:	bfa8      	it	ge
  40270a:	4613      	movge	r3, r2
  40270c:	2b00      	cmp	r3, #0
  40270e:	461f      	mov	r7, r3
  402710:	dd0d      	ble.n	40272e <_svfprintf_r+0xb5e>
  402712:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402714:	f8c8 6000 	str.w	r6, [r8]
  402718:	3301      	adds	r3, #1
  40271a:	443c      	add	r4, r7
  40271c:	2b07      	cmp	r3, #7
  40271e:	9427      	str	r4, [sp, #156]	; 0x9c
  402720:	f8c8 7004 	str.w	r7, [r8, #4]
  402724:	9326      	str	r3, [sp, #152]	; 0x98
  402726:	f300 831f 	bgt.w	402d68 <_svfprintf_r+0x1198>
  40272a:	f108 0808 	add.w	r8, r8, #8
  40272e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402730:	2f00      	cmp	r7, #0
  402732:	bfa8      	it	ge
  402734:	1bdb      	subge	r3, r3, r7
  402736:	2b00      	cmp	r3, #0
  402738:	461f      	mov	r7, r3
  40273a:	f340 80d6 	ble.w	4028ea <_svfprintf_r+0xd1a>
  40273e:	2f10      	cmp	r7, #16
  402740:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402742:	4d31      	ldr	r5, [pc, #196]	; (402808 <_svfprintf_r+0xc38>)
  402744:	f340 81ed 	ble.w	402b22 <_svfprintf_r+0xf52>
  402748:	4642      	mov	r2, r8
  40274a:	4621      	mov	r1, r4
  40274c:	46b0      	mov	r8, r6
  40274e:	f04f 0b10 	mov.w	fp, #16
  402752:	462e      	mov	r6, r5
  402754:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402756:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402758:	e004      	b.n	402764 <_svfprintf_r+0xb94>
  40275a:	3208      	adds	r2, #8
  40275c:	3f10      	subs	r7, #16
  40275e:	2f10      	cmp	r7, #16
  402760:	f340 81db 	ble.w	402b1a <_svfprintf_r+0xf4a>
  402764:	3301      	adds	r3, #1
  402766:	3110      	adds	r1, #16
  402768:	2b07      	cmp	r3, #7
  40276a:	9127      	str	r1, [sp, #156]	; 0x9c
  40276c:	9326      	str	r3, [sp, #152]	; 0x98
  40276e:	e882 0840 	stmia.w	r2, {r6, fp}
  402772:	ddf2      	ble.n	40275a <_svfprintf_r+0xb8a>
  402774:	aa25      	add	r2, sp, #148	; 0x94
  402776:	4629      	mov	r1, r5
  402778:	4620      	mov	r0, r4
  40277a:	f002 fb8f 	bl	404e9c <__ssprint_r>
  40277e:	2800      	cmp	r0, #0
  402780:	f47f aaf8 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402784:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402786:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402788:	464a      	mov	r2, r9
  40278a:	e7e7      	b.n	40275c <_svfprintf_r+0xb8c>
  40278c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40278e:	930e      	str	r3, [sp, #56]	; 0x38
  402790:	464e      	mov	r6, r9
  402792:	f7ff bb2d 	b.w	401df0 <_svfprintf_r+0x220>
  402796:	2d00      	cmp	r5, #0
  402798:	bf08      	it	eq
  40279a:	2c0a      	cmpeq	r4, #10
  40279c:	f0c0 808f 	bcc.w	4028be <_svfprintf_r+0xcee>
  4027a0:	464e      	mov	r6, r9
  4027a2:	4620      	mov	r0, r4
  4027a4:	4629      	mov	r1, r5
  4027a6:	220a      	movs	r2, #10
  4027a8:	2300      	movs	r3, #0
  4027aa:	f003 fc7b 	bl	4060a4 <__aeabi_uldivmod>
  4027ae:	3230      	adds	r2, #48	; 0x30
  4027b0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4027b4:	4620      	mov	r0, r4
  4027b6:	4629      	mov	r1, r5
  4027b8:	2300      	movs	r3, #0
  4027ba:	220a      	movs	r2, #10
  4027bc:	f003 fc72 	bl	4060a4 <__aeabi_uldivmod>
  4027c0:	4604      	mov	r4, r0
  4027c2:	460d      	mov	r5, r1
  4027c4:	ea54 0305 	orrs.w	r3, r4, r5
  4027c8:	d1eb      	bne.n	4027a2 <_svfprintf_r+0xbd2>
  4027ca:	eba9 0306 	sub.w	r3, r9, r6
  4027ce:	930e      	str	r3, [sp, #56]	; 0x38
  4027d0:	f7ff bb0e 	b.w	401df0 <_svfprintf_r+0x220>
  4027d4:	aa25      	add	r2, sp, #148	; 0x94
  4027d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027da:	f002 fb5f 	bl	404e9c <__ssprint_r>
  4027de:	2800      	cmp	r0, #0
  4027e0:	f47f aac8 	bne.w	401d74 <_svfprintf_r+0x1a4>
  4027e4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4027e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027ea:	46c8      	mov	r8, r9
  4027ec:	f7ff bb5e 	b.w	401eac <_svfprintf_r+0x2dc>
  4027f0:	1e5e      	subs	r6, r3, #1
  4027f2:	2e00      	cmp	r6, #0
  4027f4:	f77f af0a 	ble.w	40260c <_svfprintf_r+0xa3c>
  4027f8:	2e10      	cmp	r6, #16
  4027fa:	4d03      	ldr	r5, [pc, #12]	; (402808 <_svfprintf_r+0xc38>)
  4027fc:	dd22      	ble.n	402844 <_svfprintf_r+0xc74>
  4027fe:	4622      	mov	r2, r4
  402800:	f04f 0b10 	mov.w	fp, #16
  402804:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402806:	e006      	b.n	402816 <_svfprintf_r+0xc46>
  402808:	00406e80 	.word	0x00406e80
  40280c:	3e10      	subs	r6, #16
  40280e:	2e10      	cmp	r6, #16
  402810:	f108 0808 	add.w	r8, r8, #8
  402814:	dd15      	ble.n	402842 <_svfprintf_r+0xc72>
  402816:	3701      	adds	r7, #1
  402818:	3210      	adds	r2, #16
  40281a:	2f07      	cmp	r7, #7
  40281c:	9227      	str	r2, [sp, #156]	; 0x9c
  40281e:	9726      	str	r7, [sp, #152]	; 0x98
  402820:	e888 0820 	stmia.w	r8, {r5, fp}
  402824:	ddf2      	ble.n	40280c <_svfprintf_r+0xc3c>
  402826:	aa25      	add	r2, sp, #148	; 0x94
  402828:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40282a:	4620      	mov	r0, r4
  40282c:	f002 fb36 	bl	404e9c <__ssprint_r>
  402830:	2800      	cmp	r0, #0
  402832:	f47f aa9f 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402836:	3e10      	subs	r6, #16
  402838:	2e10      	cmp	r6, #16
  40283a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40283c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40283e:	46c8      	mov	r8, r9
  402840:	dce9      	bgt.n	402816 <_svfprintf_r+0xc46>
  402842:	4614      	mov	r4, r2
  402844:	3701      	adds	r7, #1
  402846:	4434      	add	r4, r6
  402848:	2f07      	cmp	r7, #7
  40284a:	9427      	str	r4, [sp, #156]	; 0x9c
  40284c:	9726      	str	r7, [sp, #152]	; 0x98
  40284e:	e888 0060 	stmia.w	r8, {r5, r6}
  402852:	f77f aed9 	ble.w	402608 <_svfprintf_r+0xa38>
  402856:	aa25      	add	r2, sp, #148	; 0x94
  402858:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40285a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40285c:	f002 fb1e 	bl	404e9c <__ssprint_r>
  402860:	2800      	cmp	r0, #0
  402862:	f47f aa87 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402866:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402868:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40286a:	46c8      	mov	r8, r9
  40286c:	e6ce      	b.n	40260c <_svfprintf_r+0xa3c>
  40286e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402870:	6814      	ldr	r4, [r2, #0]
  402872:	4613      	mov	r3, r2
  402874:	3304      	adds	r3, #4
  402876:	17e5      	asrs	r5, r4, #31
  402878:	930f      	str	r3, [sp, #60]	; 0x3c
  40287a:	4622      	mov	r2, r4
  40287c:	462b      	mov	r3, r5
  40287e:	e4fa      	b.n	402276 <_svfprintf_r+0x6a6>
  402880:	3204      	adds	r2, #4
  402882:	681c      	ldr	r4, [r3, #0]
  402884:	920f      	str	r2, [sp, #60]	; 0x3c
  402886:	2301      	movs	r3, #1
  402888:	2500      	movs	r5, #0
  40288a:	f7ff ba94 	b.w	401db6 <_svfprintf_r+0x1e6>
  40288e:	681c      	ldr	r4, [r3, #0]
  402890:	3304      	adds	r3, #4
  402892:	930f      	str	r3, [sp, #60]	; 0x3c
  402894:	2500      	movs	r5, #0
  402896:	e421      	b.n	4020dc <_svfprintf_r+0x50c>
  402898:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40289a:	460a      	mov	r2, r1
  40289c:	3204      	adds	r2, #4
  40289e:	680c      	ldr	r4, [r1, #0]
  4028a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4028a2:	2500      	movs	r5, #0
  4028a4:	f7ff ba87 	b.w	401db6 <_svfprintf_r+0x1e6>
  4028a8:	4614      	mov	r4, r2
  4028aa:	3301      	adds	r3, #1
  4028ac:	4434      	add	r4, r6
  4028ae:	2b07      	cmp	r3, #7
  4028b0:	9427      	str	r4, [sp, #156]	; 0x9c
  4028b2:	9326      	str	r3, [sp, #152]	; 0x98
  4028b4:	e888 0060 	stmia.w	r8, {r5, r6}
  4028b8:	f77f ab68 	ble.w	401f8c <_svfprintf_r+0x3bc>
  4028bc:	e6b3      	b.n	402626 <_svfprintf_r+0xa56>
  4028be:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4028c2:	f8cd b01c 	str.w	fp, [sp, #28]
  4028c6:	ae42      	add	r6, sp, #264	; 0x108
  4028c8:	3430      	adds	r4, #48	; 0x30
  4028ca:	2301      	movs	r3, #1
  4028cc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4028d0:	930e      	str	r3, [sp, #56]	; 0x38
  4028d2:	f7ff ba8d 	b.w	401df0 <_svfprintf_r+0x220>
  4028d6:	aa25      	add	r2, sp, #148	; 0x94
  4028d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028dc:	f002 fade 	bl	404e9c <__ssprint_r>
  4028e0:	2800      	cmp	r0, #0
  4028e2:	f47f aa47 	bne.w	401d74 <_svfprintf_r+0x1a4>
  4028e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028e8:	46c8      	mov	r8, r9
  4028ea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4028ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028ee:	429a      	cmp	r2, r3
  4028f0:	db44      	blt.n	40297c <_svfprintf_r+0xdac>
  4028f2:	9b07      	ldr	r3, [sp, #28]
  4028f4:	07d9      	lsls	r1, r3, #31
  4028f6:	d441      	bmi.n	40297c <_svfprintf_r+0xdac>
  4028f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028fa:	9812      	ldr	r0, [sp, #72]	; 0x48
  4028fc:	1a9a      	subs	r2, r3, r2
  4028fe:	1a1d      	subs	r5, r3, r0
  402900:	4295      	cmp	r5, r2
  402902:	bfa8      	it	ge
  402904:	4615      	movge	r5, r2
  402906:	2d00      	cmp	r5, #0
  402908:	dd0e      	ble.n	402928 <_svfprintf_r+0xd58>
  40290a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40290c:	f8c8 5004 	str.w	r5, [r8, #4]
  402910:	3101      	adds	r1, #1
  402912:	4406      	add	r6, r0
  402914:	442c      	add	r4, r5
  402916:	2907      	cmp	r1, #7
  402918:	f8c8 6000 	str.w	r6, [r8]
  40291c:	9427      	str	r4, [sp, #156]	; 0x9c
  40291e:	9126      	str	r1, [sp, #152]	; 0x98
  402920:	f300 823b 	bgt.w	402d9a <_svfprintf_r+0x11ca>
  402924:	f108 0808 	add.w	r8, r8, #8
  402928:	2d00      	cmp	r5, #0
  40292a:	bfac      	ite	ge
  40292c:	1b56      	subge	r6, r2, r5
  40292e:	4616      	movlt	r6, r2
  402930:	2e00      	cmp	r6, #0
  402932:	f77f ab2d 	ble.w	401f90 <_svfprintf_r+0x3c0>
  402936:	2e10      	cmp	r6, #16
  402938:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40293a:	4db0      	ldr	r5, [pc, #704]	; (402bfc <_svfprintf_r+0x102c>)
  40293c:	ddb5      	ble.n	4028aa <_svfprintf_r+0xcda>
  40293e:	4622      	mov	r2, r4
  402940:	2710      	movs	r7, #16
  402942:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402946:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402948:	e004      	b.n	402954 <_svfprintf_r+0xd84>
  40294a:	f108 0808 	add.w	r8, r8, #8
  40294e:	3e10      	subs	r6, #16
  402950:	2e10      	cmp	r6, #16
  402952:	dda9      	ble.n	4028a8 <_svfprintf_r+0xcd8>
  402954:	3301      	adds	r3, #1
  402956:	3210      	adds	r2, #16
  402958:	2b07      	cmp	r3, #7
  40295a:	9227      	str	r2, [sp, #156]	; 0x9c
  40295c:	9326      	str	r3, [sp, #152]	; 0x98
  40295e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402962:	ddf2      	ble.n	40294a <_svfprintf_r+0xd7a>
  402964:	aa25      	add	r2, sp, #148	; 0x94
  402966:	4621      	mov	r1, r4
  402968:	4658      	mov	r0, fp
  40296a:	f002 fa97 	bl	404e9c <__ssprint_r>
  40296e:	2800      	cmp	r0, #0
  402970:	f47f aa00 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402974:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402976:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402978:	46c8      	mov	r8, r9
  40297a:	e7e8      	b.n	40294e <_svfprintf_r+0xd7e>
  40297c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40297e:	9819      	ldr	r0, [sp, #100]	; 0x64
  402980:	991a      	ldr	r1, [sp, #104]	; 0x68
  402982:	f8c8 1000 	str.w	r1, [r8]
  402986:	3301      	adds	r3, #1
  402988:	4404      	add	r4, r0
  40298a:	2b07      	cmp	r3, #7
  40298c:	9427      	str	r4, [sp, #156]	; 0x9c
  40298e:	f8c8 0004 	str.w	r0, [r8, #4]
  402992:	9326      	str	r3, [sp, #152]	; 0x98
  402994:	f300 81f5 	bgt.w	402d82 <_svfprintf_r+0x11b2>
  402998:	f108 0808 	add.w	r8, r8, #8
  40299c:	e7ac      	b.n	4028f8 <_svfprintf_r+0xd28>
  40299e:	9b07      	ldr	r3, [sp, #28]
  4029a0:	07da      	lsls	r2, r3, #31
  4029a2:	f53f adfe 	bmi.w	4025a2 <_svfprintf_r+0x9d2>
  4029a6:	3701      	adds	r7, #1
  4029a8:	3401      	adds	r4, #1
  4029aa:	2301      	movs	r3, #1
  4029ac:	2f07      	cmp	r7, #7
  4029ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4029b0:	9726      	str	r7, [sp, #152]	; 0x98
  4029b2:	f8c8 6000 	str.w	r6, [r8]
  4029b6:	f8c8 3004 	str.w	r3, [r8, #4]
  4029ba:	f77f ae25 	ble.w	402608 <_svfprintf_r+0xa38>
  4029be:	e74a      	b.n	402856 <_svfprintf_r+0xc86>
  4029c0:	aa25      	add	r2, sp, #148	; 0x94
  4029c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029c4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029c6:	f002 fa69 	bl	404e9c <__ssprint_r>
  4029ca:	2800      	cmp	r0, #0
  4029cc:	f47f a9d2 	bne.w	401d74 <_svfprintf_r+0x1a4>
  4029d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029d2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4029d4:	46c8      	mov	r8, r9
  4029d6:	e5f2      	b.n	4025be <_svfprintf_r+0x9ee>
  4029d8:	aa25      	add	r2, sp, #148	; 0x94
  4029da:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029dc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029de:	f002 fa5d 	bl	404e9c <__ssprint_r>
  4029e2:	2800      	cmp	r0, #0
  4029e4:	f47f a9c6 	bne.w	401d74 <_svfprintf_r+0x1a4>
  4029e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029ea:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4029ec:	46c8      	mov	r8, r9
  4029ee:	e5f5      	b.n	4025dc <_svfprintf_r+0xa0c>
  4029f0:	464e      	mov	r6, r9
  4029f2:	f7ff b9fd 	b.w	401df0 <_svfprintf_r+0x220>
  4029f6:	aa25      	add	r2, sp, #148	; 0x94
  4029f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029fc:	f002 fa4e 	bl	404e9c <__ssprint_r>
  402a00:	2800      	cmp	r0, #0
  402a02:	f47f a9b7 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402a06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a08:	46c8      	mov	r8, r9
  402a0a:	f7ff ba72 	b.w	401ef2 <_svfprintf_r+0x322>
  402a0e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402a10:	4622      	mov	r2, r4
  402a12:	4620      	mov	r0, r4
  402a14:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402a16:	4623      	mov	r3, r4
  402a18:	4621      	mov	r1, r4
  402a1a:	f003 fb05 	bl	406028 <__aeabi_dcmpun>
  402a1e:	2800      	cmp	r0, #0
  402a20:	f040 8286 	bne.w	402f30 <_svfprintf_r+0x1360>
  402a24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a26:	3301      	adds	r3, #1
  402a28:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a2a:	f023 0320 	bic.w	r3, r3, #32
  402a2e:	930e      	str	r3, [sp, #56]	; 0x38
  402a30:	f000 81e2 	beq.w	402df8 <_svfprintf_r+0x1228>
  402a34:	2b47      	cmp	r3, #71	; 0x47
  402a36:	f000 811e 	beq.w	402c76 <_svfprintf_r+0x10a6>
  402a3a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402a3e:	9307      	str	r3, [sp, #28]
  402a40:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402a42:	1e1f      	subs	r7, r3, #0
  402a44:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402a46:	9308      	str	r3, [sp, #32]
  402a48:	bfbb      	ittet	lt
  402a4a:	463b      	movlt	r3, r7
  402a4c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402a50:	2300      	movge	r3, #0
  402a52:	232d      	movlt	r3, #45	; 0x2d
  402a54:	9310      	str	r3, [sp, #64]	; 0x40
  402a56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a58:	2b66      	cmp	r3, #102	; 0x66
  402a5a:	f000 81bb 	beq.w	402dd4 <_svfprintf_r+0x1204>
  402a5e:	2b46      	cmp	r3, #70	; 0x46
  402a60:	f000 80df 	beq.w	402c22 <_svfprintf_r+0x1052>
  402a64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a66:	9a08      	ldr	r2, [sp, #32]
  402a68:	2b45      	cmp	r3, #69	; 0x45
  402a6a:	bf0c      	ite	eq
  402a6c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402a6e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402a70:	a823      	add	r0, sp, #140	; 0x8c
  402a72:	a920      	add	r1, sp, #128	; 0x80
  402a74:	bf08      	it	eq
  402a76:	1c5d      	addeq	r5, r3, #1
  402a78:	9004      	str	r0, [sp, #16]
  402a7a:	9103      	str	r1, [sp, #12]
  402a7c:	a81f      	add	r0, sp, #124	; 0x7c
  402a7e:	2102      	movs	r1, #2
  402a80:	463b      	mov	r3, r7
  402a82:	9002      	str	r0, [sp, #8]
  402a84:	9501      	str	r5, [sp, #4]
  402a86:	9100      	str	r1, [sp, #0]
  402a88:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a8a:	f000 fb75 	bl	403178 <_dtoa_r>
  402a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a90:	2b67      	cmp	r3, #103	; 0x67
  402a92:	4606      	mov	r6, r0
  402a94:	f040 81e0 	bne.w	402e58 <_svfprintf_r+0x1288>
  402a98:	f01b 0f01 	tst.w	fp, #1
  402a9c:	f000 8246 	beq.w	402f2c <_svfprintf_r+0x135c>
  402aa0:	1974      	adds	r4, r6, r5
  402aa2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402aa4:	9808      	ldr	r0, [sp, #32]
  402aa6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402aa8:	4639      	mov	r1, r7
  402aaa:	f003 fa8b 	bl	405fc4 <__aeabi_dcmpeq>
  402aae:	2800      	cmp	r0, #0
  402ab0:	f040 8165 	bne.w	402d7e <_svfprintf_r+0x11ae>
  402ab4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402ab6:	42a3      	cmp	r3, r4
  402ab8:	d206      	bcs.n	402ac8 <_svfprintf_r+0xef8>
  402aba:	2130      	movs	r1, #48	; 0x30
  402abc:	1c5a      	adds	r2, r3, #1
  402abe:	9223      	str	r2, [sp, #140]	; 0x8c
  402ac0:	7019      	strb	r1, [r3, #0]
  402ac2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402ac4:	429c      	cmp	r4, r3
  402ac6:	d8f9      	bhi.n	402abc <_svfprintf_r+0xeec>
  402ac8:	1b9b      	subs	r3, r3, r6
  402aca:	9313      	str	r3, [sp, #76]	; 0x4c
  402acc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ace:	2b47      	cmp	r3, #71	; 0x47
  402ad0:	f000 80e9 	beq.w	402ca6 <_svfprintf_r+0x10d6>
  402ad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ad6:	2b65      	cmp	r3, #101	; 0x65
  402ad8:	f340 81cd 	ble.w	402e76 <_svfprintf_r+0x12a6>
  402adc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ade:	2b66      	cmp	r3, #102	; 0x66
  402ae0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ae2:	9312      	str	r3, [sp, #72]	; 0x48
  402ae4:	f000 819e 	beq.w	402e24 <_svfprintf_r+0x1254>
  402ae8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aea:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402aec:	4619      	mov	r1, r3
  402aee:	4291      	cmp	r1, r2
  402af0:	f300 818a 	bgt.w	402e08 <_svfprintf_r+0x1238>
  402af4:	f01b 0f01 	tst.w	fp, #1
  402af8:	f040 8213 	bne.w	402f22 <_svfprintf_r+0x1352>
  402afc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402b00:	9308      	str	r3, [sp, #32]
  402b02:	2367      	movs	r3, #103	; 0x67
  402b04:	920e      	str	r2, [sp, #56]	; 0x38
  402b06:	9311      	str	r3, [sp, #68]	; 0x44
  402b08:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402b0a:	2b00      	cmp	r3, #0
  402b0c:	f040 80c4 	bne.w	402c98 <_svfprintf_r+0x10c8>
  402b10:	930a      	str	r3, [sp, #40]	; 0x28
  402b12:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b16:	f7ff b973 	b.w	401e00 <_svfprintf_r+0x230>
  402b1a:	4635      	mov	r5, r6
  402b1c:	460c      	mov	r4, r1
  402b1e:	4646      	mov	r6, r8
  402b20:	4690      	mov	r8, r2
  402b22:	3301      	adds	r3, #1
  402b24:	443c      	add	r4, r7
  402b26:	2b07      	cmp	r3, #7
  402b28:	9427      	str	r4, [sp, #156]	; 0x9c
  402b2a:	9326      	str	r3, [sp, #152]	; 0x98
  402b2c:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b30:	f73f aed1 	bgt.w	4028d6 <_svfprintf_r+0xd06>
  402b34:	f108 0808 	add.w	r8, r8, #8
  402b38:	e6d7      	b.n	4028ea <_svfprintf_r+0xd1a>
  402b3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b3c:	6813      	ldr	r3, [r2, #0]
  402b3e:	3204      	adds	r2, #4
  402b40:	920f      	str	r2, [sp, #60]	; 0x3c
  402b42:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402b44:	601a      	str	r2, [r3, #0]
  402b46:	f7ff b86a 	b.w	401c1e <_svfprintf_r+0x4e>
  402b4a:	aa25      	add	r2, sp, #148	; 0x94
  402b4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b50:	f002 f9a4 	bl	404e9c <__ssprint_r>
  402b54:	2800      	cmp	r0, #0
  402b56:	f47f a90d 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402b5a:	46c8      	mov	r8, r9
  402b5c:	e48d      	b.n	40247a <_svfprintf_r+0x8aa>
  402b5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b60:	4a27      	ldr	r2, [pc, #156]	; (402c00 <_svfprintf_r+0x1030>)
  402b62:	f8c8 2000 	str.w	r2, [r8]
  402b66:	3301      	adds	r3, #1
  402b68:	3401      	adds	r4, #1
  402b6a:	2201      	movs	r2, #1
  402b6c:	2b07      	cmp	r3, #7
  402b6e:	9427      	str	r4, [sp, #156]	; 0x9c
  402b70:	9326      	str	r3, [sp, #152]	; 0x98
  402b72:	f8c8 2004 	str.w	r2, [r8, #4]
  402b76:	dc72      	bgt.n	402c5e <_svfprintf_r+0x108e>
  402b78:	f108 0808 	add.w	r8, r8, #8
  402b7c:	b929      	cbnz	r1, 402b8a <_svfprintf_r+0xfba>
  402b7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b80:	b91b      	cbnz	r3, 402b8a <_svfprintf_r+0xfba>
  402b82:	9b07      	ldr	r3, [sp, #28]
  402b84:	07d8      	lsls	r0, r3, #31
  402b86:	f57f aa03 	bpl.w	401f90 <_svfprintf_r+0x3c0>
  402b8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b8c:	9819      	ldr	r0, [sp, #100]	; 0x64
  402b8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402b90:	f8c8 2000 	str.w	r2, [r8]
  402b94:	3301      	adds	r3, #1
  402b96:	4602      	mov	r2, r0
  402b98:	4422      	add	r2, r4
  402b9a:	2b07      	cmp	r3, #7
  402b9c:	9227      	str	r2, [sp, #156]	; 0x9c
  402b9e:	f8c8 0004 	str.w	r0, [r8, #4]
  402ba2:	9326      	str	r3, [sp, #152]	; 0x98
  402ba4:	f300 818d 	bgt.w	402ec2 <_svfprintf_r+0x12f2>
  402ba8:	f108 0808 	add.w	r8, r8, #8
  402bac:	2900      	cmp	r1, #0
  402bae:	f2c0 8165 	blt.w	402e7c <_svfprintf_r+0x12ac>
  402bb2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402bb4:	f8c8 6000 	str.w	r6, [r8]
  402bb8:	3301      	adds	r3, #1
  402bba:	188c      	adds	r4, r1, r2
  402bbc:	2b07      	cmp	r3, #7
  402bbe:	9427      	str	r4, [sp, #156]	; 0x9c
  402bc0:	9326      	str	r3, [sp, #152]	; 0x98
  402bc2:	f8c8 1004 	str.w	r1, [r8, #4]
  402bc6:	f77f a9e1 	ble.w	401f8c <_svfprintf_r+0x3bc>
  402bca:	e52c      	b.n	402626 <_svfprintf_r+0xa56>
  402bcc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bce:	9909      	ldr	r1, [sp, #36]	; 0x24
  402bd0:	6813      	ldr	r3, [r2, #0]
  402bd2:	17cd      	asrs	r5, r1, #31
  402bd4:	4608      	mov	r0, r1
  402bd6:	3204      	adds	r2, #4
  402bd8:	4629      	mov	r1, r5
  402bda:	920f      	str	r2, [sp, #60]	; 0x3c
  402bdc:	e9c3 0100 	strd	r0, r1, [r3]
  402be0:	f7ff b81d 	b.w	401c1e <_svfprintf_r+0x4e>
  402be4:	aa25      	add	r2, sp, #148	; 0x94
  402be6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402be8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bea:	f002 f957 	bl	404e9c <__ssprint_r>
  402bee:	2800      	cmp	r0, #0
  402bf0:	f47f a8c0 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402bf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bf6:	46c8      	mov	r8, r9
  402bf8:	e458      	b.n	4024ac <_svfprintf_r+0x8dc>
  402bfa:	bf00      	nop
  402bfc:	00406e80 	.word	0x00406e80
  402c00:	00406e6c 	.word	0x00406e6c
  402c04:	2140      	movs	r1, #64	; 0x40
  402c06:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c08:	f001 fa0c 	bl	404024 <_malloc_r>
  402c0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402c0e:	6010      	str	r0, [r2, #0]
  402c10:	6110      	str	r0, [r2, #16]
  402c12:	2800      	cmp	r0, #0
  402c14:	f000 81f2 	beq.w	402ffc <_svfprintf_r+0x142c>
  402c18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402c1a:	2340      	movs	r3, #64	; 0x40
  402c1c:	6153      	str	r3, [r2, #20]
  402c1e:	f7fe bfee 	b.w	401bfe <_svfprintf_r+0x2e>
  402c22:	a823      	add	r0, sp, #140	; 0x8c
  402c24:	a920      	add	r1, sp, #128	; 0x80
  402c26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402c28:	9004      	str	r0, [sp, #16]
  402c2a:	9103      	str	r1, [sp, #12]
  402c2c:	a81f      	add	r0, sp, #124	; 0x7c
  402c2e:	2103      	movs	r1, #3
  402c30:	9002      	str	r0, [sp, #8]
  402c32:	9a08      	ldr	r2, [sp, #32]
  402c34:	9401      	str	r4, [sp, #4]
  402c36:	463b      	mov	r3, r7
  402c38:	9100      	str	r1, [sp, #0]
  402c3a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c3c:	f000 fa9c 	bl	403178 <_dtoa_r>
  402c40:	4625      	mov	r5, r4
  402c42:	4606      	mov	r6, r0
  402c44:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c46:	2b46      	cmp	r3, #70	; 0x46
  402c48:	eb06 0405 	add.w	r4, r6, r5
  402c4c:	f47f af29 	bne.w	402aa2 <_svfprintf_r+0xed2>
  402c50:	7833      	ldrb	r3, [r6, #0]
  402c52:	2b30      	cmp	r3, #48	; 0x30
  402c54:	f000 8178 	beq.w	402f48 <_svfprintf_r+0x1378>
  402c58:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402c5a:	442c      	add	r4, r5
  402c5c:	e721      	b.n	402aa2 <_svfprintf_r+0xed2>
  402c5e:	aa25      	add	r2, sp, #148	; 0x94
  402c60:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c62:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c64:	f002 f91a 	bl	404e9c <__ssprint_r>
  402c68:	2800      	cmp	r0, #0
  402c6a:	f47f a883 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402c6e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402c70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c72:	46c8      	mov	r8, r9
  402c74:	e782      	b.n	402b7c <_svfprintf_r+0xfac>
  402c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c78:	2b00      	cmp	r3, #0
  402c7a:	bf08      	it	eq
  402c7c:	2301      	moveq	r3, #1
  402c7e:	930a      	str	r3, [sp, #40]	; 0x28
  402c80:	e6db      	b.n	402a3a <_svfprintf_r+0xe6a>
  402c82:	4630      	mov	r0, r6
  402c84:	940a      	str	r4, [sp, #40]	; 0x28
  402c86:	f002 f89b 	bl	404dc0 <strlen>
  402c8a:	950f      	str	r5, [sp, #60]	; 0x3c
  402c8c:	900e      	str	r0, [sp, #56]	; 0x38
  402c8e:	f8cd b01c 	str.w	fp, [sp, #28]
  402c92:	4603      	mov	r3, r0
  402c94:	f7ff b9f9 	b.w	40208a <_svfprintf_r+0x4ba>
  402c98:	272d      	movs	r7, #45	; 0x2d
  402c9a:	2300      	movs	r3, #0
  402c9c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ca0:	930a      	str	r3, [sp, #40]	; 0x28
  402ca2:	f7ff b8ae 	b.w	401e02 <_svfprintf_r+0x232>
  402ca6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ca8:	9312      	str	r3, [sp, #72]	; 0x48
  402caa:	461a      	mov	r2, r3
  402cac:	3303      	adds	r3, #3
  402cae:	db04      	blt.n	402cba <_svfprintf_r+0x10ea>
  402cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cb2:	4619      	mov	r1, r3
  402cb4:	4291      	cmp	r1, r2
  402cb6:	f6bf af17 	bge.w	402ae8 <_svfprintf_r+0xf18>
  402cba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cbc:	3b02      	subs	r3, #2
  402cbe:	9311      	str	r3, [sp, #68]	; 0x44
  402cc0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402cc4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402cc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402cca:	3b01      	subs	r3, #1
  402ccc:	2b00      	cmp	r3, #0
  402cce:	931f      	str	r3, [sp, #124]	; 0x7c
  402cd0:	bfbd      	ittte	lt
  402cd2:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402cd4:	f1c3 0301 	rsblt	r3, r3, #1
  402cd8:	222d      	movlt	r2, #45	; 0x2d
  402cda:	222b      	movge	r2, #43	; 0x2b
  402cdc:	2b09      	cmp	r3, #9
  402cde:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402ce2:	f340 8116 	ble.w	402f12 <_svfprintf_r+0x1342>
  402ce6:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402cea:	4620      	mov	r0, r4
  402cec:	4dab      	ldr	r5, [pc, #684]	; (402f9c <_svfprintf_r+0x13cc>)
  402cee:	e000      	b.n	402cf2 <_svfprintf_r+0x1122>
  402cf0:	4610      	mov	r0, r2
  402cf2:	fb85 1203 	smull	r1, r2, r5, r3
  402cf6:	17d9      	asrs	r1, r3, #31
  402cf8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402cfc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402d00:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402d04:	3230      	adds	r2, #48	; 0x30
  402d06:	2909      	cmp	r1, #9
  402d08:	f800 2c01 	strb.w	r2, [r0, #-1]
  402d0c:	460b      	mov	r3, r1
  402d0e:	f100 32ff 	add.w	r2, r0, #4294967295
  402d12:	dced      	bgt.n	402cf0 <_svfprintf_r+0x1120>
  402d14:	3330      	adds	r3, #48	; 0x30
  402d16:	3802      	subs	r0, #2
  402d18:	b2d9      	uxtb	r1, r3
  402d1a:	4284      	cmp	r4, r0
  402d1c:	f802 1c01 	strb.w	r1, [r2, #-1]
  402d20:	f240 8165 	bls.w	402fee <_svfprintf_r+0x141e>
  402d24:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402d28:	4613      	mov	r3, r2
  402d2a:	e001      	b.n	402d30 <_svfprintf_r+0x1160>
  402d2c:	f813 1b01 	ldrb.w	r1, [r3], #1
  402d30:	f800 1b01 	strb.w	r1, [r0], #1
  402d34:	42a3      	cmp	r3, r4
  402d36:	d1f9      	bne.n	402d2c <_svfprintf_r+0x115c>
  402d38:	3301      	adds	r3, #1
  402d3a:	1a9b      	subs	r3, r3, r2
  402d3c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402d40:	4413      	add	r3, r2
  402d42:	aa21      	add	r2, sp, #132	; 0x84
  402d44:	1a9b      	subs	r3, r3, r2
  402d46:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d48:	931b      	str	r3, [sp, #108]	; 0x6c
  402d4a:	2a01      	cmp	r2, #1
  402d4c:	4413      	add	r3, r2
  402d4e:	930e      	str	r3, [sp, #56]	; 0x38
  402d50:	f340 8119 	ble.w	402f86 <_svfprintf_r+0x13b6>
  402d54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d56:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402d58:	4413      	add	r3, r2
  402d5a:	930e      	str	r3, [sp, #56]	; 0x38
  402d5c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402d60:	9308      	str	r3, [sp, #32]
  402d62:	2300      	movs	r3, #0
  402d64:	9312      	str	r3, [sp, #72]	; 0x48
  402d66:	e6cf      	b.n	402b08 <_svfprintf_r+0xf38>
  402d68:	aa25      	add	r2, sp, #148	; 0x94
  402d6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d6c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d6e:	f002 f895 	bl	404e9c <__ssprint_r>
  402d72:	2800      	cmp	r0, #0
  402d74:	f47e affe 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402d78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d7a:	46c8      	mov	r8, r9
  402d7c:	e4d7      	b.n	40272e <_svfprintf_r+0xb5e>
  402d7e:	4623      	mov	r3, r4
  402d80:	e6a2      	b.n	402ac8 <_svfprintf_r+0xef8>
  402d82:	aa25      	add	r2, sp, #148	; 0x94
  402d84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d88:	f002 f888 	bl	404e9c <__ssprint_r>
  402d8c:	2800      	cmp	r0, #0
  402d8e:	f47e aff1 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402d92:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402d94:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d96:	46c8      	mov	r8, r9
  402d98:	e5ae      	b.n	4028f8 <_svfprintf_r+0xd28>
  402d9a:	aa25      	add	r2, sp, #148	; 0x94
  402d9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da0:	f002 f87c 	bl	404e9c <__ssprint_r>
  402da4:	2800      	cmp	r0, #0
  402da6:	f47e afe5 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402daa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402dac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db0:	1a9a      	subs	r2, r3, r2
  402db2:	46c8      	mov	r8, r9
  402db4:	e5b8      	b.n	402928 <_svfprintf_r+0xd58>
  402db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402db8:	9612      	str	r6, [sp, #72]	; 0x48
  402dba:	2b06      	cmp	r3, #6
  402dbc:	bf28      	it	cs
  402dbe:	2306      	movcs	r3, #6
  402dc0:	960a      	str	r6, [sp, #40]	; 0x28
  402dc2:	4637      	mov	r7, r6
  402dc4:	9308      	str	r3, [sp, #32]
  402dc6:	950f      	str	r5, [sp, #60]	; 0x3c
  402dc8:	f8cd b01c 	str.w	fp, [sp, #28]
  402dcc:	930e      	str	r3, [sp, #56]	; 0x38
  402dce:	4e74      	ldr	r6, [pc, #464]	; (402fa0 <_svfprintf_r+0x13d0>)
  402dd0:	f7ff b816 	b.w	401e00 <_svfprintf_r+0x230>
  402dd4:	a823      	add	r0, sp, #140	; 0x8c
  402dd6:	a920      	add	r1, sp, #128	; 0x80
  402dd8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402dda:	9004      	str	r0, [sp, #16]
  402ddc:	9103      	str	r1, [sp, #12]
  402dde:	a81f      	add	r0, sp, #124	; 0x7c
  402de0:	2103      	movs	r1, #3
  402de2:	9002      	str	r0, [sp, #8]
  402de4:	9a08      	ldr	r2, [sp, #32]
  402de6:	9501      	str	r5, [sp, #4]
  402de8:	463b      	mov	r3, r7
  402dea:	9100      	str	r1, [sp, #0]
  402dec:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dee:	f000 f9c3 	bl	403178 <_dtoa_r>
  402df2:	4606      	mov	r6, r0
  402df4:	1944      	adds	r4, r0, r5
  402df6:	e72b      	b.n	402c50 <_svfprintf_r+0x1080>
  402df8:	2306      	movs	r3, #6
  402dfa:	930a      	str	r3, [sp, #40]	; 0x28
  402dfc:	e61d      	b.n	402a3a <_svfprintf_r+0xe6a>
  402dfe:	272d      	movs	r7, #45	; 0x2d
  402e00:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402e04:	f7ff bacd 	b.w	4023a2 <_svfprintf_r+0x7d2>
  402e08:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e0c:	4413      	add	r3, r2
  402e0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e10:	930e      	str	r3, [sp, #56]	; 0x38
  402e12:	2a00      	cmp	r2, #0
  402e14:	f340 80b0 	ble.w	402f78 <_svfprintf_r+0x13a8>
  402e18:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402e1c:	9308      	str	r3, [sp, #32]
  402e1e:	2367      	movs	r3, #103	; 0x67
  402e20:	9311      	str	r3, [sp, #68]	; 0x44
  402e22:	e671      	b.n	402b08 <_svfprintf_r+0xf38>
  402e24:	2b00      	cmp	r3, #0
  402e26:	f340 80c3 	ble.w	402fb0 <_svfprintf_r+0x13e0>
  402e2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402e2c:	2a00      	cmp	r2, #0
  402e2e:	f040 8099 	bne.w	402f64 <_svfprintf_r+0x1394>
  402e32:	f01b 0f01 	tst.w	fp, #1
  402e36:	f040 8095 	bne.w	402f64 <_svfprintf_r+0x1394>
  402e3a:	9308      	str	r3, [sp, #32]
  402e3c:	930e      	str	r3, [sp, #56]	; 0x38
  402e3e:	e663      	b.n	402b08 <_svfprintf_r+0xf38>
  402e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e42:	9308      	str	r3, [sp, #32]
  402e44:	930e      	str	r3, [sp, #56]	; 0x38
  402e46:	900a      	str	r0, [sp, #40]	; 0x28
  402e48:	950f      	str	r5, [sp, #60]	; 0x3c
  402e4a:	f8cd b01c 	str.w	fp, [sp, #28]
  402e4e:	9012      	str	r0, [sp, #72]	; 0x48
  402e50:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e54:	f7fe bfd4 	b.w	401e00 <_svfprintf_r+0x230>
  402e58:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e5a:	2b47      	cmp	r3, #71	; 0x47
  402e5c:	f47f ae20 	bne.w	402aa0 <_svfprintf_r+0xed0>
  402e60:	f01b 0f01 	tst.w	fp, #1
  402e64:	f47f aeee 	bne.w	402c44 <_svfprintf_r+0x1074>
  402e68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e6a:	1b9b      	subs	r3, r3, r6
  402e6c:	9313      	str	r3, [sp, #76]	; 0x4c
  402e6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e70:	2b47      	cmp	r3, #71	; 0x47
  402e72:	f43f af18 	beq.w	402ca6 <_svfprintf_r+0x10d6>
  402e76:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e78:	9312      	str	r3, [sp, #72]	; 0x48
  402e7a:	e721      	b.n	402cc0 <_svfprintf_r+0x10f0>
  402e7c:	424f      	negs	r7, r1
  402e7e:	3110      	adds	r1, #16
  402e80:	4d48      	ldr	r5, [pc, #288]	; (402fa4 <_svfprintf_r+0x13d4>)
  402e82:	da2f      	bge.n	402ee4 <_svfprintf_r+0x1314>
  402e84:	2410      	movs	r4, #16
  402e86:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e8a:	e004      	b.n	402e96 <_svfprintf_r+0x12c6>
  402e8c:	f108 0808 	add.w	r8, r8, #8
  402e90:	3f10      	subs	r7, #16
  402e92:	2f10      	cmp	r7, #16
  402e94:	dd26      	ble.n	402ee4 <_svfprintf_r+0x1314>
  402e96:	3301      	adds	r3, #1
  402e98:	3210      	adds	r2, #16
  402e9a:	2b07      	cmp	r3, #7
  402e9c:	9227      	str	r2, [sp, #156]	; 0x9c
  402e9e:	9326      	str	r3, [sp, #152]	; 0x98
  402ea0:	f8c8 5000 	str.w	r5, [r8]
  402ea4:	f8c8 4004 	str.w	r4, [r8, #4]
  402ea8:	ddf0      	ble.n	402e8c <_svfprintf_r+0x12bc>
  402eaa:	aa25      	add	r2, sp, #148	; 0x94
  402eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eae:	4658      	mov	r0, fp
  402eb0:	f001 fff4 	bl	404e9c <__ssprint_r>
  402eb4:	2800      	cmp	r0, #0
  402eb6:	f47e af5d 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402eba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ebc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ebe:	46c8      	mov	r8, r9
  402ec0:	e7e6      	b.n	402e90 <_svfprintf_r+0x12c0>
  402ec2:	aa25      	add	r2, sp, #148	; 0x94
  402ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ec6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ec8:	f001 ffe8 	bl	404e9c <__ssprint_r>
  402ecc:	2800      	cmp	r0, #0
  402ece:	f47e af51 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402ed2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ed4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ed6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ed8:	46c8      	mov	r8, r9
  402eda:	e667      	b.n	402bac <_svfprintf_r+0xfdc>
  402edc:	2000      	movs	r0, #0
  402ede:	900a      	str	r0, [sp, #40]	; 0x28
  402ee0:	f7fe bed0 	b.w	401c84 <_svfprintf_r+0xb4>
  402ee4:	3301      	adds	r3, #1
  402ee6:	443a      	add	r2, r7
  402ee8:	2b07      	cmp	r3, #7
  402eea:	e888 00a0 	stmia.w	r8, {r5, r7}
  402eee:	9227      	str	r2, [sp, #156]	; 0x9c
  402ef0:	9326      	str	r3, [sp, #152]	; 0x98
  402ef2:	f108 0808 	add.w	r8, r8, #8
  402ef6:	f77f ae5c 	ble.w	402bb2 <_svfprintf_r+0xfe2>
  402efa:	aa25      	add	r2, sp, #148	; 0x94
  402efc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402efe:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f00:	f001 ffcc 	bl	404e9c <__ssprint_r>
  402f04:	2800      	cmp	r0, #0
  402f06:	f47e af35 	bne.w	401d74 <_svfprintf_r+0x1a4>
  402f0a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f0e:	46c8      	mov	r8, r9
  402f10:	e64f      	b.n	402bb2 <_svfprintf_r+0xfe2>
  402f12:	3330      	adds	r3, #48	; 0x30
  402f14:	2230      	movs	r2, #48	; 0x30
  402f16:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402f1a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402f1e:	ab22      	add	r3, sp, #136	; 0x88
  402f20:	e70f      	b.n	402d42 <_svfprintf_r+0x1172>
  402f22:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f24:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f26:	4413      	add	r3, r2
  402f28:	930e      	str	r3, [sp, #56]	; 0x38
  402f2a:	e775      	b.n	402e18 <_svfprintf_r+0x1248>
  402f2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402f2e:	e5cb      	b.n	402ac8 <_svfprintf_r+0xef8>
  402f30:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402f32:	4e1d      	ldr	r6, [pc, #116]	; (402fa8 <_svfprintf_r+0x13d8>)
  402f34:	2b00      	cmp	r3, #0
  402f36:	bfb6      	itet	lt
  402f38:	272d      	movlt	r7, #45	; 0x2d
  402f3a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402f3e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402f42:	4b1a      	ldr	r3, [pc, #104]	; (402fac <_svfprintf_r+0x13dc>)
  402f44:	f7ff ba2f 	b.w	4023a6 <_svfprintf_r+0x7d6>
  402f48:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f4a:	9808      	ldr	r0, [sp, #32]
  402f4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402f4e:	4639      	mov	r1, r7
  402f50:	f003 f838 	bl	405fc4 <__aeabi_dcmpeq>
  402f54:	2800      	cmp	r0, #0
  402f56:	f47f ae7f 	bne.w	402c58 <_svfprintf_r+0x1088>
  402f5a:	f1c5 0501 	rsb	r5, r5, #1
  402f5e:	951f      	str	r5, [sp, #124]	; 0x7c
  402f60:	442c      	add	r4, r5
  402f62:	e59e      	b.n	402aa2 <_svfprintf_r+0xed2>
  402f64:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f66:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f68:	4413      	add	r3, r2
  402f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402f6c:	441a      	add	r2, r3
  402f6e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402f72:	920e      	str	r2, [sp, #56]	; 0x38
  402f74:	9308      	str	r3, [sp, #32]
  402f76:	e5c7      	b.n	402b08 <_svfprintf_r+0xf38>
  402f78:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f7c:	f1c3 0301 	rsb	r3, r3, #1
  402f80:	441a      	add	r2, r3
  402f82:	4613      	mov	r3, r2
  402f84:	e7d0      	b.n	402f28 <_svfprintf_r+0x1358>
  402f86:	f01b 0301 	ands.w	r3, fp, #1
  402f8a:	9312      	str	r3, [sp, #72]	; 0x48
  402f8c:	f47f aee2 	bne.w	402d54 <_svfprintf_r+0x1184>
  402f90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f92:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402f96:	9308      	str	r3, [sp, #32]
  402f98:	e5b6      	b.n	402b08 <_svfprintf_r+0xf38>
  402f9a:	bf00      	nop
  402f9c:	66666667 	.word	0x66666667
  402fa0:	00406e64 	.word	0x00406e64
  402fa4:	00406e80 	.word	0x00406e80
  402fa8:	00406e38 	.word	0x00406e38
  402fac:	00406e34 	.word	0x00406e34
  402fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fb2:	b913      	cbnz	r3, 402fba <_svfprintf_r+0x13ea>
  402fb4:	f01b 0f01 	tst.w	fp, #1
  402fb8:	d002      	beq.n	402fc0 <_svfprintf_r+0x13f0>
  402fba:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402fbc:	3301      	adds	r3, #1
  402fbe:	e7d4      	b.n	402f6a <_svfprintf_r+0x139a>
  402fc0:	2301      	movs	r3, #1
  402fc2:	e73a      	b.n	402e3a <_svfprintf_r+0x126a>
  402fc4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402fc6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402fca:	6828      	ldr	r0, [r5, #0]
  402fcc:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402fd0:	900a      	str	r0, [sp, #40]	; 0x28
  402fd2:	4628      	mov	r0, r5
  402fd4:	3004      	adds	r0, #4
  402fd6:	46a2      	mov	sl, r4
  402fd8:	900f      	str	r0, [sp, #60]	; 0x3c
  402fda:	f7fe be51 	b.w	401c80 <_svfprintf_r+0xb0>
  402fde:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402fe2:	f7ff b867 	b.w	4020b4 <_svfprintf_r+0x4e4>
  402fe6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402fea:	f7ff ba15 	b.w	402418 <_svfprintf_r+0x848>
  402fee:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402ff2:	e6a6      	b.n	402d42 <_svfprintf_r+0x1172>
  402ff4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ff8:	f7ff b8eb 	b.w	4021d2 <_svfprintf_r+0x602>
  402ffc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402ffe:	230c      	movs	r3, #12
  403000:	6013      	str	r3, [r2, #0]
  403002:	f04f 33ff 	mov.w	r3, #4294967295
  403006:	9309      	str	r3, [sp, #36]	; 0x24
  403008:	f7fe bebd 	b.w	401d86 <_svfprintf_r+0x1b6>
  40300c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403010:	f7ff b99a 	b.w	402348 <_svfprintf_r+0x778>
  403014:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403018:	f7ff b976 	b.w	402308 <_svfprintf_r+0x738>
  40301c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403020:	f7ff b959 	b.w	4022d6 <_svfprintf_r+0x706>
  403024:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403028:	f7ff b912 	b.w	402250 <_svfprintf_r+0x680>

0040302c <register_fini>:
  40302c:	4b02      	ldr	r3, [pc, #8]	; (403038 <register_fini+0xc>)
  40302e:	b113      	cbz	r3, 403036 <register_fini+0xa>
  403030:	4802      	ldr	r0, [pc, #8]	; (40303c <register_fini+0x10>)
  403032:	f000 b805 	b.w	403040 <atexit>
  403036:	4770      	bx	lr
  403038:	00000000 	.word	0x00000000
  40303c:	00403fcd 	.word	0x00403fcd

00403040 <atexit>:
  403040:	2300      	movs	r3, #0
  403042:	4601      	mov	r1, r0
  403044:	461a      	mov	r2, r3
  403046:	4618      	mov	r0, r3
  403048:	f001 bfa6 	b.w	404f98 <__register_exitproc>

0040304c <quorem>:
  40304c:	6902      	ldr	r2, [r0, #16]
  40304e:	690b      	ldr	r3, [r1, #16]
  403050:	4293      	cmp	r3, r2
  403052:	f300 808d 	bgt.w	403170 <quorem+0x124>
  403056:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40305a:	f103 38ff 	add.w	r8, r3, #4294967295
  40305e:	f101 0714 	add.w	r7, r1, #20
  403062:	f100 0b14 	add.w	fp, r0, #20
  403066:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40306a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40306e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403072:	b083      	sub	sp, #12
  403074:	3201      	adds	r2, #1
  403076:	fbb3 f9f2 	udiv	r9, r3, r2
  40307a:	eb0b 0304 	add.w	r3, fp, r4
  40307e:	9400      	str	r4, [sp, #0]
  403080:	eb07 0a04 	add.w	sl, r7, r4
  403084:	9301      	str	r3, [sp, #4]
  403086:	f1b9 0f00 	cmp.w	r9, #0
  40308a:	d039      	beq.n	403100 <quorem+0xb4>
  40308c:	2500      	movs	r5, #0
  40308e:	462e      	mov	r6, r5
  403090:	46bc      	mov	ip, r7
  403092:	46de      	mov	lr, fp
  403094:	f85c 4b04 	ldr.w	r4, [ip], #4
  403098:	f8de 3000 	ldr.w	r3, [lr]
  40309c:	b2a2      	uxth	r2, r4
  40309e:	fb09 5502 	mla	r5, r9, r2, r5
  4030a2:	0c22      	lsrs	r2, r4, #16
  4030a4:	0c2c      	lsrs	r4, r5, #16
  4030a6:	fb09 4202 	mla	r2, r9, r2, r4
  4030aa:	b2ad      	uxth	r5, r5
  4030ac:	1b75      	subs	r5, r6, r5
  4030ae:	b296      	uxth	r6, r2
  4030b0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4030b4:	fa15 f383 	uxtah	r3, r5, r3
  4030b8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4030bc:	b29b      	uxth	r3, r3
  4030be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4030c2:	45e2      	cmp	sl, ip
  4030c4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4030c8:	f84e 3b04 	str.w	r3, [lr], #4
  4030cc:	ea4f 4626 	mov.w	r6, r6, asr #16
  4030d0:	d2e0      	bcs.n	403094 <quorem+0x48>
  4030d2:	9b00      	ldr	r3, [sp, #0]
  4030d4:	f85b 3003 	ldr.w	r3, [fp, r3]
  4030d8:	b993      	cbnz	r3, 403100 <quorem+0xb4>
  4030da:	9c01      	ldr	r4, [sp, #4]
  4030dc:	1f23      	subs	r3, r4, #4
  4030de:	459b      	cmp	fp, r3
  4030e0:	d20c      	bcs.n	4030fc <quorem+0xb0>
  4030e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4030e6:	b94b      	cbnz	r3, 4030fc <quorem+0xb0>
  4030e8:	f1a4 0308 	sub.w	r3, r4, #8
  4030ec:	e002      	b.n	4030f4 <quorem+0xa8>
  4030ee:	681a      	ldr	r2, [r3, #0]
  4030f0:	3b04      	subs	r3, #4
  4030f2:	b91a      	cbnz	r2, 4030fc <quorem+0xb0>
  4030f4:	459b      	cmp	fp, r3
  4030f6:	f108 38ff 	add.w	r8, r8, #4294967295
  4030fa:	d3f8      	bcc.n	4030ee <quorem+0xa2>
  4030fc:	f8c0 8010 	str.w	r8, [r0, #16]
  403100:	4604      	mov	r4, r0
  403102:	f001 fd39 	bl	404b78 <__mcmp>
  403106:	2800      	cmp	r0, #0
  403108:	db2e      	blt.n	403168 <quorem+0x11c>
  40310a:	f109 0901 	add.w	r9, r9, #1
  40310e:	465d      	mov	r5, fp
  403110:	2300      	movs	r3, #0
  403112:	f857 1b04 	ldr.w	r1, [r7], #4
  403116:	6828      	ldr	r0, [r5, #0]
  403118:	b28a      	uxth	r2, r1
  40311a:	1a9a      	subs	r2, r3, r2
  40311c:	0c0b      	lsrs	r3, r1, #16
  40311e:	fa12 f280 	uxtah	r2, r2, r0
  403122:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403126:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40312a:	b292      	uxth	r2, r2
  40312c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403130:	45ba      	cmp	sl, r7
  403132:	f845 2b04 	str.w	r2, [r5], #4
  403136:	ea4f 4323 	mov.w	r3, r3, asr #16
  40313a:	d2ea      	bcs.n	403112 <quorem+0xc6>
  40313c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403140:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403144:	b982      	cbnz	r2, 403168 <quorem+0x11c>
  403146:	1f1a      	subs	r2, r3, #4
  403148:	4593      	cmp	fp, r2
  40314a:	d20b      	bcs.n	403164 <quorem+0x118>
  40314c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403150:	b942      	cbnz	r2, 403164 <quorem+0x118>
  403152:	3b08      	subs	r3, #8
  403154:	e002      	b.n	40315c <quorem+0x110>
  403156:	681a      	ldr	r2, [r3, #0]
  403158:	3b04      	subs	r3, #4
  40315a:	b91a      	cbnz	r2, 403164 <quorem+0x118>
  40315c:	459b      	cmp	fp, r3
  40315e:	f108 38ff 	add.w	r8, r8, #4294967295
  403162:	d3f8      	bcc.n	403156 <quorem+0x10a>
  403164:	f8c4 8010 	str.w	r8, [r4, #16]
  403168:	4648      	mov	r0, r9
  40316a:	b003      	add	sp, #12
  40316c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403170:	2000      	movs	r0, #0
  403172:	4770      	bx	lr
  403174:	0000      	movs	r0, r0
	...

00403178 <_dtoa_r>:
  403178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40317c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40317e:	b09b      	sub	sp, #108	; 0x6c
  403180:	4604      	mov	r4, r0
  403182:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403184:	4692      	mov	sl, r2
  403186:	469b      	mov	fp, r3
  403188:	b141      	cbz	r1, 40319c <_dtoa_r+0x24>
  40318a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40318c:	604a      	str	r2, [r1, #4]
  40318e:	2301      	movs	r3, #1
  403190:	4093      	lsls	r3, r2
  403192:	608b      	str	r3, [r1, #8]
  403194:	f001 fb18 	bl	4047c8 <_Bfree>
  403198:	2300      	movs	r3, #0
  40319a:	6423      	str	r3, [r4, #64]	; 0x40
  40319c:	f1bb 0f00 	cmp.w	fp, #0
  4031a0:	465d      	mov	r5, fp
  4031a2:	db35      	blt.n	403210 <_dtoa_r+0x98>
  4031a4:	2300      	movs	r3, #0
  4031a6:	6033      	str	r3, [r6, #0]
  4031a8:	4b9d      	ldr	r3, [pc, #628]	; (403420 <_dtoa_r+0x2a8>)
  4031aa:	43ab      	bics	r3, r5
  4031ac:	d015      	beq.n	4031da <_dtoa_r+0x62>
  4031ae:	4650      	mov	r0, sl
  4031b0:	4659      	mov	r1, fp
  4031b2:	2200      	movs	r2, #0
  4031b4:	2300      	movs	r3, #0
  4031b6:	f002 ff05 	bl	405fc4 <__aeabi_dcmpeq>
  4031ba:	4680      	mov	r8, r0
  4031bc:	2800      	cmp	r0, #0
  4031be:	d02d      	beq.n	40321c <_dtoa_r+0xa4>
  4031c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4031c2:	2301      	movs	r3, #1
  4031c4:	6013      	str	r3, [r2, #0]
  4031c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4031c8:	2b00      	cmp	r3, #0
  4031ca:	f000 80bd 	beq.w	403348 <_dtoa_r+0x1d0>
  4031ce:	4895      	ldr	r0, [pc, #596]	; (403424 <_dtoa_r+0x2ac>)
  4031d0:	6018      	str	r0, [r3, #0]
  4031d2:	3801      	subs	r0, #1
  4031d4:	b01b      	add	sp, #108	; 0x6c
  4031d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031da:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4031dc:	f242 730f 	movw	r3, #9999	; 0x270f
  4031e0:	6013      	str	r3, [r2, #0]
  4031e2:	f1ba 0f00 	cmp.w	sl, #0
  4031e6:	d10d      	bne.n	403204 <_dtoa_r+0x8c>
  4031e8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4031ec:	b955      	cbnz	r5, 403204 <_dtoa_r+0x8c>
  4031ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4031f0:	488d      	ldr	r0, [pc, #564]	; (403428 <_dtoa_r+0x2b0>)
  4031f2:	2b00      	cmp	r3, #0
  4031f4:	d0ee      	beq.n	4031d4 <_dtoa_r+0x5c>
  4031f6:	f100 0308 	add.w	r3, r0, #8
  4031fa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4031fc:	6013      	str	r3, [r2, #0]
  4031fe:	b01b      	add	sp, #108	; 0x6c
  403200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403204:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403206:	4889      	ldr	r0, [pc, #548]	; (40342c <_dtoa_r+0x2b4>)
  403208:	2b00      	cmp	r3, #0
  40320a:	d0e3      	beq.n	4031d4 <_dtoa_r+0x5c>
  40320c:	1cc3      	adds	r3, r0, #3
  40320e:	e7f4      	b.n	4031fa <_dtoa_r+0x82>
  403210:	2301      	movs	r3, #1
  403212:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403216:	6033      	str	r3, [r6, #0]
  403218:	46ab      	mov	fp, r5
  40321a:	e7c5      	b.n	4031a8 <_dtoa_r+0x30>
  40321c:	aa18      	add	r2, sp, #96	; 0x60
  40321e:	ab19      	add	r3, sp, #100	; 0x64
  403220:	9201      	str	r2, [sp, #4]
  403222:	9300      	str	r3, [sp, #0]
  403224:	4652      	mov	r2, sl
  403226:	465b      	mov	r3, fp
  403228:	4620      	mov	r0, r4
  40322a:	f001 fd45 	bl	404cb8 <__d2b>
  40322e:	0d2b      	lsrs	r3, r5, #20
  403230:	4681      	mov	r9, r0
  403232:	d071      	beq.n	403318 <_dtoa_r+0x1a0>
  403234:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403238:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40323c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40323e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403242:	4650      	mov	r0, sl
  403244:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403248:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40324c:	2200      	movs	r2, #0
  40324e:	4b78      	ldr	r3, [pc, #480]	; (403430 <_dtoa_r+0x2b8>)
  403250:	f002 fa9c 	bl	40578c <__aeabi_dsub>
  403254:	a36c      	add	r3, pc, #432	; (adr r3, 403408 <_dtoa_r+0x290>)
  403256:	e9d3 2300 	ldrd	r2, r3, [r3]
  40325a:	f002 fc4b 	bl	405af4 <__aeabi_dmul>
  40325e:	a36c      	add	r3, pc, #432	; (adr r3, 403410 <_dtoa_r+0x298>)
  403260:	e9d3 2300 	ldrd	r2, r3, [r3]
  403264:	f002 fa94 	bl	405790 <__adddf3>
  403268:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40326c:	4630      	mov	r0, r6
  40326e:	f002 fbdb 	bl	405a28 <__aeabi_i2d>
  403272:	a369      	add	r3, pc, #420	; (adr r3, 403418 <_dtoa_r+0x2a0>)
  403274:	e9d3 2300 	ldrd	r2, r3, [r3]
  403278:	f002 fc3c 	bl	405af4 <__aeabi_dmul>
  40327c:	4602      	mov	r2, r0
  40327e:	460b      	mov	r3, r1
  403280:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403284:	f002 fa84 	bl	405790 <__adddf3>
  403288:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40328c:	f002 fee2 	bl	406054 <__aeabi_d2iz>
  403290:	2200      	movs	r2, #0
  403292:	9002      	str	r0, [sp, #8]
  403294:	2300      	movs	r3, #0
  403296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40329a:	f002 fe9d 	bl	405fd8 <__aeabi_dcmplt>
  40329e:	2800      	cmp	r0, #0
  4032a0:	f040 8173 	bne.w	40358a <_dtoa_r+0x412>
  4032a4:	9d02      	ldr	r5, [sp, #8]
  4032a6:	2d16      	cmp	r5, #22
  4032a8:	f200 815d 	bhi.w	403566 <_dtoa_r+0x3ee>
  4032ac:	4b61      	ldr	r3, [pc, #388]	; (403434 <_dtoa_r+0x2bc>)
  4032ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4032b2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4032b6:	4652      	mov	r2, sl
  4032b8:	465b      	mov	r3, fp
  4032ba:	f002 feab 	bl	406014 <__aeabi_dcmpgt>
  4032be:	2800      	cmp	r0, #0
  4032c0:	f000 81c5 	beq.w	40364e <_dtoa_r+0x4d6>
  4032c4:	1e6b      	subs	r3, r5, #1
  4032c6:	9302      	str	r3, [sp, #8]
  4032c8:	2300      	movs	r3, #0
  4032ca:	930e      	str	r3, [sp, #56]	; 0x38
  4032cc:	1bbf      	subs	r7, r7, r6
  4032ce:	1e7b      	subs	r3, r7, #1
  4032d0:	9306      	str	r3, [sp, #24]
  4032d2:	f100 8154 	bmi.w	40357e <_dtoa_r+0x406>
  4032d6:	2300      	movs	r3, #0
  4032d8:	9308      	str	r3, [sp, #32]
  4032da:	9b02      	ldr	r3, [sp, #8]
  4032dc:	2b00      	cmp	r3, #0
  4032de:	f2c0 8145 	blt.w	40356c <_dtoa_r+0x3f4>
  4032e2:	9a06      	ldr	r2, [sp, #24]
  4032e4:	930d      	str	r3, [sp, #52]	; 0x34
  4032e6:	4611      	mov	r1, r2
  4032e8:	4419      	add	r1, r3
  4032ea:	2300      	movs	r3, #0
  4032ec:	9106      	str	r1, [sp, #24]
  4032ee:	930c      	str	r3, [sp, #48]	; 0x30
  4032f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032f2:	2b09      	cmp	r3, #9
  4032f4:	d82a      	bhi.n	40334c <_dtoa_r+0x1d4>
  4032f6:	2b05      	cmp	r3, #5
  4032f8:	f340 865b 	ble.w	403fb2 <_dtoa_r+0xe3a>
  4032fc:	3b04      	subs	r3, #4
  4032fe:	9324      	str	r3, [sp, #144]	; 0x90
  403300:	2500      	movs	r5, #0
  403302:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403304:	3b02      	subs	r3, #2
  403306:	2b03      	cmp	r3, #3
  403308:	f200 8642 	bhi.w	403f90 <_dtoa_r+0xe18>
  40330c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403310:	02c903d4 	.word	0x02c903d4
  403314:	046103df 	.word	0x046103df
  403318:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40331a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40331c:	443e      	add	r6, r7
  40331e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403322:	2b20      	cmp	r3, #32
  403324:	f340 818e 	ble.w	403644 <_dtoa_r+0x4cc>
  403328:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40332c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403330:	409d      	lsls	r5, r3
  403332:	fa2a f000 	lsr.w	r0, sl, r0
  403336:	4328      	orrs	r0, r5
  403338:	f002 fb66 	bl	405a08 <__aeabi_ui2d>
  40333c:	2301      	movs	r3, #1
  40333e:	3e01      	subs	r6, #1
  403340:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403344:	9314      	str	r3, [sp, #80]	; 0x50
  403346:	e781      	b.n	40324c <_dtoa_r+0xd4>
  403348:	483b      	ldr	r0, [pc, #236]	; (403438 <_dtoa_r+0x2c0>)
  40334a:	e743      	b.n	4031d4 <_dtoa_r+0x5c>
  40334c:	2100      	movs	r1, #0
  40334e:	6461      	str	r1, [r4, #68]	; 0x44
  403350:	4620      	mov	r0, r4
  403352:	9125      	str	r1, [sp, #148]	; 0x94
  403354:	f001 fa12 	bl	40477c <_Balloc>
  403358:	f04f 33ff 	mov.w	r3, #4294967295
  40335c:	930a      	str	r3, [sp, #40]	; 0x28
  40335e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403360:	930f      	str	r3, [sp, #60]	; 0x3c
  403362:	2301      	movs	r3, #1
  403364:	9004      	str	r0, [sp, #16]
  403366:	6420      	str	r0, [r4, #64]	; 0x40
  403368:	9224      	str	r2, [sp, #144]	; 0x90
  40336a:	930b      	str	r3, [sp, #44]	; 0x2c
  40336c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40336e:	2b00      	cmp	r3, #0
  403370:	f2c0 80d9 	blt.w	403526 <_dtoa_r+0x3ae>
  403374:	9a02      	ldr	r2, [sp, #8]
  403376:	2a0e      	cmp	r2, #14
  403378:	f300 80d5 	bgt.w	403526 <_dtoa_r+0x3ae>
  40337c:	4b2d      	ldr	r3, [pc, #180]	; (403434 <_dtoa_r+0x2bc>)
  40337e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403382:	e9d3 2300 	ldrd	r2, r3, [r3]
  403386:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40338a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40338c:	2b00      	cmp	r3, #0
  40338e:	f2c0 83ba 	blt.w	403b06 <_dtoa_r+0x98e>
  403392:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403396:	4650      	mov	r0, sl
  403398:	462a      	mov	r2, r5
  40339a:	4633      	mov	r3, r6
  40339c:	4659      	mov	r1, fp
  40339e:	f002 fcd3 	bl	405d48 <__aeabi_ddiv>
  4033a2:	f002 fe57 	bl	406054 <__aeabi_d2iz>
  4033a6:	4680      	mov	r8, r0
  4033a8:	f002 fb3e 	bl	405a28 <__aeabi_i2d>
  4033ac:	462a      	mov	r2, r5
  4033ae:	4633      	mov	r3, r6
  4033b0:	f002 fba0 	bl	405af4 <__aeabi_dmul>
  4033b4:	460b      	mov	r3, r1
  4033b6:	4602      	mov	r2, r0
  4033b8:	4659      	mov	r1, fp
  4033ba:	4650      	mov	r0, sl
  4033bc:	f002 f9e6 	bl	40578c <__aeabi_dsub>
  4033c0:	9d04      	ldr	r5, [sp, #16]
  4033c2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4033c6:	702b      	strb	r3, [r5, #0]
  4033c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033ca:	2b01      	cmp	r3, #1
  4033cc:	4606      	mov	r6, r0
  4033ce:	460f      	mov	r7, r1
  4033d0:	f105 0501 	add.w	r5, r5, #1
  4033d4:	d068      	beq.n	4034a8 <_dtoa_r+0x330>
  4033d6:	2200      	movs	r2, #0
  4033d8:	4b18      	ldr	r3, [pc, #96]	; (40343c <_dtoa_r+0x2c4>)
  4033da:	f002 fb8b 	bl	405af4 <__aeabi_dmul>
  4033de:	2200      	movs	r2, #0
  4033e0:	2300      	movs	r3, #0
  4033e2:	4606      	mov	r6, r0
  4033e4:	460f      	mov	r7, r1
  4033e6:	f002 fded 	bl	405fc4 <__aeabi_dcmpeq>
  4033ea:	2800      	cmp	r0, #0
  4033ec:	f040 8088 	bne.w	403500 <_dtoa_r+0x388>
  4033f0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4033f4:	f04f 0a00 	mov.w	sl, #0
  4033f8:	f8df b040 	ldr.w	fp, [pc, #64]	; 40343c <_dtoa_r+0x2c4>
  4033fc:	940c      	str	r4, [sp, #48]	; 0x30
  4033fe:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403402:	e028      	b.n	403456 <_dtoa_r+0x2de>
  403404:	f3af 8000 	nop.w
  403408:	636f4361 	.word	0x636f4361
  40340c:	3fd287a7 	.word	0x3fd287a7
  403410:	8b60c8b3 	.word	0x8b60c8b3
  403414:	3fc68a28 	.word	0x3fc68a28
  403418:	509f79fb 	.word	0x509f79fb
  40341c:	3fd34413 	.word	0x3fd34413
  403420:	7ff00000 	.word	0x7ff00000
  403424:	00406e6d 	.word	0x00406e6d
  403428:	00406e90 	.word	0x00406e90
  40342c:	00406e9c 	.word	0x00406e9c
  403430:	3ff80000 	.word	0x3ff80000
  403434:	00406ec8 	.word	0x00406ec8
  403438:	00406e6c 	.word	0x00406e6c
  40343c:	40240000 	.word	0x40240000
  403440:	f002 fb58 	bl	405af4 <__aeabi_dmul>
  403444:	2200      	movs	r2, #0
  403446:	2300      	movs	r3, #0
  403448:	4606      	mov	r6, r0
  40344a:	460f      	mov	r7, r1
  40344c:	f002 fdba 	bl	405fc4 <__aeabi_dcmpeq>
  403450:	2800      	cmp	r0, #0
  403452:	f040 83c1 	bne.w	403bd8 <_dtoa_r+0xa60>
  403456:	4642      	mov	r2, r8
  403458:	464b      	mov	r3, r9
  40345a:	4630      	mov	r0, r6
  40345c:	4639      	mov	r1, r7
  40345e:	f002 fc73 	bl	405d48 <__aeabi_ddiv>
  403462:	f002 fdf7 	bl	406054 <__aeabi_d2iz>
  403466:	4604      	mov	r4, r0
  403468:	f002 fade 	bl	405a28 <__aeabi_i2d>
  40346c:	4642      	mov	r2, r8
  40346e:	464b      	mov	r3, r9
  403470:	f002 fb40 	bl	405af4 <__aeabi_dmul>
  403474:	4602      	mov	r2, r0
  403476:	460b      	mov	r3, r1
  403478:	4630      	mov	r0, r6
  40347a:	4639      	mov	r1, r7
  40347c:	f002 f986 	bl	40578c <__aeabi_dsub>
  403480:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403484:	9e04      	ldr	r6, [sp, #16]
  403486:	f805 eb01 	strb.w	lr, [r5], #1
  40348a:	eba5 0e06 	sub.w	lr, r5, r6
  40348e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403490:	45b6      	cmp	lr, r6
  403492:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403496:	4652      	mov	r2, sl
  403498:	465b      	mov	r3, fp
  40349a:	d1d1      	bne.n	403440 <_dtoa_r+0x2c8>
  40349c:	46a0      	mov	r8, r4
  40349e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4034a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4034a4:	4606      	mov	r6, r0
  4034a6:	460f      	mov	r7, r1
  4034a8:	4632      	mov	r2, r6
  4034aa:	463b      	mov	r3, r7
  4034ac:	4630      	mov	r0, r6
  4034ae:	4639      	mov	r1, r7
  4034b0:	f002 f96e 	bl	405790 <__adddf3>
  4034b4:	4606      	mov	r6, r0
  4034b6:	460f      	mov	r7, r1
  4034b8:	4602      	mov	r2, r0
  4034ba:	460b      	mov	r3, r1
  4034bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4034c0:	f002 fd8a 	bl	405fd8 <__aeabi_dcmplt>
  4034c4:	b948      	cbnz	r0, 4034da <_dtoa_r+0x362>
  4034c6:	4632      	mov	r2, r6
  4034c8:	463b      	mov	r3, r7
  4034ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4034ce:	f002 fd79 	bl	405fc4 <__aeabi_dcmpeq>
  4034d2:	b1a8      	cbz	r0, 403500 <_dtoa_r+0x388>
  4034d4:	f018 0f01 	tst.w	r8, #1
  4034d8:	d012      	beq.n	403500 <_dtoa_r+0x388>
  4034da:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4034de:	9a04      	ldr	r2, [sp, #16]
  4034e0:	1e6b      	subs	r3, r5, #1
  4034e2:	e004      	b.n	4034ee <_dtoa_r+0x376>
  4034e4:	429a      	cmp	r2, r3
  4034e6:	f000 8401 	beq.w	403cec <_dtoa_r+0xb74>
  4034ea:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4034ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4034f2:	f103 0501 	add.w	r5, r3, #1
  4034f6:	d0f5      	beq.n	4034e4 <_dtoa_r+0x36c>
  4034f8:	f108 0801 	add.w	r8, r8, #1
  4034fc:	f883 8000 	strb.w	r8, [r3]
  403500:	4649      	mov	r1, r9
  403502:	4620      	mov	r0, r4
  403504:	f001 f960 	bl	4047c8 <_Bfree>
  403508:	2200      	movs	r2, #0
  40350a:	9b02      	ldr	r3, [sp, #8]
  40350c:	702a      	strb	r2, [r5, #0]
  40350e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403510:	3301      	adds	r3, #1
  403512:	6013      	str	r3, [r2, #0]
  403514:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403516:	2b00      	cmp	r3, #0
  403518:	f000 839e 	beq.w	403c58 <_dtoa_r+0xae0>
  40351c:	9804      	ldr	r0, [sp, #16]
  40351e:	601d      	str	r5, [r3, #0]
  403520:	b01b      	add	sp, #108	; 0x6c
  403522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403526:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403528:	2a00      	cmp	r2, #0
  40352a:	d03e      	beq.n	4035aa <_dtoa_r+0x432>
  40352c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40352e:	2a01      	cmp	r2, #1
  403530:	f340 8311 	ble.w	403b56 <_dtoa_r+0x9de>
  403534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403536:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403538:	1e5f      	subs	r7, r3, #1
  40353a:	42ba      	cmp	r2, r7
  40353c:	f2c0 838f 	blt.w	403c5e <_dtoa_r+0xae6>
  403540:	1bd7      	subs	r7, r2, r7
  403542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403544:	2b00      	cmp	r3, #0
  403546:	f2c0 848b 	blt.w	403e60 <_dtoa_r+0xce8>
  40354a:	9d08      	ldr	r5, [sp, #32]
  40354c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40354e:	9a08      	ldr	r2, [sp, #32]
  403550:	441a      	add	r2, r3
  403552:	9208      	str	r2, [sp, #32]
  403554:	9a06      	ldr	r2, [sp, #24]
  403556:	2101      	movs	r1, #1
  403558:	441a      	add	r2, r3
  40355a:	4620      	mov	r0, r4
  40355c:	9206      	str	r2, [sp, #24]
  40355e:	f001 f9cd 	bl	4048fc <__i2b>
  403562:	4606      	mov	r6, r0
  403564:	e024      	b.n	4035b0 <_dtoa_r+0x438>
  403566:	2301      	movs	r3, #1
  403568:	930e      	str	r3, [sp, #56]	; 0x38
  40356a:	e6af      	b.n	4032cc <_dtoa_r+0x154>
  40356c:	9a08      	ldr	r2, [sp, #32]
  40356e:	9b02      	ldr	r3, [sp, #8]
  403570:	1ad2      	subs	r2, r2, r3
  403572:	425b      	negs	r3, r3
  403574:	930c      	str	r3, [sp, #48]	; 0x30
  403576:	2300      	movs	r3, #0
  403578:	9208      	str	r2, [sp, #32]
  40357a:	930d      	str	r3, [sp, #52]	; 0x34
  40357c:	e6b8      	b.n	4032f0 <_dtoa_r+0x178>
  40357e:	f1c7 0301 	rsb	r3, r7, #1
  403582:	9308      	str	r3, [sp, #32]
  403584:	2300      	movs	r3, #0
  403586:	9306      	str	r3, [sp, #24]
  403588:	e6a7      	b.n	4032da <_dtoa_r+0x162>
  40358a:	9d02      	ldr	r5, [sp, #8]
  40358c:	4628      	mov	r0, r5
  40358e:	f002 fa4b 	bl	405a28 <__aeabi_i2d>
  403592:	4602      	mov	r2, r0
  403594:	460b      	mov	r3, r1
  403596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40359a:	f002 fd13 	bl	405fc4 <__aeabi_dcmpeq>
  40359e:	2800      	cmp	r0, #0
  4035a0:	f47f ae80 	bne.w	4032a4 <_dtoa_r+0x12c>
  4035a4:	1e6b      	subs	r3, r5, #1
  4035a6:	9302      	str	r3, [sp, #8]
  4035a8:	e67c      	b.n	4032a4 <_dtoa_r+0x12c>
  4035aa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4035ac:	9d08      	ldr	r5, [sp, #32]
  4035ae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4035b0:	2d00      	cmp	r5, #0
  4035b2:	dd0c      	ble.n	4035ce <_dtoa_r+0x456>
  4035b4:	9906      	ldr	r1, [sp, #24]
  4035b6:	2900      	cmp	r1, #0
  4035b8:	460b      	mov	r3, r1
  4035ba:	dd08      	ble.n	4035ce <_dtoa_r+0x456>
  4035bc:	42a9      	cmp	r1, r5
  4035be:	9a08      	ldr	r2, [sp, #32]
  4035c0:	bfa8      	it	ge
  4035c2:	462b      	movge	r3, r5
  4035c4:	1ad2      	subs	r2, r2, r3
  4035c6:	1aed      	subs	r5, r5, r3
  4035c8:	1acb      	subs	r3, r1, r3
  4035ca:	9208      	str	r2, [sp, #32]
  4035cc:	9306      	str	r3, [sp, #24]
  4035ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4035d0:	b1d3      	cbz	r3, 403608 <_dtoa_r+0x490>
  4035d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4035d4:	2b00      	cmp	r3, #0
  4035d6:	f000 82b7 	beq.w	403b48 <_dtoa_r+0x9d0>
  4035da:	2f00      	cmp	r7, #0
  4035dc:	dd10      	ble.n	403600 <_dtoa_r+0x488>
  4035de:	4631      	mov	r1, r6
  4035e0:	463a      	mov	r2, r7
  4035e2:	4620      	mov	r0, r4
  4035e4:	f001 fa26 	bl	404a34 <__pow5mult>
  4035e8:	464a      	mov	r2, r9
  4035ea:	4601      	mov	r1, r0
  4035ec:	4606      	mov	r6, r0
  4035ee:	4620      	mov	r0, r4
  4035f0:	f001 f98e 	bl	404910 <__multiply>
  4035f4:	4649      	mov	r1, r9
  4035f6:	4680      	mov	r8, r0
  4035f8:	4620      	mov	r0, r4
  4035fa:	f001 f8e5 	bl	4047c8 <_Bfree>
  4035fe:	46c1      	mov	r9, r8
  403600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403602:	1bda      	subs	r2, r3, r7
  403604:	f040 82a1 	bne.w	403b4a <_dtoa_r+0x9d2>
  403608:	2101      	movs	r1, #1
  40360a:	4620      	mov	r0, r4
  40360c:	f001 f976 	bl	4048fc <__i2b>
  403610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403612:	2b00      	cmp	r3, #0
  403614:	4680      	mov	r8, r0
  403616:	dd1c      	ble.n	403652 <_dtoa_r+0x4da>
  403618:	4601      	mov	r1, r0
  40361a:	461a      	mov	r2, r3
  40361c:	4620      	mov	r0, r4
  40361e:	f001 fa09 	bl	404a34 <__pow5mult>
  403622:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403624:	2b01      	cmp	r3, #1
  403626:	4680      	mov	r8, r0
  403628:	f340 8254 	ble.w	403ad4 <_dtoa_r+0x95c>
  40362c:	2300      	movs	r3, #0
  40362e:	930c      	str	r3, [sp, #48]	; 0x30
  403630:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403634:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403638:	6918      	ldr	r0, [r3, #16]
  40363a:	f001 f90f 	bl	40485c <__hi0bits>
  40363e:	f1c0 0020 	rsb	r0, r0, #32
  403642:	e010      	b.n	403666 <_dtoa_r+0x4ee>
  403644:	f1c3 0520 	rsb	r5, r3, #32
  403648:	fa0a f005 	lsl.w	r0, sl, r5
  40364c:	e674      	b.n	403338 <_dtoa_r+0x1c0>
  40364e:	900e      	str	r0, [sp, #56]	; 0x38
  403650:	e63c      	b.n	4032cc <_dtoa_r+0x154>
  403652:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403654:	2b01      	cmp	r3, #1
  403656:	f340 8287 	ble.w	403b68 <_dtoa_r+0x9f0>
  40365a:	2300      	movs	r3, #0
  40365c:	930c      	str	r3, [sp, #48]	; 0x30
  40365e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403660:	2001      	movs	r0, #1
  403662:	2b00      	cmp	r3, #0
  403664:	d1e4      	bne.n	403630 <_dtoa_r+0x4b8>
  403666:	9a06      	ldr	r2, [sp, #24]
  403668:	4410      	add	r0, r2
  40366a:	f010 001f 	ands.w	r0, r0, #31
  40366e:	f000 80a1 	beq.w	4037b4 <_dtoa_r+0x63c>
  403672:	f1c0 0320 	rsb	r3, r0, #32
  403676:	2b04      	cmp	r3, #4
  403678:	f340 849e 	ble.w	403fb8 <_dtoa_r+0xe40>
  40367c:	9b08      	ldr	r3, [sp, #32]
  40367e:	f1c0 001c 	rsb	r0, r0, #28
  403682:	4403      	add	r3, r0
  403684:	9308      	str	r3, [sp, #32]
  403686:	4613      	mov	r3, r2
  403688:	4403      	add	r3, r0
  40368a:	4405      	add	r5, r0
  40368c:	9306      	str	r3, [sp, #24]
  40368e:	9b08      	ldr	r3, [sp, #32]
  403690:	2b00      	cmp	r3, #0
  403692:	dd05      	ble.n	4036a0 <_dtoa_r+0x528>
  403694:	4649      	mov	r1, r9
  403696:	461a      	mov	r2, r3
  403698:	4620      	mov	r0, r4
  40369a:	f001 fa1b 	bl	404ad4 <__lshift>
  40369e:	4681      	mov	r9, r0
  4036a0:	9b06      	ldr	r3, [sp, #24]
  4036a2:	2b00      	cmp	r3, #0
  4036a4:	dd05      	ble.n	4036b2 <_dtoa_r+0x53a>
  4036a6:	4641      	mov	r1, r8
  4036a8:	461a      	mov	r2, r3
  4036aa:	4620      	mov	r0, r4
  4036ac:	f001 fa12 	bl	404ad4 <__lshift>
  4036b0:	4680      	mov	r8, r0
  4036b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036b4:	2b00      	cmp	r3, #0
  4036b6:	f040 8086 	bne.w	4037c6 <_dtoa_r+0x64e>
  4036ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036bc:	2b00      	cmp	r3, #0
  4036be:	f340 8266 	ble.w	403b8e <_dtoa_r+0xa16>
  4036c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4036c4:	2b00      	cmp	r3, #0
  4036c6:	f000 8098 	beq.w	4037fa <_dtoa_r+0x682>
  4036ca:	2d00      	cmp	r5, #0
  4036cc:	dd05      	ble.n	4036da <_dtoa_r+0x562>
  4036ce:	4631      	mov	r1, r6
  4036d0:	462a      	mov	r2, r5
  4036d2:	4620      	mov	r0, r4
  4036d4:	f001 f9fe 	bl	404ad4 <__lshift>
  4036d8:	4606      	mov	r6, r0
  4036da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4036dc:	2b00      	cmp	r3, #0
  4036de:	f040 8337 	bne.w	403d50 <_dtoa_r+0xbd8>
  4036e2:	9606      	str	r6, [sp, #24]
  4036e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036e6:	9a04      	ldr	r2, [sp, #16]
  4036e8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4036ec:	3b01      	subs	r3, #1
  4036ee:	18d3      	adds	r3, r2, r3
  4036f0:	930b      	str	r3, [sp, #44]	; 0x2c
  4036f2:	f00a 0301 	and.w	r3, sl, #1
  4036f6:	930c      	str	r3, [sp, #48]	; 0x30
  4036f8:	4617      	mov	r7, r2
  4036fa:	46c2      	mov	sl, r8
  4036fc:	4651      	mov	r1, sl
  4036fe:	4648      	mov	r0, r9
  403700:	f7ff fca4 	bl	40304c <quorem>
  403704:	4631      	mov	r1, r6
  403706:	4605      	mov	r5, r0
  403708:	4648      	mov	r0, r9
  40370a:	f001 fa35 	bl	404b78 <__mcmp>
  40370e:	465a      	mov	r2, fp
  403710:	900a      	str	r0, [sp, #40]	; 0x28
  403712:	4651      	mov	r1, sl
  403714:	4620      	mov	r0, r4
  403716:	f001 fa4b 	bl	404bb0 <__mdiff>
  40371a:	68c2      	ldr	r2, [r0, #12]
  40371c:	4680      	mov	r8, r0
  40371e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403722:	2a00      	cmp	r2, #0
  403724:	f040 822b 	bne.w	403b7e <_dtoa_r+0xa06>
  403728:	4601      	mov	r1, r0
  40372a:	4648      	mov	r0, r9
  40372c:	9308      	str	r3, [sp, #32]
  40372e:	f001 fa23 	bl	404b78 <__mcmp>
  403732:	4641      	mov	r1, r8
  403734:	9006      	str	r0, [sp, #24]
  403736:	4620      	mov	r0, r4
  403738:	f001 f846 	bl	4047c8 <_Bfree>
  40373c:	9a06      	ldr	r2, [sp, #24]
  40373e:	9b08      	ldr	r3, [sp, #32]
  403740:	b932      	cbnz	r2, 403750 <_dtoa_r+0x5d8>
  403742:	9924      	ldr	r1, [sp, #144]	; 0x90
  403744:	b921      	cbnz	r1, 403750 <_dtoa_r+0x5d8>
  403746:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403748:	2a00      	cmp	r2, #0
  40374a:	f000 83ef 	beq.w	403f2c <_dtoa_r+0xdb4>
  40374e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403750:	990a      	ldr	r1, [sp, #40]	; 0x28
  403752:	2900      	cmp	r1, #0
  403754:	f2c0 829f 	blt.w	403c96 <_dtoa_r+0xb1e>
  403758:	d105      	bne.n	403766 <_dtoa_r+0x5ee>
  40375a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40375c:	b919      	cbnz	r1, 403766 <_dtoa_r+0x5ee>
  40375e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403760:	2900      	cmp	r1, #0
  403762:	f000 8298 	beq.w	403c96 <_dtoa_r+0xb1e>
  403766:	2a00      	cmp	r2, #0
  403768:	f300 8306 	bgt.w	403d78 <_dtoa_r+0xc00>
  40376c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40376e:	703b      	strb	r3, [r7, #0]
  403770:	f107 0801 	add.w	r8, r7, #1
  403774:	4297      	cmp	r7, r2
  403776:	4645      	mov	r5, r8
  403778:	f000 830c 	beq.w	403d94 <_dtoa_r+0xc1c>
  40377c:	4649      	mov	r1, r9
  40377e:	2300      	movs	r3, #0
  403780:	220a      	movs	r2, #10
  403782:	4620      	mov	r0, r4
  403784:	f001 f82a 	bl	4047dc <__multadd>
  403788:	455e      	cmp	r6, fp
  40378a:	4681      	mov	r9, r0
  40378c:	4631      	mov	r1, r6
  40378e:	f04f 0300 	mov.w	r3, #0
  403792:	f04f 020a 	mov.w	r2, #10
  403796:	4620      	mov	r0, r4
  403798:	f000 81eb 	beq.w	403b72 <_dtoa_r+0x9fa>
  40379c:	f001 f81e 	bl	4047dc <__multadd>
  4037a0:	4659      	mov	r1, fp
  4037a2:	4606      	mov	r6, r0
  4037a4:	2300      	movs	r3, #0
  4037a6:	220a      	movs	r2, #10
  4037a8:	4620      	mov	r0, r4
  4037aa:	f001 f817 	bl	4047dc <__multadd>
  4037ae:	4647      	mov	r7, r8
  4037b0:	4683      	mov	fp, r0
  4037b2:	e7a3      	b.n	4036fc <_dtoa_r+0x584>
  4037b4:	201c      	movs	r0, #28
  4037b6:	9b08      	ldr	r3, [sp, #32]
  4037b8:	4403      	add	r3, r0
  4037ba:	9308      	str	r3, [sp, #32]
  4037bc:	9b06      	ldr	r3, [sp, #24]
  4037be:	4403      	add	r3, r0
  4037c0:	4405      	add	r5, r0
  4037c2:	9306      	str	r3, [sp, #24]
  4037c4:	e763      	b.n	40368e <_dtoa_r+0x516>
  4037c6:	4641      	mov	r1, r8
  4037c8:	4648      	mov	r0, r9
  4037ca:	f001 f9d5 	bl	404b78 <__mcmp>
  4037ce:	2800      	cmp	r0, #0
  4037d0:	f6bf af73 	bge.w	4036ba <_dtoa_r+0x542>
  4037d4:	9f02      	ldr	r7, [sp, #8]
  4037d6:	4649      	mov	r1, r9
  4037d8:	2300      	movs	r3, #0
  4037da:	220a      	movs	r2, #10
  4037dc:	4620      	mov	r0, r4
  4037de:	3f01      	subs	r7, #1
  4037e0:	9702      	str	r7, [sp, #8]
  4037e2:	f000 fffb 	bl	4047dc <__multadd>
  4037e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4037e8:	4681      	mov	r9, r0
  4037ea:	2b00      	cmp	r3, #0
  4037ec:	f040 83b6 	bne.w	403f5c <_dtoa_r+0xde4>
  4037f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4037f2:	2b00      	cmp	r3, #0
  4037f4:	f340 83bf 	ble.w	403f76 <_dtoa_r+0xdfe>
  4037f8:	930a      	str	r3, [sp, #40]	; 0x28
  4037fa:	f8dd b010 	ldr.w	fp, [sp, #16]
  4037fe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403800:	465d      	mov	r5, fp
  403802:	e002      	b.n	40380a <_dtoa_r+0x692>
  403804:	f000 ffea 	bl	4047dc <__multadd>
  403808:	4681      	mov	r9, r0
  40380a:	4641      	mov	r1, r8
  40380c:	4648      	mov	r0, r9
  40380e:	f7ff fc1d 	bl	40304c <quorem>
  403812:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403816:	f805 ab01 	strb.w	sl, [r5], #1
  40381a:	eba5 030b 	sub.w	r3, r5, fp
  40381e:	42bb      	cmp	r3, r7
  403820:	f04f 020a 	mov.w	r2, #10
  403824:	f04f 0300 	mov.w	r3, #0
  403828:	4649      	mov	r1, r9
  40382a:	4620      	mov	r0, r4
  40382c:	dbea      	blt.n	403804 <_dtoa_r+0x68c>
  40382e:	9b04      	ldr	r3, [sp, #16]
  403830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403832:	2a01      	cmp	r2, #1
  403834:	bfac      	ite	ge
  403836:	189b      	addge	r3, r3, r2
  403838:	3301      	addlt	r3, #1
  40383a:	461d      	mov	r5, r3
  40383c:	f04f 0b00 	mov.w	fp, #0
  403840:	4649      	mov	r1, r9
  403842:	2201      	movs	r2, #1
  403844:	4620      	mov	r0, r4
  403846:	f001 f945 	bl	404ad4 <__lshift>
  40384a:	4641      	mov	r1, r8
  40384c:	4681      	mov	r9, r0
  40384e:	f001 f993 	bl	404b78 <__mcmp>
  403852:	2800      	cmp	r0, #0
  403854:	f340 823d 	ble.w	403cd2 <_dtoa_r+0xb5a>
  403858:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40385c:	9904      	ldr	r1, [sp, #16]
  40385e:	1e6b      	subs	r3, r5, #1
  403860:	e004      	b.n	40386c <_dtoa_r+0x6f4>
  403862:	428b      	cmp	r3, r1
  403864:	f000 81ae 	beq.w	403bc4 <_dtoa_r+0xa4c>
  403868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40386c:	2a39      	cmp	r2, #57	; 0x39
  40386e:	f103 0501 	add.w	r5, r3, #1
  403872:	d0f6      	beq.n	403862 <_dtoa_r+0x6ea>
  403874:	3201      	adds	r2, #1
  403876:	701a      	strb	r2, [r3, #0]
  403878:	4641      	mov	r1, r8
  40387a:	4620      	mov	r0, r4
  40387c:	f000 ffa4 	bl	4047c8 <_Bfree>
  403880:	2e00      	cmp	r6, #0
  403882:	f43f ae3d 	beq.w	403500 <_dtoa_r+0x388>
  403886:	f1bb 0f00 	cmp.w	fp, #0
  40388a:	d005      	beq.n	403898 <_dtoa_r+0x720>
  40388c:	45b3      	cmp	fp, r6
  40388e:	d003      	beq.n	403898 <_dtoa_r+0x720>
  403890:	4659      	mov	r1, fp
  403892:	4620      	mov	r0, r4
  403894:	f000 ff98 	bl	4047c8 <_Bfree>
  403898:	4631      	mov	r1, r6
  40389a:	4620      	mov	r0, r4
  40389c:	f000 ff94 	bl	4047c8 <_Bfree>
  4038a0:	e62e      	b.n	403500 <_dtoa_r+0x388>
  4038a2:	2300      	movs	r3, #0
  4038a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4038a6:	9b02      	ldr	r3, [sp, #8]
  4038a8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4038aa:	4413      	add	r3, r2
  4038ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4038ae:	3301      	adds	r3, #1
  4038b0:	2b01      	cmp	r3, #1
  4038b2:	461f      	mov	r7, r3
  4038b4:	461e      	mov	r6, r3
  4038b6:	930a      	str	r3, [sp, #40]	; 0x28
  4038b8:	bfb8      	it	lt
  4038ba:	2701      	movlt	r7, #1
  4038bc:	2100      	movs	r1, #0
  4038be:	2f17      	cmp	r7, #23
  4038c0:	6461      	str	r1, [r4, #68]	; 0x44
  4038c2:	d90a      	bls.n	4038da <_dtoa_r+0x762>
  4038c4:	2201      	movs	r2, #1
  4038c6:	2304      	movs	r3, #4
  4038c8:	005b      	lsls	r3, r3, #1
  4038ca:	f103 0014 	add.w	r0, r3, #20
  4038ce:	4287      	cmp	r7, r0
  4038d0:	4611      	mov	r1, r2
  4038d2:	f102 0201 	add.w	r2, r2, #1
  4038d6:	d2f7      	bcs.n	4038c8 <_dtoa_r+0x750>
  4038d8:	6461      	str	r1, [r4, #68]	; 0x44
  4038da:	4620      	mov	r0, r4
  4038dc:	f000 ff4e 	bl	40477c <_Balloc>
  4038e0:	2e0e      	cmp	r6, #14
  4038e2:	9004      	str	r0, [sp, #16]
  4038e4:	6420      	str	r0, [r4, #64]	; 0x40
  4038e6:	f63f ad41 	bhi.w	40336c <_dtoa_r+0x1f4>
  4038ea:	2d00      	cmp	r5, #0
  4038ec:	f43f ad3e 	beq.w	40336c <_dtoa_r+0x1f4>
  4038f0:	9902      	ldr	r1, [sp, #8]
  4038f2:	2900      	cmp	r1, #0
  4038f4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4038f8:	f340 8202 	ble.w	403d00 <_dtoa_r+0xb88>
  4038fc:	4bb8      	ldr	r3, [pc, #736]	; (403be0 <_dtoa_r+0xa68>)
  4038fe:	f001 020f 	and.w	r2, r1, #15
  403902:	110d      	asrs	r5, r1, #4
  403904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403908:	06e9      	lsls	r1, r5, #27
  40390a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40390e:	f140 81ae 	bpl.w	403c6e <_dtoa_r+0xaf6>
  403912:	4bb4      	ldr	r3, [pc, #720]	; (403be4 <_dtoa_r+0xa6c>)
  403914:	4650      	mov	r0, sl
  403916:	4659      	mov	r1, fp
  403918:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40391c:	f002 fa14 	bl	405d48 <__aeabi_ddiv>
  403920:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403924:	f005 050f 	and.w	r5, r5, #15
  403928:	f04f 0a03 	mov.w	sl, #3
  40392c:	b18d      	cbz	r5, 403952 <_dtoa_r+0x7da>
  40392e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403be4 <_dtoa_r+0xa6c>
  403932:	07ea      	lsls	r2, r5, #31
  403934:	d509      	bpl.n	40394a <_dtoa_r+0x7d2>
  403936:	4630      	mov	r0, r6
  403938:	4639      	mov	r1, r7
  40393a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40393e:	f002 f8d9 	bl	405af4 <__aeabi_dmul>
  403942:	f10a 0a01 	add.w	sl, sl, #1
  403946:	4606      	mov	r6, r0
  403948:	460f      	mov	r7, r1
  40394a:	106d      	asrs	r5, r5, #1
  40394c:	f108 0808 	add.w	r8, r8, #8
  403950:	d1ef      	bne.n	403932 <_dtoa_r+0x7ba>
  403952:	463b      	mov	r3, r7
  403954:	4632      	mov	r2, r6
  403956:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40395a:	f002 f9f5 	bl	405d48 <__aeabi_ddiv>
  40395e:	4607      	mov	r7, r0
  403960:	4688      	mov	r8, r1
  403962:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403964:	b143      	cbz	r3, 403978 <_dtoa_r+0x800>
  403966:	2200      	movs	r2, #0
  403968:	4b9f      	ldr	r3, [pc, #636]	; (403be8 <_dtoa_r+0xa70>)
  40396a:	4638      	mov	r0, r7
  40396c:	4641      	mov	r1, r8
  40396e:	f002 fb33 	bl	405fd8 <__aeabi_dcmplt>
  403972:	2800      	cmp	r0, #0
  403974:	f040 8286 	bne.w	403e84 <_dtoa_r+0xd0c>
  403978:	4650      	mov	r0, sl
  40397a:	f002 f855 	bl	405a28 <__aeabi_i2d>
  40397e:	463a      	mov	r2, r7
  403980:	4643      	mov	r3, r8
  403982:	f002 f8b7 	bl	405af4 <__aeabi_dmul>
  403986:	4b99      	ldr	r3, [pc, #612]	; (403bec <_dtoa_r+0xa74>)
  403988:	2200      	movs	r2, #0
  40398a:	f001 ff01 	bl	405790 <__adddf3>
  40398e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403990:	4605      	mov	r5, r0
  403992:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403996:	2b00      	cmp	r3, #0
  403998:	f000 813e 	beq.w	403c18 <_dtoa_r+0xaa0>
  40399c:	9b02      	ldr	r3, [sp, #8]
  40399e:	9315      	str	r3, [sp, #84]	; 0x54
  4039a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039a2:	9312      	str	r3, [sp, #72]	; 0x48
  4039a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039a6:	2b00      	cmp	r3, #0
  4039a8:	f000 81fa 	beq.w	403da0 <_dtoa_r+0xc28>
  4039ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4039ae:	4b8c      	ldr	r3, [pc, #560]	; (403be0 <_dtoa_r+0xa68>)
  4039b0:	498f      	ldr	r1, [pc, #572]	; (403bf0 <_dtoa_r+0xa78>)
  4039b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4039b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4039ba:	2000      	movs	r0, #0
  4039bc:	f002 f9c4 	bl	405d48 <__aeabi_ddiv>
  4039c0:	462a      	mov	r2, r5
  4039c2:	4633      	mov	r3, r6
  4039c4:	f001 fee2 	bl	40578c <__aeabi_dsub>
  4039c8:	4682      	mov	sl, r0
  4039ca:	468b      	mov	fp, r1
  4039cc:	4638      	mov	r0, r7
  4039ce:	4641      	mov	r1, r8
  4039d0:	f002 fb40 	bl	406054 <__aeabi_d2iz>
  4039d4:	4605      	mov	r5, r0
  4039d6:	f002 f827 	bl	405a28 <__aeabi_i2d>
  4039da:	4602      	mov	r2, r0
  4039dc:	460b      	mov	r3, r1
  4039de:	4638      	mov	r0, r7
  4039e0:	4641      	mov	r1, r8
  4039e2:	f001 fed3 	bl	40578c <__aeabi_dsub>
  4039e6:	3530      	adds	r5, #48	; 0x30
  4039e8:	fa5f f885 	uxtb.w	r8, r5
  4039ec:	9d04      	ldr	r5, [sp, #16]
  4039ee:	4606      	mov	r6, r0
  4039f0:	460f      	mov	r7, r1
  4039f2:	f885 8000 	strb.w	r8, [r5]
  4039f6:	4602      	mov	r2, r0
  4039f8:	460b      	mov	r3, r1
  4039fa:	4650      	mov	r0, sl
  4039fc:	4659      	mov	r1, fp
  4039fe:	3501      	adds	r5, #1
  403a00:	f002 fb08 	bl	406014 <__aeabi_dcmpgt>
  403a04:	2800      	cmp	r0, #0
  403a06:	d154      	bne.n	403ab2 <_dtoa_r+0x93a>
  403a08:	4632      	mov	r2, r6
  403a0a:	463b      	mov	r3, r7
  403a0c:	2000      	movs	r0, #0
  403a0e:	4976      	ldr	r1, [pc, #472]	; (403be8 <_dtoa_r+0xa70>)
  403a10:	f001 febc 	bl	40578c <__aeabi_dsub>
  403a14:	4602      	mov	r2, r0
  403a16:	460b      	mov	r3, r1
  403a18:	4650      	mov	r0, sl
  403a1a:	4659      	mov	r1, fp
  403a1c:	f002 fafa 	bl	406014 <__aeabi_dcmpgt>
  403a20:	2800      	cmp	r0, #0
  403a22:	f040 8270 	bne.w	403f06 <_dtoa_r+0xd8e>
  403a26:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403a28:	2a01      	cmp	r2, #1
  403a2a:	f000 8111 	beq.w	403c50 <_dtoa_r+0xad8>
  403a2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403a30:	9a04      	ldr	r2, [sp, #16]
  403a32:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403a36:	4413      	add	r3, r2
  403a38:	4699      	mov	r9, r3
  403a3a:	e00d      	b.n	403a58 <_dtoa_r+0x8e0>
  403a3c:	2000      	movs	r0, #0
  403a3e:	496a      	ldr	r1, [pc, #424]	; (403be8 <_dtoa_r+0xa70>)
  403a40:	f001 fea4 	bl	40578c <__aeabi_dsub>
  403a44:	4652      	mov	r2, sl
  403a46:	465b      	mov	r3, fp
  403a48:	f002 fac6 	bl	405fd8 <__aeabi_dcmplt>
  403a4c:	2800      	cmp	r0, #0
  403a4e:	f040 8258 	bne.w	403f02 <_dtoa_r+0xd8a>
  403a52:	454d      	cmp	r5, r9
  403a54:	f000 80fa 	beq.w	403c4c <_dtoa_r+0xad4>
  403a58:	4650      	mov	r0, sl
  403a5a:	4659      	mov	r1, fp
  403a5c:	2200      	movs	r2, #0
  403a5e:	4b65      	ldr	r3, [pc, #404]	; (403bf4 <_dtoa_r+0xa7c>)
  403a60:	f002 f848 	bl	405af4 <__aeabi_dmul>
  403a64:	2200      	movs	r2, #0
  403a66:	4b63      	ldr	r3, [pc, #396]	; (403bf4 <_dtoa_r+0xa7c>)
  403a68:	4682      	mov	sl, r0
  403a6a:	468b      	mov	fp, r1
  403a6c:	4630      	mov	r0, r6
  403a6e:	4639      	mov	r1, r7
  403a70:	f002 f840 	bl	405af4 <__aeabi_dmul>
  403a74:	460f      	mov	r7, r1
  403a76:	4606      	mov	r6, r0
  403a78:	f002 faec 	bl	406054 <__aeabi_d2iz>
  403a7c:	4680      	mov	r8, r0
  403a7e:	f001 ffd3 	bl	405a28 <__aeabi_i2d>
  403a82:	4602      	mov	r2, r0
  403a84:	460b      	mov	r3, r1
  403a86:	4630      	mov	r0, r6
  403a88:	4639      	mov	r1, r7
  403a8a:	f001 fe7f 	bl	40578c <__aeabi_dsub>
  403a8e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403a92:	fa5f f888 	uxtb.w	r8, r8
  403a96:	4652      	mov	r2, sl
  403a98:	465b      	mov	r3, fp
  403a9a:	f805 8b01 	strb.w	r8, [r5], #1
  403a9e:	4606      	mov	r6, r0
  403aa0:	460f      	mov	r7, r1
  403aa2:	f002 fa99 	bl	405fd8 <__aeabi_dcmplt>
  403aa6:	4632      	mov	r2, r6
  403aa8:	463b      	mov	r3, r7
  403aaa:	2800      	cmp	r0, #0
  403aac:	d0c6      	beq.n	403a3c <_dtoa_r+0x8c4>
  403aae:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403ab2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403ab4:	9302      	str	r3, [sp, #8]
  403ab6:	e523      	b.n	403500 <_dtoa_r+0x388>
  403ab8:	2300      	movs	r3, #0
  403aba:	930b      	str	r3, [sp, #44]	; 0x2c
  403abc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403abe:	2b00      	cmp	r3, #0
  403ac0:	f340 80dc 	ble.w	403c7c <_dtoa_r+0xb04>
  403ac4:	461f      	mov	r7, r3
  403ac6:	461e      	mov	r6, r3
  403ac8:	930f      	str	r3, [sp, #60]	; 0x3c
  403aca:	930a      	str	r3, [sp, #40]	; 0x28
  403acc:	e6f6      	b.n	4038bc <_dtoa_r+0x744>
  403ace:	2301      	movs	r3, #1
  403ad0:	930b      	str	r3, [sp, #44]	; 0x2c
  403ad2:	e7f3      	b.n	403abc <_dtoa_r+0x944>
  403ad4:	f1ba 0f00 	cmp.w	sl, #0
  403ad8:	f47f ada8 	bne.w	40362c <_dtoa_r+0x4b4>
  403adc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403ae0:	2b00      	cmp	r3, #0
  403ae2:	f47f adba 	bne.w	40365a <_dtoa_r+0x4e2>
  403ae6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403aea:	0d3f      	lsrs	r7, r7, #20
  403aec:	053f      	lsls	r7, r7, #20
  403aee:	2f00      	cmp	r7, #0
  403af0:	f000 820d 	beq.w	403f0e <_dtoa_r+0xd96>
  403af4:	9b08      	ldr	r3, [sp, #32]
  403af6:	3301      	adds	r3, #1
  403af8:	9308      	str	r3, [sp, #32]
  403afa:	9b06      	ldr	r3, [sp, #24]
  403afc:	3301      	adds	r3, #1
  403afe:	9306      	str	r3, [sp, #24]
  403b00:	2301      	movs	r3, #1
  403b02:	930c      	str	r3, [sp, #48]	; 0x30
  403b04:	e5ab      	b.n	40365e <_dtoa_r+0x4e6>
  403b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b08:	2b00      	cmp	r3, #0
  403b0a:	f73f ac42 	bgt.w	403392 <_dtoa_r+0x21a>
  403b0e:	f040 8221 	bne.w	403f54 <_dtoa_r+0xddc>
  403b12:	2200      	movs	r2, #0
  403b14:	4b38      	ldr	r3, [pc, #224]	; (403bf8 <_dtoa_r+0xa80>)
  403b16:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403b1a:	f001 ffeb 	bl	405af4 <__aeabi_dmul>
  403b1e:	4652      	mov	r2, sl
  403b20:	465b      	mov	r3, fp
  403b22:	f002 fa6d 	bl	406000 <__aeabi_dcmpge>
  403b26:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403b2a:	4646      	mov	r6, r8
  403b2c:	2800      	cmp	r0, #0
  403b2e:	d041      	beq.n	403bb4 <_dtoa_r+0xa3c>
  403b30:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403b32:	9d04      	ldr	r5, [sp, #16]
  403b34:	43db      	mvns	r3, r3
  403b36:	9302      	str	r3, [sp, #8]
  403b38:	4641      	mov	r1, r8
  403b3a:	4620      	mov	r0, r4
  403b3c:	f000 fe44 	bl	4047c8 <_Bfree>
  403b40:	2e00      	cmp	r6, #0
  403b42:	f43f acdd 	beq.w	403500 <_dtoa_r+0x388>
  403b46:	e6a7      	b.n	403898 <_dtoa_r+0x720>
  403b48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403b4a:	4649      	mov	r1, r9
  403b4c:	4620      	mov	r0, r4
  403b4e:	f000 ff71 	bl	404a34 <__pow5mult>
  403b52:	4681      	mov	r9, r0
  403b54:	e558      	b.n	403608 <_dtoa_r+0x490>
  403b56:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403b58:	2a00      	cmp	r2, #0
  403b5a:	f000 8187 	beq.w	403e6c <_dtoa_r+0xcf4>
  403b5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403b62:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403b64:	9d08      	ldr	r5, [sp, #32]
  403b66:	e4f2      	b.n	40354e <_dtoa_r+0x3d6>
  403b68:	f1ba 0f00 	cmp.w	sl, #0
  403b6c:	f47f ad75 	bne.w	40365a <_dtoa_r+0x4e2>
  403b70:	e7b4      	b.n	403adc <_dtoa_r+0x964>
  403b72:	f000 fe33 	bl	4047dc <__multadd>
  403b76:	4647      	mov	r7, r8
  403b78:	4606      	mov	r6, r0
  403b7a:	4683      	mov	fp, r0
  403b7c:	e5be      	b.n	4036fc <_dtoa_r+0x584>
  403b7e:	4601      	mov	r1, r0
  403b80:	4620      	mov	r0, r4
  403b82:	9306      	str	r3, [sp, #24]
  403b84:	f000 fe20 	bl	4047c8 <_Bfree>
  403b88:	2201      	movs	r2, #1
  403b8a:	9b06      	ldr	r3, [sp, #24]
  403b8c:	e5e0      	b.n	403750 <_dtoa_r+0x5d8>
  403b8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b90:	2b02      	cmp	r3, #2
  403b92:	f77f ad96 	ble.w	4036c2 <_dtoa_r+0x54a>
  403b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b98:	2b00      	cmp	r3, #0
  403b9a:	d1c9      	bne.n	403b30 <_dtoa_r+0x9b8>
  403b9c:	4641      	mov	r1, r8
  403b9e:	2205      	movs	r2, #5
  403ba0:	4620      	mov	r0, r4
  403ba2:	f000 fe1b 	bl	4047dc <__multadd>
  403ba6:	4601      	mov	r1, r0
  403ba8:	4680      	mov	r8, r0
  403baa:	4648      	mov	r0, r9
  403bac:	f000 ffe4 	bl	404b78 <__mcmp>
  403bb0:	2800      	cmp	r0, #0
  403bb2:	ddbd      	ble.n	403b30 <_dtoa_r+0x9b8>
  403bb4:	9a02      	ldr	r2, [sp, #8]
  403bb6:	9904      	ldr	r1, [sp, #16]
  403bb8:	2331      	movs	r3, #49	; 0x31
  403bba:	3201      	adds	r2, #1
  403bbc:	9202      	str	r2, [sp, #8]
  403bbe:	700b      	strb	r3, [r1, #0]
  403bc0:	1c4d      	adds	r5, r1, #1
  403bc2:	e7b9      	b.n	403b38 <_dtoa_r+0x9c0>
  403bc4:	9a02      	ldr	r2, [sp, #8]
  403bc6:	3201      	adds	r2, #1
  403bc8:	9202      	str	r2, [sp, #8]
  403bca:	9a04      	ldr	r2, [sp, #16]
  403bcc:	2331      	movs	r3, #49	; 0x31
  403bce:	7013      	strb	r3, [r2, #0]
  403bd0:	e652      	b.n	403878 <_dtoa_r+0x700>
  403bd2:	2301      	movs	r3, #1
  403bd4:	930b      	str	r3, [sp, #44]	; 0x2c
  403bd6:	e666      	b.n	4038a6 <_dtoa_r+0x72e>
  403bd8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403bdc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403bde:	e48f      	b.n	403500 <_dtoa_r+0x388>
  403be0:	00406ec8 	.word	0x00406ec8
  403be4:	00406ea0 	.word	0x00406ea0
  403be8:	3ff00000 	.word	0x3ff00000
  403bec:	401c0000 	.word	0x401c0000
  403bf0:	3fe00000 	.word	0x3fe00000
  403bf4:	40240000 	.word	0x40240000
  403bf8:	40140000 	.word	0x40140000
  403bfc:	4650      	mov	r0, sl
  403bfe:	f001 ff13 	bl	405a28 <__aeabi_i2d>
  403c02:	463a      	mov	r2, r7
  403c04:	4643      	mov	r3, r8
  403c06:	f001 ff75 	bl	405af4 <__aeabi_dmul>
  403c0a:	2200      	movs	r2, #0
  403c0c:	4bc1      	ldr	r3, [pc, #772]	; (403f14 <_dtoa_r+0xd9c>)
  403c0e:	f001 fdbf 	bl	405790 <__adddf3>
  403c12:	4605      	mov	r5, r0
  403c14:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403c18:	4641      	mov	r1, r8
  403c1a:	2200      	movs	r2, #0
  403c1c:	4bbe      	ldr	r3, [pc, #760]	; (403f18 <_dtoa_r+0xda0>)
  403c1e:	4638      	mov	r0, r7
  403c20:	f001 fdb4 	bl	40578c <__aeabi_dsub>
  403c24:	462a      	mov	r2, r5
  403c26:	4633      	mov	r3, r6
  403c28:	4682      	mov	sl, r0
  403c2a:	468b      	mov	fp, r1
  403c2c:	f002 f9f2 	bl	406014 <__aeabi_dcmpgt>
  403c30:	4680      	mov	r8, r0
  403c32:	2800      	cmp	r0, #0
  403c34:	f040 8110 	bne.w	403e58 <_dtoa_r+0xce0>
  403c38:	462a      	mov	r2, r5
  403c3a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403c3e:	4650      	mov	r0, sl
  403c40:	4659      	mov	r1, fp
  403c42:	f002 f9c9 	bl	405fd8 <__aeabi_dcmplt>
  403c46:	b118      	cbz	r0, 403c50 <_dtoa_r+0xad8>
  403c48:	4646      	mov	r6, r8
  403c4a:	e771      	b.n	403b30 <_dtoa_r+0x9b8>
  403c4c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403c50:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403c54:	f7ff bb8a 	b.w	40336c <_dtoa_r+0x1f4>
  403c58:	9804      	ldr	r0, [sp, #16]
  403c5a:	f7ff babb 	b.w	4031d4 <_dtoa_r+0x5c>
  403c5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403c62:	970c      	str	r7, [sp, #48]	; 0x30
  403c64:	1afb      	subs	r3, r7, r3
  403c66:	441a      	add	r2, r3
  403c68:	920d      	str	r2, [sp, #52]	; 0x34
  403c6a:	2700      	movs	r7, #0
  403c6c:	e469      	b.n	403542 <_dtoa_r+0x3ca>
  403c6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403c72:	f04f 0a02 	mov.w	sl, #2
  403c76:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403c7a:	e657      	b.n	40392c <_dtoa_r+0x7b4>
  403c7c:	2100      	movs	r1, #0
  403c7e:	2301      	movs	r3, #1
  403c80:	6461      	str	r1, [r4, #68]	; 0x44
  403c82:	4620      	mov	r0, r4
  403c84:	9325      	str	r3, [sp, #148]	; 0x94
  403c86:	f000 fd79 	bl	40477c <_Balloc>
  403c8a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c8c:	9004      	str	r0, [sp, #16]
  403c8e:	6420      	str	r0, [r4, #64]	; 0x40
  403c90:	930a      	str	r3, [sp, #40]	; 0x28
  403c92:	930f      	str	r3, [sp, #60]	; 0x3c
  403c94:	e629      	b.n	4038ea <_dtoa_r+0x772>
  403c96:	2a00      	cmp	r2, #0
  403c98:	46d0      	mov	r8, sl
  403c9a:	f8cd b018 	str.w	fp, [sp, #24]
  403c9e:	469a      	mov	sl, r3
  403ca0:	dd11      	ble.n	403cc6 <_dtoa_r+0xb4e>
  403ca2:	4649      	mov	r1, r9
  403ca4:	2201      	movs	r2, #1
  403ca6:	4620      	mov	r0, r4
  403ca8:	f000 ff14 	bl	404ad4 <__lshift>
  403cac:	4641      	mov	r1, r8
  403cae:	4681      	mov	r9, r0
  403cb0:	f000 ff62 	bl	404b78 <__mcmp>
  403cb4:	2800      	cmp	r0, #0
  403cb6:	f340 8146 	ble.w	403f46 <_dtoa_r+0xdce>
  403cba:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403cbe:	f000 8106 	beq.w	403ece <_dtoa_r+0xd56>
  403cc2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403cc6:	46b3      	mov	fp, r6
  403cc8:	f887 a000 	strb.w	sl, [r7]
  403ccc:	1c7d      	adds	r5, r7, #1
  403cce:	9e06      	ldr	r6, [sp, #24]
  403cd0:	e5d2      	b.n	403878 <_dtoa_r+0x700>
  403cd2:	d104      	bne.n	403cde <_dtoa_r+0xb66>
  403cd4:	f01a 0f01 	tst.w	sl, #1
  403cd8:	d001      	beq.n	403cde <_dtoa_r+0xb66>
  403cda:	e5bd      	b.n	403858 <_dtoa_r+0x6e0>
  403cdc:	4615      	mov	r5, r2
  403cde:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403ce2:	2b30      	cmp	r3, #48	; 0x30
  403ce4:	f105 32ff 	add.w	r2, r5, #4294967295
  403ce8:	d0f8      	beq.n	403cdc <_dtoa_r+0xb64>
  403cea:	e5c5      	b.n	403878 <_dtoa_r+0x700>
  403cec:	9904      	ldr	r1, [sp, #16]
  403cee:	2230      	movs	r2, #48	; 0x30
  403cf0:	700a      	strb	r2, [r1, #0]
  403cf2:	9a02      	ldr	r2, [sp, #8]
  403cf4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403cf8:	3201      	adds	r2, #1
  403cfa:	9202      	str	r2, [sp, #8]
  403cfc:	f7ff bbfc 	b.w	4034f8 <_dtoa_r+0x380>
  403d00:	f000 80bb 	beq.w	403e7a <_dtoa_r+0xd02>
  403d04:	9b02      	ldr	r3, [sp, #8]
  403d06:	425d      	negs	r5, r3
  403d08:	4b84      	ldr	r3, [pc, #528]	; (403f1c <_dtoa_r+0xda4>)
  403d0a:	f005 020f 	and.w	r2, r5, #15
  403d0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d12:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403d1a:	f001 feeb 	bl	405af4 <__aeabi_dmul>
  403d1e:	112d      	asrs	r5, r5, #4
  403d20:	4607      	mov	r7, r0
  403d22:	4688      	mov	r8, r1
  403d24:	f000 812c 	beq.w	403f80 <_dtoa_r+0xe08>
  403d28:	4e7d      	ldr	r6, [pc, #500]	; (403f20 <_dtoa_r+0xda8>)
  403d2a:	f04f 0a02 	mov.w	sl, #2
  403d2e:	07eb      	lsls	r3, r5, #31
  403d30:	d509      	bpl.n	403d46 <_dtoa_r+0xbce>
  403d32:	4638      	mov	r0, r7
  403d34:	4641      	mov	r1, r8
  403d36:	e9d6 2300 	ldrd	r2, r3, [r6]
  403d3a:	f001 fedb 	bl	405af4 <__aeabi_dmul>
  403d3e:	f10a 0a01 	add.w	sl, sl, #1
  403d42:	4607      	mov	r7, r0
  403d44:	4688      	mov	r8, r1
  403d46:	106d      	asrs	r5, r5, #1
  403d48:	f106 0608 	add.w	r6, r6, #8
  403d4c:	d1ef      	bne.n	403d2e <_dtoa_r+0xbb6>
  403d4e:	e608      	b.n	403962 <_dtoa_r+0x7ea>
  403d50:	6871      	ldr	r1, [r6, #4]
  403d52:	4620      	mov	r0, r4
  403d54:	f000 fd12 	bl	40477c <_Balloc>
  403d58:	6933      	ldr	r3, [r6, #16]
  403d5a:	3302      	adds	r3, #2
  403d5c:	009a      	lsls	r2, r3, #2
  403d5e:	4605      	mov	r5, r0
  403d60:	f106 010c 	add.w	r1, r6, #12
  403d64:	300c      	adds	r0, #12
  403d66:	f000 fc63 	bl	404630 <memcpy>
  403d6a:	4629      	mov	r1, r5
  403d6c:	2201      	movs	r2, #1
  403d6e:	4620      	mov	r0, r4
  403d70:	f000 feb0 	bl	404ad4 <__lshift>
  403d74:	9006      	str	r0, [sp, #24]
  403d76:	e4b5      	b.n	4036e4 <_dtoa_r+0x56c>
  403d78:	2b39      	cmp	r3, #57	; 0x39
  403d7a:	f8cd b018 	str.w	fp, [sp, #24]
  403d7e:	46d0      	mov	r8, sl
  403d80:	f000 80a5 	beq.w	403ece <_dtoa_r+0xd56>
  403d84:	f103 0a01 	add.w	sl, r3, #1
  403d88:	46b3      	mov	fp, r6
  403d8a:	f887 a000 	strb.w	sl, [r7]
  403d8e:	1c7d      	adds	r5, r7, #1
  403d90:	9e06      	ldr	r6, [sp, #24]
  403d92:	e571      	b.n	403878 <_dtoa_r+0x700>
  403d94:	465a      	mov	r2, fp
  403d96:	46d0      	mov	r8, sl
  403d98:	46b3      	mov	fp, r6
  403d9a:	469a      	mov	sl, r3
  403d9c:	4616      	mov	r6, r2
  403d9e:	e54f      	b.n	403840 <_dtoa_r+0x6c8>
  403da0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403da2:	495e      	ldr	r1, [pc, #376]	; (403f1c <_dtoa_r+0xda4>)
  403da4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403da8:	462a      	mov	r2, r5
  403daa:	4633      	mov	r3, r6
  403dac:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403db0:	f001 fea0 	bl	405af4 <__aeabi_dmul>
  403db4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403db8:	4638      	mov	r0, r7
  403dba:	4641      	mov	r1, r8
  403dbc:	f002 f94a 	bl	406054 <__aeabi_d2iz>
  403dc0:	4605      	mov	r5, r0
  403dc2:	f001 fe31 	bl	405a28 <__aeabi_i2d>
  403dc6:	460b      	mov	r3, r1
  403dc8:	4602      	mov	r2, r0
  403dca:	4641      	mov	r1, r8
  403dcc:	4638      	mov	r0, r7
  403dce:	f001 fcdd 	bl	40578c <__aeabi_dsub>
  403dd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403dd4:	460f      	mov	r7, r1
  403dd6:	9904      	ldr	r1, [sp, #16]
  403dd8:	3530      	adds	r5, #48	; 0x30
  403dda:	2b01      	cmp	r3, #1
  403ddc:	700d      	strb	r5, [r1, #0]
  403dde:	4606      	mov	r6, r0
  403de0:	f101 0501 	add.w	r5, r1, #1
  403de4:	d026      	beq.n	403e34 <_dtoa_r+0xcbc>
  403de6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403de8:	9a04      	ldr	r2, [sp, #16]
  403dea:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403f28 <_dtoa_r+0xdb0>
  403dee:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403df2:	4413      	add	r3, r2
  403df4:	f04f 0a00 	mov.w	sl, #0
  403df8:	4699      	mov	r9, r3
  403dfa:	4652      	mov	r2, sl
  403dfc:	465b      	mov	r3, fp
  403dfe:	4630      	mov	r0, r6
  403e00:	4639      	mov	r1, r7
  403e02:	f001 fe77 	bl	405af4 <__aeabi_dmul>
  403e06:	460f      	mov	r7, r1
  403e08:	4606      	mov	r6, r0
  403e0a:	f002 f923 	bl	406054 <__aeabi_d2iz>
  403e0e:	4680      	mov	r8, r0
  403e10:	f001 fe0a 	bl	405a28 <__aeabi_i2d>
  403e14:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403e18:	4602      	mov	r2, r0
  403e1a:	460b      	mov	r3, r1
  403e1c:	4630      	mov	r0, r6
  403e1e:	4639      	mov	r1, r7
  403e20:	f001 fcb4 	bl	40578c <__aeabi_dsub>
  403e24:	f805 8b01 	strb.w	r8, [r5], #1
  403e28:	454d      	cmp	r5, r9
  403e2a:	4606      	mov	r6, r0
  403e2c:	460f      	mov	r7, r1
  403e2e:	d1e4      	bne.n	403dfa <_dtoa_r+0xc82>
  403e30:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e34:	4b3b      	ldr	r3, [pc, #236]	; (403f24 <_dtoa_r+0xdac>)
  403e36:	2200      	movs	r2, #0
  403e38:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403e3c:	f001 fca8 	bl	405790 <__adddf3>
  403e40:	4632      	mov	r2, r6
  403e42:	463b      	mov	r3, r7
  403e44:	f002 f8c8 	bl	405fd8 <__aeabi_dcmplt>
  403e48:	2800      	cmp	r0, #0
  403e4a:	d046      	beq.n	403eda <_dtoa_r+0xd62>
  403e4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403e4e:	9302      	str	r3, [sp, #8]
  403e50:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403e54:	f7ff bb43 	b.w	4034de <_dtoa_r+0x366>
  403e58:	f04f 0800 	mov.w	r8, #0
  403e5c:	4646      	mov	r6, r8
  403e5e:	e6a9      	b.n	403bb4 <_dtoa_r+0xa3c>
  403e60:	9b08      	ldr	r3, [sp, #32]
  403e62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403e64:	1a9d      	subs	r5, r3, r2
  403e66:	2300      	movs	r3, #0
  403e68:	f7ff bb71 	b.w	40354e <_dtoa_r+0x3d6>
  403e6c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403e6e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403e70:	9d08      	ldr	r5, [sp, #32]
  403e72:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403e76:	f7ff bb6a 	b.w	40354e <_dtoa_r+0x3d6>
  403e7a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403e7e:	f04f 0a02 	mov.w	sl, #2
  403e82:	e56e      	b.n	403962 <_dtoa_r+0x7ea>
  403e84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e86:	2b00      	cmp	r3, #0
  403e88:	f43f aeb8 	beq.w	403bfc <_dtoa_r+0xa84>
  403e8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e8e:	2b00      	cmp	r3, #0
  403e90:	f77f aede 	ble.w	403c50 <_dtoa_r+0xad8>
  403e94:	2200      	movs	r2, #0
  403e96:	4b24      	ldr	r3, [pc, #144]	; (403f28 <_dtoa_r+0xdb0>)
  403e98:	4638      	mov	r0, r7
  403e9a:	4641      	mov	r1, r8
  403e9c:	f001 fe2a 	bl	405af4 <__aeabi_dmul>
  403ea0:	4607      	mov	r7, r0
  403ea2:	4688      	mov	r8, r1
  403ea4:	f10a 0001 	add.w	r0, sl, #1
  403ea8:	f001 fdbe 	bl	405a28 <__aeabi_i2d>
  403eac:	463a      	mov	r2, r7
  403eae:	4643      	mov	r3, r8
  403eb0:	f001 fe20 	bl	405af4 <__aeabi_dmul>
  403eb4:	2200      	movs	r2, #0
  403eb6:	4b17      	ldr	r3, [pc, #92]	; (403f14 <_dtoa_r+0xd9c>)
  403eb8:	f001 fc6a 	bl	405790 <__adddf3>
  403ebc:	9a02      	ldr	r2, [sp, #8]
  403ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403ec0:	9312      	str	r3, [sp, #72]	; 0x48
  403ec2:	3a01      	subs	r2, #1
  403ec4:	4605      	mov	r5, r0
  403ec6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403eca:	9215      	str	r2, [sp, #84]	; 0x54
  403ecc:	e56a      	b.n	4039a4 <_dtoa_r+0x82c>
  403ece:	2239      	movs	r2, #57	; 0x39
  403ed0:	46b3      	mov	fp, r6
  403ed2:	703a      	strb	r2, [r7, #0]
  403ed4:	9e06      	ldr	r6, [sp, #24]
  403ed6:	1c7d      	adds	r5, r7, #1
  403ed8:	e4c0      	b.n	40385c <_dtoa_r+0x6e4>
  403eda:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403ede:	2000      	movs	r0, #0
  403ee0:	4910      	ldr	r1, [pc, #64]	; (403f24 <_dtoa_r+0xdac>)
  403ee2:	f001 fc53 	bl	40578c <__aeabi_dsub>
  403ee6:	4632      	mov	r2, r6
  403ee8:	463b      	mov	r3, r7
  403eea:	f002 f893 	bl	406014 <__aeabi_dcmpgt>
  403eee:	b908      	cbnz	r0, 403ef4 <_dtoa_r+0xd7c>
  403ef0:	e6ae      	b.n	403c50 <_dtoa_r+0xad8>
  403ef2:	4615      	mov	r5, r2
  403ef4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403ef8:	2b30      	cmp	r3, #48	; 0x30
  403efa:	f105 32ff 	add.w	r2, r5, #4294967295
  403efe:	d0f8      	beq.n	403ef2 <_dtoa_r+0xd7a>
  403f00:	e5d7      	b.n	403ab2 <_dtoa_r+0x93a>
  403f02:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403f06:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403f08:	9302      	str	r3, [sp, #8]
  403f0a:	f7ff bae8 	b.w	4034de <_dtoa_r+0x366>
  403f0e:	970c      	str	r7, [sp, #48]	; 0x30
  403f10:	f7ff bba5 	b.w	40365e <_dtoa_r+0x4e6>
  403f14:	401c0000 	.word	0x401c0000
  403f18:	40140000 	.word	0x40140000
  403f1c:	00406ec8 	.word	0x00406ec8
  403f20:	00406ea0 	.word	0x00406ea0
  403f24:	3fe00000 	.word	0x3fe00000
  403f28:	40240000 	.word	0x40240000
  403f2c:	2b39      	cmp	r3, #57	; 0x39
  403f2e:	f8cd b018 	str.w	fp, [sp, #24]
  403f32:	46d0      	mov	r8, sl
  403f34:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403f38:	469a      	mov	sl, r3
  403f3a:	d0c8      	beq.n	403ece <_dtoa_r+0xd56>
  403f3c:	f1bb 0f00 	cmp.w	fp, #0
  403f40:	f73f aebf 	bgt.w	403cc2 <_dtoa_r+0xb4a>
  403f44:	e6bf      	b.n	403cc6 <_dtoa_r+0xb4e>
  403f46:	f47f aebe 	bne.w	403cc6 <_dtoa_r+0xb4e>
  403f4a:	f01a 0f01 	tst.w	sl, #1
  403f4e:	f43f aeba 	beq.w	403cc6 <_dtoa_r+0xb4e>
  403f52:	e6b2      	b.n	403cba <_dtoa_r+0xb42>
  403f54:	f04f 0800 	mov.w	r8, #0
  403f58:	4646      	mov	r6, r8
  403f5a:	e5e9      	b.n	403b30 <_dtoa_r+0x9b8>
  403f5c:	4631      	mov	r1, r6
  403f5e:	2300      	movs	r3, #0
  403f60:	220a      	movs	r2, #10
  403f62:	4620      	mov	r0, r4
  403f64:	f000 fc3a 	bl	4047dc <__multadd>
  403f68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403f6a:	2b00      	cmp	r3, #0
  403f6c:	4606      	mov	r6, r0
  403f6e:	dd0a      	ble.n	403f86 <_dtoa_r+0xe0e>
  403f70:	930a      	str	r3, [sp, #40]	; 0x28
  403f72:	f7ff bbaa 	b.w	4036ca <_dtoa_r+0x552>
  403f76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f78:	2b02      	cmp	r3, #2
  403f7a:	dc23      	bgt.n	403fc4 <_dtoa_r+0xe4c>
  403f7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403f7e:	e43b      	b.n	4037f8 <_dtoa_r+0x680>
  403f80:	f04f 0a02 	mov.w	sl, #2
  403f84:	e4ed      	b.n	403962 <_dtoa_r+0x7ea>
  403f86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f88:	2b02      	cmp	r3, #2
  403f8a:	dc1b      	bgt.n	403fc4 <_dtoa_r+0xe4c>
  403f8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403f8e:	e7ef      	b.n	403f70 <_dtoa_r+0xdf8>
  403f90:	2500      	movs	r5, #0
  403f92:	6465      	str	r5, [r4, #68]	; 0x44
  403f94:	4629      	mov	r1, r5
  403f96:	4620      	mov	r0, r4
  403f98:	f000 fbf0 	bl	40477c <_Balloc>
  403f9c:	f04f 33ff 	mov.w	r3, #4294967295
  403fa0:	930a      	str	r3, [sp, #40]	; 0x28
  403fa2:	930f      	str	r3, [sp, #60]	; 0x3c
  403fa4:	2301      	movs	r3, #1
  403fa6:	9004      	str	r0, [sp, #16]
  403fa8:	9525      	str	r5, [sp, #148]	; 0x94
  403faa:	6420      	str	r0, [r4, #64]	; 0x40
  403fac:	930b      	str	r3, [sp, #44]	; 0x2c
  403fae:	f7ff b9dd 	b.w	40336c <_dtoa_r+0x1f4>
  403fb2:	2501      	movs	r5, #1
  403fb4:	f7ff b9a5 	b.w	403302 <_dtoa_r+0x18a>
  403fb8:	f43f ab69 	beq.w	40368e <_dtoa_r+0x516>
  403fbc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403fc0:	f7ff bbf9 	b.w	4037b6 <_dtoa_r+0x63e>
  403fc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403fc6:	930a      	str	r3, [sp, #40]	; 0x28
  403fc8:	e5e5      	b.n	403b96 <_dtoa_r+0xa1e>
  403fca:	bf00      	nop

00403fcc <__libc_fini_array>:
  403fcc:	b538      	push	{r3, r4, r5, lr}
  403fce:	4c0a      	ldr	r4, [pc, #40]	; (403ff8 <__libc_fini_array+0x2c>)
  403fd0:	4d0a      	ldr	r5, [pc, #40]	; (403ffc <__libc_fini_array+0x30>)
  403fd2:	1b64      	subs	r4, r4, r5
  403fd4:	10a4      	asrs	r4, r4, #2
  403fd6:	d00a      	beq.n	403fee <__libc_fini_array+0x22>
  403fd8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403fdc:	3b01      	subs	r3, #1
  403fde:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403fe2:	3c01      	subs	r4, #1
  403fe4:	f855 3904 	ldr.w	r3, [r5], #-4
  403fe8:	4798      	blx	r3
  403fea:	2c00      	cmp	r4, #0
  403fec:	d1f9      	bne.n	403fe2 <__libc_fini_array+0x16>
  403fee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403ff2:	f003 b867 	b.w	4070c4 <_fini>
  403ff6:	bf00      	nop
  403ff8:	004070d4 	.word	0x004070d4
  403ffc:	004070d0 	.word	0x004070d0

00404000 <_localeconv_r>:
  404000:	4a04      	ldr	r2, [pc, #16]	; (404014 <_localeconv_r+0x14>)
  404002:	4b05      	ldr	r3, [pc, #20]	; (404018 <_localeconv_r+0x18>)
  404004:	6812      	ldr	r2, [r2, #0]
  404006:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404008:	2800      	cmp	r0, #0
  40400a:	bf08      	it	eq
  40400c:	4618      	moveq	r0, r3
  40400e:	30f0      	adds	r0, #240	; 0xf0
  404010:	4770      	bx	lr
  404012:	bf00      	nop
  404014:	20400020 	.word	0x20400020
  404018:	20400864 	.word	0x20400864

0040401c <__retarget_lock_acquire_recursive>:
  40401c:	4770      	bx	lr
  40401e:	bf00      	nop

00404020 <__retarget_lock_release_recursive>:
  404020:	4770      	bx	lr
  404022:	bf00      	nop

00404024 <_malloc_r>:
  404024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404028:	f101 060b 	add.w	r6, r1, #11
  40402c:	2e16      	cmp	r6, #22
  40402e:	b083      	sub	sp, #12
  404030:	4605      	mov	r5, r0
  404032:	f240 809e 	bls.w	404172 <_malloc_r+0x14e>
  404036:	f036 0607 	bics.w	r6, r6, #7
  40403a:	f100 80bd 	bmi.w	4041b8 <_malloc_r+0x194>
  40403e:	42b1      	cmp	r1, r6
  404040:	f200 80ba 	bhi.w	4041b8 <_malloc_r+0x194>
  404044:	f000 fb8e 	bl	404764 <__malloc_lock>
  404048:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40404c:	f0c0 8293 	bcc.w	404576 <_malloc_r+0x552>
  404050:	0a73      	lsrs	r3, r6, #9
  404052:	f000 80b8 	beq.w	4041c6 <_malloc_r+0x1a2>
  404056:	2b04      	cmp	r3, #4
  404058:	f200 8179 	bhi.w	40434e <_malloc_r+0x32a>
  40405c:	09b3      	lsrs	r3, r6, #6
  40405e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404062:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404066:	00c3      	lsls	r3, r0, #3
  404068:	4fbf      	ldr	r7, [pc, #764]	; (404368 <_malloc_r+0x344>)
  40406a:	443b      	add	r3, r7
  40406c:	f1a3 0108 	sub.w	r1, r3, #8
  404070:	685c      	ldr	r4, [r3, #4]
  404072:	42a1      	cmp	r1, r4
  404074:	d106      	bne.n	404084 <_malloc_r+0x60>
  404076:	e00c      	b.n	404092 <_malloc_r+0x6e>
  404078:	2a00      	cmp	r2, #0
  40407a:	f280 80aa 	bge.w	4041d2 <_malloc_r+0x1ae>
  40407e:	68e4      	ldr	r4, [r4, #12]
  404080:	42a1      	cmp	r1, r4
  404082:	d006      	beq.n	404092 <_malloc_r+0x6e>
  404084:	6863      	ldr	r3, [r4, #4]
  404086:	f023 0303 	bic.w	r3, r3, #3
  40408a:	1b9a      	subs	r2, r3, r6
  40408c:	2a0f      	cmp	r2, #15
  40408e:	ddf3      	ble.n	404078 <_malloc_r+0x54>
  404090:	4670      	mov	r0, lr
  404092:	693c      	ldr	r4, [r7, #16]
  404094:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40437c <_malloc_r+0x358>
  404098:	4574      	cmp	r4, lr
  40409a:	f000 81ab 	beq.w	4043f4 <_malloc_r+0x3d0>
  40409e:	6863      	ldr	r3, [r4, #4]
  4040a0:	f023 0303 	bic.w	r3, r3, #3
  4040a4:	1b9a      	subs	r2, r3, r6
  4040a6:	2a0f      	cmp	r2, #15
  4040a8:	f300 8190 	bgt.w	4043cc <_malloc_r+0x3a8>
  4040ac:	2a00      	cmp	r2, #0
  4040ae:	f8c7 e014 	str.w	lr, [r7, #20]
  4040b2:	f8c7 e010 	str.w	lr, [r7, #16]
  4040b6:	f280 809d 	bge.w	4041f4 <_malloc_r+0x1d0>
  4040ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4040be:	f080 8161 	bcs.w	404384 <_malloc_r+0x360>
  4040c2:	08db      	lsrs	r3, r3, #3
  4040c4:	f103 0c01 	add.w	ip, r3, #1
  4040c8:	1099      	asrs	r1, r3, #2
  4040ca:	687a      	ldr	r2, [r7, #4]
  4040cc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4040d0:	f8c4 8008 	str.w	r8, [r4, #8]
  4040d4:	2301      	movs	r3, #1
  4040d6:	408b      	lsls	r3, r1
  4040d8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4040dc:	4313      	orrs	r3, r2
  4040de:	3908      	subs	r1, #8
  4040e0:	60e1      	str	r1, [r4, #12]
  4040e2:	607b      	str	r3, [r7, #4]
  4040e4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4040e8:	f8c8 400c 	str.w	r4, [r8, #12]
  4040ec:	1082      	asrs	r2, r0, #2
  4040ee:	2401      	movs	r4, #1
  4040f0:	4094      	lsls	r4, r2
  4040f2:	429c      	cmp	r4, r3
  4040f4:	f200 808b 	bhi.w	40420e <_malloc_r+0x1ea>
  4040f8:	421c      	tst	r4, r3
  4040fa:	d106      	bne.n	40410a <_malloc_r+0xe6>
  4040fc:	f020 0003 	bic.w	r0, r0, #3
  404100:	0064      	lsls	r4, r4, #1
  404102:	421c      	tst	r4, r3
  404104:	f100 0004 	add.w	r0, r0, #4
  404108:	d0fa      	beq.n	404100 <_malloc_r+0xdc>
  40410a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40410e:	46cc      	mov	ip, r9
  404110:	4680      	mov	r8, r0
  404112:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404116:	459c      	cmp	ip, r3
  404118:	d107      	bne.n	40412a <_malloc_r+0x106>
  40411a:	e16d      	b.n	4043f8 <_malloc_r+0x3d4>
  40411c:	2a00      	cmp	r2, #0
  40411e:	f280 817b 	bge.w	404418 <_malloc_r+0x3f4>
  404122:	68db      	ldr	r3, [r3, #12]
  404124:	459c      	cmp	ip, r3
  404126:	f000 8167 	beq.w	4043f8 <_malloc_r+0x3d4>
  40412a:	6859      	ldr	r1, [r3, #4]
  40412c:	f021 0103 	bic.w	r1, r1, #3
  404130:	1b8a      	subs	r2, r1, r6
  404132:	2a0f      	cmp	r2, #15
  404134:	ddf2      	ble.n	40411c <_malloc_r+0xf8>
  404136:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40413a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40413e:	9300      	str	r3, [sp, #0]
  404140:	199c      	adds	r4, r3, r6
  404142:	4628      	mov	r0, r5
  404144:	f046 0601 	orr.w	r6, r6, #1
  404148:	f042 0501 	orr.w	r5, r2, #1
  40414c:	605e      	str	r6, [r3, #4]
  40414e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404152:	f8cc 8008 	str.w	r8, [ip, #8]
  404156:	617c      	str	r4, [r7, #20]
  404158:	613c      	str	r4, [r7, #16]
  40415a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40415e:	f8c4 e008 	str.w	lr, [r4, #8]
  404162:	6065      	str	r5, [r4, #4]
  404164:	505a      	str	r2, [r3, r1]
  404166:	f000 fb03 	bl	404770 <__malloc_unlock>
  40416a:	9b00      	ldr	r3, [sp, #0]
  40416c:	f103 0408 	add.w	r4, r3, #8
  404170:	e01e      	b.n	4041b0 <_malloc_r+0x18c>
  404172:	2910      	cmp	r1, #16
  404174:	d820      	bhi.n	4041b8 <_malloc_r+0x194>
  404176:	f000 faf5 	bl	404764 <__malloc_lock>
  40417a:	2610      	movs	r6, #16
  40417c:	2318      	movs	r3, #24
  40417e:	2002      	movs	r0, #2
  404180:	4f79      	ldr	r7, [pc, #484]	; (404368 <_malloc_r+0x344>)
  404182:	443b      	add	r3, r7
  404184:	f1a3 0208 	sub.w	r2, r3, #8
  404188:	685c      	ldr	r4, [r3, #4]
  40418a:	4294      	cmp	r4, r2
  40418c:	f000 813d 	beq.w	40440a <_malloc_r+0x3e6>
  404190:	6863      	ldr	r3, [r4, #4]
  404192:	68e1      	ldr	r1, [r4, #12]
  404194:	68a6      	ldr	r6, [r4, #8]
  404196:	f023 0303 	bic.w	r3, r3, #3
  40419a:	4423      	add	r3, r4
  40419c:	4628      	mov	r0, r5
  40419e:	685a      	ldr	r2, [r3, #4]
  4041a0:	60f1      	str	r1, [r6, #12]
  4041a2:	f042 0201 	orr.w	r2, r2, #1
  4041a6:	608e      	str	r6, [r1, #8]
  4041a8:	605a      	str	r2, [r3, #4]
  4041aa:	f000 fae1 	bl	404770 <__malloc_unlock>
  4041ae:	3408      	adds	r4, #8
  4041b0:	4620      	mov	r0, r4
  4041b2:	b003      	add	sp, #12
  4041b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041b8:	2400      	movs	r4, #0
  4041ba:	230c      	movs	r3, #12
  4041bc:	4620      	mov	r0, r4
  4041be:	602b      	str	r3, [r5, #0]
  4041c0:	b003      	add	sp, #12
  4041c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041c6:	2040      	movs	r0, #64	; 0x40
  4041c8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4041cc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4041d0:	e74a      	b.n	404068 <_malloc_r+0x44>
  4041d2:	4423      	add	r3, r4
  4041d4:	68e1      	ldr	r1, [r4, #12]
  4041d6:	685a      	ldr	r2, [r3, #4]
  4041d8:	68a6      	ldr	r6, [r4, #8]
  4041da:	f042 0201 	orr.w	r2, r2, #1
  4041de:	60f1      	str	r1, [r6, #12]
  4041e0:	4628      	mov	r0, r5
  4041e2:	608e      	str	r6, [r1, #8]
  4041e4:	605a      	str	r2, [r3, #4]
  4041e6:	f000 fac3 	bl	404770 <__malloc_unlock>
  4041ea:	3408      	adds	r4, #8
  4041ec:	4620      	mov	r0, r4
  4041ee:	b003      	add	sp, #12
  4041f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041f4:	4423      	add	r3, r4
  4041f6:	4628      	mov	r0, r5
  4041f8:	685a      	ldr	r2, [r3, #4]
  4041fa:	f042 0201 	orr.w	r2, r2, #1
  4041fe:	605a      	str	r2, [r3, #4]
  404200:	f000 fab6 	bl	404770 <__malloc_unlock>
  404204:	3408      	adds	r4, #8
  404206:	4620      	mov	r0, r4
  404208:	b003      	add	sp, #12
  40420a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40420e:	68bc      	ldr	r4, [r7, #8]
  404210:	6863      	ldr	r3, [r4, #4]
  404212:	f023 0803 	bic.w	r8, r3, #3
  404216:	45b0      	cmp	r8, r6
  404218:	d304      	bcc.n	404224 <_malloc_r+0x200>
  40421a:	eba8 0306 	sub.w	r3, r8, r6
  40421e:	2b0f      	cmp	r3, #15
  404220:	f300 8085 	bgt.w	40432e <_malloc_r+0x30a>
  404224:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404380 <_malloc_r+0x35c>
  404228:	4b50      	ldr	r3, [pc, #320]	; (40436c <_malloc_r+0x348>)
  40422a:	f8d9 2000 	ldr.w	r2, [r9]
  40422e:	681b      	ldr	r3, [r3, #0]
  404230:	3201      	adds	r2, #1
  404232:	4433      	add	r3, r6
  404234:	eb04 0a08 	add.w	sl, r4, r8
  404238:	f000 8155 	beq.w	4044e6 <_malloc_r+0x4c2>
  40423c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404240:	330f      	adds	r3, #15
  404242:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404246:	f02b 0b0f 	bic.w	fp, fp, #15
  40424a:	4659      	mov	r1, fp
  40424c:	4628      	mov	r0, r5
  40424e:	f000 fd8f 	bl	404d70 <_sbrk_r>
  404252:	1c41      	adds	r1, r0, #1
  404254:	4602      	mov	r2, r0
  404256:	f000 80fc 	beq.w	404452 <_malloc_r+0x42e>
  40425a:	4582      	cmp	sl, r0
  40425c:	f200 80f7 	bhi.w	40444e <_malloc_r+0x42a>
  404260:	4b43      	ldr	r3, [pc, #268]	; (404370 <_malloc_r+0x34c>)
  404262:	6819      	ldr	r1, [r3, #0]
  404264:	4459      	add	r1, fp
  404266:	6019      	str	r1, [r3, #0]
  404268:	f000 814d 	beq.w	404506 <_malloc_r+0x4e2>
  40426c:	f8d9 0000 	ldr.w	r0, [r9]
  404270:	3001      	adds	r0, #1
  404272:	bf1b      	ittet	ne
  404274:	eba2 0a0a 	subne.w	sl, r2, sl
  404278:	4451      	addne	r1, sl
  40427a:	f8c9 2000 	streq.w	r2, [r9]
  40427e:	6019      	strne	r1, [r3, #0]
  404280:	f012 0107 	ands.w	r1, r2, #7
  404284:	f000 8115 	beq.w	4044b2 <_malloc_r+0x48e>
  404288:	f1c1 0008 	rsb	r0, r1, #8
  40428c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404290:	4402      	add	r2, r0
  404292:	3108      	adds	r1, #8
  404294:	eb02 090b 	add.w	r9, r2, fp
  404298:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40429c:	eba1 0909 	sub.w	r9, r1, r9
  4042a0:	4649      	mov	r1, r9
  4042a2:	4628      	mov	r0, r5
  4042a4:	9301      	str	r3, [sp, #4]
  4042a6:	9200      	str	r2, [sp, #0]
  4042a8:	f000 fd62 	bl	404d70 <_sbrk_r>
  4042ac:	1c43      	adds	r3, r0, #1
  4042ae:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4042b2:	f000 8143 	beq.w	40453c <_malloc_r+0x518>
  4042b6:	1a80      	subs	r0, r0, r2
  4042b8:	4448      	add	r0, r9
  4042ba:	f040 0001 	orr.w	r0, r0, #1
  4042be:	6819      	ldr	r1, [r3, #0]
  4042c0:	60ba      	str	r2, [r7, #8]
  4042c2:	4449      	add	r1, r9
  4042c4:	42bc      	cmp	r4, r7
  4042c6:	6050      	str	r0, [r2, #4]
  4042c8:	6019      	str	r1, [r3, #0]
  4042ca:	d017      	beq.n	4042fc <_malloc_r+0x2d8>
  4042cc:	f1b8 0f0f 	cmp.w	r8, #15
  4042d0:	f240 80fb 	bls.w	4044ca <_malloc_r+0x4a6>
  4042d4:	6860      	ldr	r0, [r4, #4]
  4042d6:	f1a8 020c 	sub.w	r2, r8, #12
  4042da:	f022 0207 	bic.w	r2, r2, #7
  4042de:	eb04 0e02 	add.w	lr, r4, r2
  4042e2:	f000 0001 	and.w	r0, r0, #1
  4042e6:	f04f 0c05 	mov.w	ip, #5
  4042ea:	4310      	orrs	r0, r2
  4042ec:	2a0f      	cmp	r2, #15
  4042ee:	6060      	str	r0, [r4, #4]
  4042f0:	f8ce c004 	str.w	ip, [lr, #4]
  4042f4:	f8ce c008 	str.w	ip, [lr, #8]
  4042f8:	f200 8117 	bhi.w	40452a <_malloc_r+0x506>
  4042fc:	4b1d      	ldr	r3, [pc, #116]	; (404374 <_malloc_r+0x350>)
  4042fe:	68bc      	ldr	r4, [r7, #8]
  404300:	681a      	ldr	r2, [r3, #0]
  404302:	4291      	cmp	r1, r2
  404304:	bf88      	it	hi
  404306:	6019      	strhi	r1, [r3, #0]
  404308:	4b1b      	ldr	r3, [pc, #108]	; (404378 <_malloc_r+0x354>)
  40430a:	681a      	ldr	r2, [r3, #0]
  40430c:	4291      	cmp	r1, r2
  40430e:	6862      	ldr	r2, [r4, #4]
  404310:	bf88      	it	hi
  404312:	6019      	strhi	r1, [r3, #0]
  404314:	f022 0203 	bic.w	r2, r2, #3
  404318:	4296      	cmp	r6, r2
  40431a:	eba2 0306 	sub.w	r3, r2, r6
  40431e:	d801      	bhi.n	404324 <_malloc_r+0x300>
  404320:	2b0f      	cmp	r3, #15
  404322:	dc04      	bgt.n	40432e <_malloc_r+0x30a>
  404324:	4628      	mov	r0, r5
  404326:	f000 fa23 	bl	404770 <__malloc_unlock>
  40432a:	2400      	movs	r4, #0
  40432c:	e740      	b.n	4041b0 <_malloc_r+0x18c>
  40432e:	19a2      	adds	r2, r4, r6
  404330:	f043 0301 	orr.w	r3, r3, #1
  404334:	f046 0601 	orr.w	r6, r6, #1
  404338:	6066      	str	r6, [r4, #4]
  40433a:	4628      	mov	r0, r5
  40433c:	60ba      	str	r2, [r7, #8]
  40433e:	6053      	str	r3, [r2, #4]
  404340:	f000 fa16 	bl	404770 <__malloc_unlock>
  404344:	3408      	adds	r4, #8
  404346:	4620      	mov	r0, r4
  404348:	b003      	add	sp, #12
  40434a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40434e:	2b14      	cmp	r3, #20
  404350:	d971      	bls.n	404436 <_malloc_r+0x412>
  404352:	2b54      	cmp	r3, #84	; 0x54
  404354:	f200 80a3 	bhi.w	40449e <_malloc_r+0x47a>
  404358:	0b33      	lsrs	r3, r6, #12
  40435a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40435e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404362:	00c3      	lsls	r3, r0, #3
  404364:	e680      	b.n	404068 <_malloc_r+0x44>
  404366:	bf00      	nop
  404368:	20400454 	.word	0x20400454
  40436c:	20400ca8 	.word	0x20400ca8
  404370:	20400c78 	.word	0x20400c78
  404374:	20400ca0 	.word	0x20400ca0
  404378:	20400ca4 	.word	0x20400ca4
  40437c:	2040045c 	.word	0x2040045c
  404380:	2040085c 	.word	0x2040085c
  404384:	0a5a      	lsrs	r2, r3, #9
  404386:	2a04      	cmp	r2, #4
  404388:	d95b      	bls.n	404442 <_malloc_r+0x41e>
  40438a:	2a14      	cmp	r2, #20
  40438c:	f200 80ae 	bhi.w	4044ec <_malloc_r+0x4c8>
  404390:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404394:	00c9      	lsls	r1, r1, #3
  404396:	325b      	adds	r2, #91	; 0x5b
  404398:	eb07 0c01 	add.w	ip, r7, r1
  40439c:	5879      	ldr	r1, [r7, r1]
  40439e:	f1ac 0c08 	sub.w	ip, ip, #8
  4043a2:	458c      	cmp	ip, r1
  4043a4:	f000 8088 	beq.w	4044b8 <_malloc_r+0x494>
  4043a8:	684a      	ldr	r2, [r1, #4]
  4043aa:	f022 0203 	bic.w	r2, r2, #3
  4043ae:	4293      	cmp	r3, r2
  4043b0:	d273      	bcs.n	40449a <_malloc_r+0x476>
  4043b2:	6889      	ldr	r1, [r1, #8]
  4043b4:	458c      	cmp	ip, r1
  4043b6:	d1f7      	bne.n	4043a8 <_malloc_r+0x384>
  4043b8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4043bc:	687b      	ldr	r3, [r7, #4]
  4043be:	60e2      	str	r2, [r4, #12]
  4043c0:	f8c4 c008 	str.w	ip, [r4, #8]
  4043c4:	6094      	str	r4, [r2, #8]
  4043c6:	f8cc 400c 	str.w	r4, [ip, #12]
  4043ca:	e68f      	b.n	4040ec <_malloc_r+0xc8>
  4043cc:	19a1      	adds	r1, r4, r6
  4043ce:	f046 0c01 	orr.w	ip, r6, #1
  4043d2:	f042 0601 	orr.w	r6, r2, #1
  4043d6:	f8c4 c004 	str.w	ip, [r4, #4]
  4043da:	4628      	mov	r0, r5
  4043dc:	6179      	str	r1, [r7, #20]
  4043de:	6139      	str	r1, [r7, #16]
  4043e0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4043e4:	f8c1 e008 	str.w	lr, [r1, #8]
  4043e8:	604e      	str	r6, [r1, #4]
  4043ea:	50e2      	str	r2, [r4, r3]
  4043ec:	f000 f9c0 	bl	404770 <__malloc_unlock>
  4043f0:	3408      	adds	r4, #8
  4043f2:	e6dd      	b.n	4041b0 <_malloc_r+0x18c>
  4043f4:	687b      	ldr	r3, [r7, #4]
  4043f6:	e679      	b.n	4040ec <_malloc_r+0xc8>
  4043f8:	f108 0801 	add.w	r8, r8, #1
  4043fc:	f018 0f03 	tst.w	r8, #3
  404400:	f10c 0c08 	add.w	ip, ip, #8
  404404:	f47f ae85 	bne.w	404112 <_malloc_r+0xee>
  404408:	e02d      	b.n	404466 <_malloc_r+0x442>
  40440a:	68dc      	ldr	r4, [r3, #12]
  40440c:	42a3      	cmp	r3, r4
  40440e:	bf08      	it	eq
  404410:	3002      	addeq	r0, #2
  404412:	f43f ae3e 	beq.w	404092 <_malloc_r+0x6e>
  404416:	e6bb      	b.n	404190 <_malloc_r+0x16c>
  404418:	4419      	add	r1, r3
  40441a:	461c      	mov	r4, r3
  40441c:	684a      	ldr	r2, [r1, #4]
  40441e:	68db      	ldr	r3, [r3, #12]
  404420:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404424:	f042 0201 	orr.w	r2, r2, #1
  404428:	604a      	str	r2, [r1, #4]
  40442a:	4628      	mov	r0, r5
  40442c:	60f3      	str	r3, [r6, #12]
  40442e:	609e      	str	r6, [r3, #8]
  404430:	f000 f99e 	bl	404770 <__malloc_unlock>
  404434:	e6bc      	b.n	4041b0 <_malloc_r+0x18c>
  404436:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40443a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40443e:	00c3      	lsls	r3, r0, #3
  404440:	e612      	b.n	404068 <_malloc_r+0x44>
  404442:	099a      	lsrs	r2, r3, #6
  404444:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404448:	00c9      	lsls	r1, r1, #3
  40444a:	3238      	adds	r2, #56	; 0x38
  40444c:	e7a4      	b.n	404398 <_malloc_r+0x374>
  40444e:	42bc      	cmp	r4, r7
  404450:	d054      	beq.n	4044fc <_malloc_r+0x4d8>
  404452:	68bc      	ldr	r4, [r7, #8]
  404454:	6862      	ldr	r2, [r4, #4]
  404456:	f022 0203 	bic.w	r2, r2, #3
  40445a:	e75d      	b.n	404318 <_malloc_r+0x2f4>
  40445c:	f859 3908 	ldr.w	r3, [r9], #-8
  404460:	4599      	cmp	r9, r3
  404462:	f040 8086 	bne.w	404572 <_malloc_r+0x54e>
  404466:	f010 0f03 	tst.w	r0, #3
  40446a:	f100 30ff 	add.w	r0, r0, #4294967295
  40446e:	d1f5      	bne.n	40445c <_malloc_r+0x438>
  404470:	687b      	ldr	r3, [r7, #4]
  404472:	ea23 0304 	bic.w	r3, r3, r4
  404476:	607b      	str	r3, [r7, #4]
  404478:	0064      	lsls	r4, r4, #1
  40447a:	429c      	cmp	r4, r3
  40447c:	f63f aec7 	bhi.w	40420e <_malloc_r+0x1ea>
  404480:	2c00      	cmp	r4, #0
  404482:	f43f aec4 	beq.w	40420e <_malloc_r+0x1ea>
  404486:	421c      	tst	r4, r3
  404488:	4640      	mov	r0, r8
  40448a:	f47f ae3e 	bne.w	40410a <_malloc_r+0xe6>
  40448e:	0064      	lsls	r4, r4, #1
  404490:	421c      	tst	r4, r3
  404492:	f100 0004 	add.w	r0, r0, #4
  404496:	d0fa      	beq.n	40448e <_malloc_r+0x46a>
  404498:	e637      	b.n	40410a <_malloc_r+0xe6>
  40449a:	468c      	mov	ip, r1
  40449c:	e78c      	b.n	4043b8 <_malloc_r+0x394>
  40449e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4044a2:	d815      	bhi.n	4044d0 <_malloc_r+0x4ac>
  4044a4:	0bf3      	lsrs	r3, r6, #15
  4044a6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4044aa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4044ae:	00c3      	lsls	r3, r0, #3
  4044b0:	e5da      	b.n	404068 <_malloc_r+0x44>
  4044b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4044b6:	e6ed      	b.n	404294 <_malloc_r+0x270>
  4044b8:	687b      	ldr	r3, [r7, #4]
  4044ba:	1092      	asrs	r2, r2, #2
  4044bc:	2101      	movs	r1, #1
  4044be:	fa01 f202 	lsl.w	r2, r1, r2
  4044c2:	4313      	orrs	r3, r2
  4044c4:	607b      	str	r3, [r7, #4]
  4044c6:	4662      	mov	r2, ip
  4044c8:	e779      	b.n	4043be <_malloc_r+0x39a>
  4044ca:	2301      	movs	r3, #1
  4044cc:	6053      	str	r3, [r2, #4]
  4044ce:	e729      	b.n	404324 <_malloc_r+0x300>
  4044d0:	f240 5254 	movw	r2, #1364	; 0x554
  4044d4:	4293      	cmp	r3, r2
  4044d6:	d822      	bhi.n	40451e <_malloc_r+0x4fa>
  4044d8:	0cb3      	lsrs	r3, r6, #18
  4044da:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4044de:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4044e2:	00c3      	lsls	r3, r0, #3
  4044e4:	e5c0      	b.n	404068 <_malloc_r+0x44>
  4044e6:	f103 0b10 	add.w	fp, r3, #16
  4044ea:	e6ae      	b.n	40424a <_malloc_r+0x226>
  4044ec:	2a54      	cmp	r2, #84	; 0x54
  4044ee:	d829      	bhi.n	404544 <_malloc_r+0x520>
  4044f0:	0b1a      	lsrs	r2, r3, #12
  4044f2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4044f6:	00c9      	lsls	r1, r1, #3
  4044f8:	326e      	adds	r2, #110	; 0x6e
  4044fa:	e74d      	b.n	404398 <_malloc_r+0x374>
  4044fc:	4b20      	ldr	r3, [pc, #128]	; (404580 <_malloc_r+0x55c>)
  4044fe:	6819      	ldr	r1, [r3, #0]
  404500:	4459      	add	r1, fp
  404502:	6019      	str	r1, [r3, #0]
  404504:	e6b2      	b.n	40426c <_malloc_r+0x248>
  404506:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40450a:	2800      	cmp	r0, #0
  40450c:	f47f aeae 	bne.w	40426c <_malloc_r+0x248>
  404510:	eb08 030b 	add.w	r3, r8, fp
  404514:	68ba      	ldr	r2, [r7, #8]
  404516:	f043 0301 	orr.w	r3, r3, #1
  40451a:	6053      	str	r3, [r2, #4]
  40451c:	e6ee      	b.n	4042fc <_malloc_r+0x2d8>
  40451e:	207f      	movs	r0, #127	; 0x7f
  404520:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404524:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404528:	e59e      	b.n	404068 <_malloc_r+0x44>
  40452a:	f104 0108 	add.w	r1, r4, #8
  40452e:	4628      	mov	r0, r5
  404530:	9300      	str	r3, [sp, #0]
  404532:	f000 fe13 	bl	40515c <_free_r>
  404536:	9b00      	ldr	r3, [sp, #0]
  404538:	6819      	ldr	r1, [r3, #0]
  40453a:	e6df      	b.n	4042fc <_malloc_r+0x2d8>
  40453c:	2001      	movs	r0, #1
  40453e:	f04f 0900 	mov.w	r9, #0
  404542:	e6bc      	b.n	4042be <_malloc_r+0x29a>
  404544:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404548:	d805      	bhi.n	404556 <_malloc_r+0x532>
  40454a:	0bda      	lsrs	r2, r3, #15
  40454c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404550:	00c9      	lsls	r1, r1, #3
  404552:	3277      	adds	r2, #119	; 0x77
  404554:	e720      	b.n	404398 <_malloc_r+0x374>
  404556:	f240 5154 	movw	r1, #1364	; 0x554
  40455a:	428a      	cmp	r2, r1
  40455c:	d805      	bhi.n	40456a <_malloc_r+0x546>
  40455e:	0c9a      	lsrs	r2, r3, #18
  404560:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404564:	00c9      	lsls	r1, r1, #3
  404566:	327c      	adds	r2, #124	; 0x7c
  404568:	e716      	b.n	404398 <_malloc_r+0x374>
  40456a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40456e:	227e      	movs	r2, #126	; 0x7e
  404570:	e712      	b.n	404398 <_malloc_r+0x374>
  404572:	687b      	ldr	r3, [r7, #4]
  404574:	e780      	b.n	404478 <_malloc_r+0x454>
  404576:	08f0      	lsrs	r0, r6, #3
  404578:	f106 0308 	add.w	r3, r6, #8
  40457c:	e600      	b.n	404180 <_malloc_r+0x15c>
  40457e:	bf00      	nop
  404580:	20400c78 	.word	0x20400c78
	...

00404590 <memchr>:
  404590:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404594:	2a10      	cmp	r2, #16
  404596:	db2b      	blt.n	4045f0 <memchr+0x60>
  404598:	f010 0f07 	tst.w	r0, #7
  40459c:	d008      	beq.n	4045b0 <memchr+0x20>
  40459e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4045a2:	3a01      	subs	r2, #1
  4045a4:	428b      	cmp	r3, r1
  4045a6:	d02d      	beq.n	404604 <memchr+0x74>
  4045a8:	f010 0f07 	tst.w	r0, #7
  4045ac:	b342      	cbz	r2, 404600 <memchr+0x70>
  4045ae:	d1f6      	bne.n	40459e <memchr+0xe>
  4045b0:	b4f0      	push	{r4, r5, r6, r7}
  4045b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4045b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4045ba:	f022 0407 	bic.w	r4, r2, #7
  4045be:	f07f 0700 	mvns.w	r7, #0
  4045c2:	2300      	movs	r3, #0
  4045c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4045c8:	3c08      	subs	r4, #8
  4045ca:	ea85 0501 	eor.w	r5, r5, r1
  4045ce:	ea86 0601 	eor.w	r6, r6, r1
  4045d2:	fa85 f547 	uadd8	r5, r5, r7
  4045d6:	faa3 f587 	sel	r5, r3, r7
  4045da:	fa86 f647 	uadd8	r6, r6, r7
  4045de:	faa5 f687 	sel	r6, r5, r7
  4045e2:	b98e      	cbnz	r6, 404608 <memchr+0x78>
  4045e4:	d1ee      	bne.n	4045c4 <memchr+0x34>
  4045e6:	bcf0      	pop	{r4, r5, r6, r7}
  4045e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4045ec:	f002 0207 	and.w	r2, r2, #7
  4045f0:	b132      	cbz	r2, 404600 <memchr+0x70>
  4045f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4045f6:	3a01      	subs	r2, #1
  4045f8:	ea83 0301 	eor.w	r3, r3, r1
  4045fc:	b113      	cbz	r3, 404604 <memchr+0x74>
  4045fe:	d1f8      	bne.n	4045f2 <memchr+0x62>
  404600:	2000      	movs	r0, #0
  404602:	4770      	bx	lr
  404604:	3801      	subs	r0, #1
  404606:	4770      	bx	lr
  404608:	2d00      	cmp	r5, #0
  40460a:	bf06      	itte	eq
  40460c:	4635      	moveq	r5, r6
  40460e:	3803      	subeq	r0, #3
  404610:	3807      	subne	r0, #7
  404612:	f015 0f01 	tst.w	r5, #1
  404616:	d107      	bne.n	404628 <memchr+0x98>
  404618:	3001      	adds	r0, #1
  40461a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40461e:	bf02      	ittt	eq
  404620:	3001      	addeq	r0, #1
  404622:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404626:	3001      	addeq	r0, #1
  404628:	bcf0      	pop	{r4, r5, r6, r7}
  40462a:	3801      	subs	r0, #1
  40462c:	4770      	bx	lr
  40462e:	bf00      	nop

00404630 <memcpy>:
  404630:	4684      	mov	ip, r0
  404632:	ea41 0300 	orr.w	r3, r1, r0
  404636:	f013 0303 	ands.w	r3, r3, #3
  40463a:	d16d      	bne.n	404718 <memcpy+0xe8>
  40463c:	3a40      	subs	r2, #64	; 0x40
  40463e:	d341      	bcc.n	4046c4 <memcpy+0x94>
  404640:	f851 3b04 	ldr.w	r3, [r1], #4
  404644:	f840 3b04 	str.w	r3, [r0], #4
  404648:	f851 3b04 	ldr.w	r3, [r1], #4
  40464c:	f840 3b04 	str.w	r3, [r0], #4
  404650:	f851 3b04 	ldr.w	r3, [r1], #4
  404654:	f840 3b04 	str.w	r3, [r0], #4
  404658:	f851 3b04 	ldr.w	r3, [r1], #4
  40465c:	f840 3b04 	str.w	r3, [r0], #4
  404660:	f851 3b04 	ldr.w	r3, [r1], #4
  404664:	f840 3b04 	str.w	r3, [r0], #4
  404668:	f851 3b04 	ldr.w	r3, [r1], #4
  40466c:	f840 3b04 	str.w	r3, [r0], #4
  404670:	f851 3b04 	ldr.w	r3, [r1], #4
  404674:	f840 3b04 	str.w	r3, [r0], #4
  404678:	f851 3b04 	ldr.w	r3, [r1], #4
  40467c:	f840 3b04 	str.w	r3, [r0], #4
  404680:	f851 3b04 	ldr.w	r3, [r1], #4
  404684:	f840 3b04 	str.w	r3, [r0], #4
  404688:	f851 3b04 	ldr.w	r3, [r1], #4
  40468c:	f840 3b04 	str.w	r3, [r0], #4
  404690:	f851 3b04 	ldr.w	r3, [r1], #4
  404694:	f840 3b04 	str.w	r3, [r0], #4
  404698:	f851 3b04 	ldr.w	r3, [r1], #4
  40469c:	f840 3b04 	str.w	r3, [r0], #4
  4046a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046a4:	f840 3b04 	str.w	r3, [r0], #4
  4046a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046ac:	f840 3b04 	str.w	r3, [r0], #4
  4046b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046b4:	f840 3b04 	str.w	r3, [r0], #4
  4046b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046bc:	f840 3b04 	str.w	r3, [r0], #4
  4046c0:	3a40      	subs	r2, #64	; 0x40
  4046c2:	d2bd      	bcs.n	404640 <memcpy+0x10>
  4046c4:	3230      	adds	r2, #48	; 0x30
  4046c6:	d311      	bcc.n	4046ec <memcpy+0xbc>
  4046c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046cc:	f840 3b04 	str.w	r3, [r0], #4
  4046d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046d4:	f840 3b04 	str.w	r3, [r0], #4
  4046d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046dc:	f840 3b04 	str.w	r3, [r0], #4
  4046e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046e4:	f840 3b04 	str.w	r3, [r0], #4
  4046e8:	3a10      	subs	r2, #16
  4046ea:	d2ed      	bcs.n	4046c8 <memcpy+0x98>
  4046ec:	320c      	adds	r2, #12
  4046ee:	d305      	bcc.n	4046fc <memcpy+0xcc>
  4046f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046f4:	f840 3b04 	str.w	r3, [r0], #4
  4046f8:	3a04      	subs	r2, #4
  4046fa:	d2f9      	bcs.n	4046f0 <memcpy+0xc0>
  4046fc:	3204      	adds	r2, #4
  4046fe:	d008      	beq.n	404712 <memcpy+0xe2>
  404700:	07d2      	lsls	r2, r2, #31
  404702:	bf1c      	itt	ne
  404704:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404708:	f800 3b01 	strbne.w	r3, [r0], #1
  40470c:	d301      	bcc.n	404712 <memcpy+0xe2>
  40470e:	880b      	ldrh	r3, [r1, #0]
  404710:	8003      	strh	r3, [r0, #0]
  404712:	4660      	mov	r0, ip
  404714:	4770      	bx	lr
  404716:	bf00      	nop
  404718:	2a08      	cmp	r2, #8
  40471a:	d313      	bcc.n	404744 <memcpy+0x114>
  40471c:	078b      	lsls	r3, r1, #30
  40471e:	d08d      	beq.n	40463c <memcpy+0xc>
  404720:	f010 0303 	ands.w	r3, r0, #3
  404724:	d08a      	beq.n	40463c <memcpy+0xc>
  404726:	f1c3 0304 	rsb	r3, r3, #4
  40472a:	1ad2      	subs	r2, r2, r3
  40472c:	07db      	lsls	r3, r3, #31
  40472e:	bf1c      	itt	ne
  404730:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404734:	f800 3b01 	strbne.w	r3, [r0], #1
  404738:	d380      	bcc.n	40463c <memcpy+0xc>
  40473a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40473e:	f820 3b02 	strh.w	r3, [r0], #2
  404742:	e77b      	b.n	40463c <memcpy+0xc>
  404744:	3a04      	subs	r2, #4
  404746:	d3d9      	bcc.n	4046fc <memcpy+0xcc>
  404748:	3a01      	subs	r2, #1
  40474a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40474e:	f800 3b01 	strb.w	r3, [r0], #1
  404752:	d2f9      	bcs.n	404748 <memcpy+0x118>
  404754:	780b      	ldrb	r3, [r1, #0]
  404756:	7003      	strb	r3, [r0, #0]
  404758:	784b      	ldrb	r3, [r1, #1]
  40475a:	7043      	strb	r3, [r0, #1]
  40475c:	788b      	ldrb	r3, [r1, #2]
  40475e:	7083      	strb	r3, [r0, #2]
  404760:	4660      	mov	r0, ip
  404762:	4770      	bx	lr

00404764 <__malloc_lock>:
  404764:	4801      	ldr	r0, [pc, #4]	; (40476c <__malloc_lock+0x8>)
  404766:	f7ff bc59 	b.w	40401c <__retarget_lock_acquire_recursive>
  40476a:	bf00      	nop
  40476c:	20400cbc 	.word	0x20400cbc

00404770 <__malloc_unlock>:
  404770:	4801      	ldr	r0, [pc, #4]	; (404778 <__malloc_unlock+0x8>)
  404772:	f7ff bc55 	b.w	404020 <__retarget_lock_release_recursive>
  404776:	bf00      	nop
  404778:	20400cbc 	.word	0x20400cbc

0040477c <_Balloc>:
  40477c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40477e:	b570      	push	{r4, r5, r6, lr}
  404780:	4605      	mov	r5, r0
  404782:	460c      	mov	r4, r1
  404784:	b14b      	cbz	r3, 40479a <_Balloc+0x1e>
  404786:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40478a:	b180      	cbz	r0, 4047ae <_Balloc+0x32>
  40478c:	6802      	ldr	r2, [r0, #0]
  40478e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404792:	2300      	movs	r3, #0
  404794:	6103      	str	r3, [r0, #16]
  404796:	60c3      	str	r3, [r0, #12]
  404798:	bd70      	pop	{r4, r5, r6, pc}
  40479a:	2221      	movs	r2, #33	; 0x21
  40479c:	2104      	movs	r1, #4
  40479e:	f000 fc5d 	bl	40505c <_calloc_r>
  4047a2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4047a4:	4603      	mov	r3, r0
  4047a6:	2800      	cmp	r0, #0
  4047a8:	d1ed      	bne.n	404786 <_Balloc+0xa>
  4047aa:	2000      	movs	r0, #0
  4047ac:	bd70      	pop	{r4, r5, r6, pc}
  4047ae:	2101      	movs	r1, #1
  4047b0:	fa01 f604 	lsl.w	r6, r1, r4
  4047b4:	1d72      	adds	r2, r6, #5
  4047b6:	4628      	mov	r0, r5
  4047b8:	0092      	lsls	r2, r2, #2
  4047ba:	f000 fc4f 	bl	40505c <_calloc_r>
  4047be:	2800      	cmp	r0, #0
  4047c0:	d0f3      	beq.n	4047aa <_Balloc+0x2e>
  4047c2:	6044      	str	r4, [r0, #4]
  4047c4:	6086      	str	r6, [r0, #8]
  4047c6:	e7e4      	b.n	404792 <_Balloc+0x16>

004047c8 <_Bfree>:
  4047c8:	b131      	cbz	r1, 4047d8 <_Bfree+0x10>
  4047ca:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4047cc:	684a      	ldr	r2, [r1, #4]
  4047ce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4047d2:	6008      	str	r0, [r1, #0]
  4047d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4047d8:	4770      	bx	lr
  4047da:	bf00      	nop

004047dc <__multadd>:
  4047dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4047de:	690c      	ldr	r4, [r1, #16]
  4047e0:	b083      	sub	sp, #12
  4047e2:	460d      	mov	r5, r1
  4047e4:	4606      	mov	r6, r0
  4047e6:	f101 0e14 	add.w	lr, r1, #20
  4047ea:	2700      	movs	r7, #0
  4047ec:	f8de 0000 	ldr.w	r0, [lr]
  4047f0:	b281      	uxth	r1, r0
  4047f2:	fb02 3301 	mla	r3, r2, r1, r3
  4047f6:	0c01      	lsrs	r1, r0, #16
  4047f8:	0c18      	lsrs	r0, r3, #16
  4047fa:	fb02 0101 	mla	r1, r2, r1, r0
  4047fe:	b29b      	uxth	r3, r3
  404800:	3701      	adds	r7, #1
  404802:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404806:	42bc      	cmp	r4, r7
  404808:	f84e 3b04 	str.w	r3, [lr], #4
  40480c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404810:	dcec      	bgt.n	4047ec <__multadd+0x10>
  404812:	b13b      	cbz	r3, 404824 <__multadd+0x48>
  404814:	68aa      	ldr	r2, [r5, #8]
  404816:	4294      	cmp	r4, r2
  404818:	da07      	bge.n	40482a <__multadd+0x4e>
  40481a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40481e:	3401      	adds	r4, #1
  404820:	6153      	str	r3, [r2, #20]
  404822:	612c      	str	r4, [r5, #16]
  404824:	4628      	mov	r0, r5
  404826:	b003      	add	sp, #12
  404828:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40482a:	6869      	ldr	r1, [r5, #4]
  40482c:	9301      	str	r3, [sp, #4]
  40482e:	3101      	adds	r1, #1
  404830:	4630      	mov	r0, r6
  404832:	f7ff ffa3 	bl	40477c <_Balloc>
  404836:	692a      	ldr	r2, [r5, #16]
  404838:	3202      	adds	r2, #2
  40483a:	f105 010c 	add.w	r1, r5, #12
  40483e:	4607      	mov	r7, r0
  404840:	0092      	lsls	r2, r2, #2
  404842:	300c      	adds	r0, #12
  404844:	f7ff fef4 	bl	404630 <memcpy>
  404848:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40484a:	6869      	ldr	r1, [r5, #4]
  40484c:	9b01      	ldr	r3, [sp, #4]
  40484e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404852:	6028      	str	r0, [r5, #0]
  404854:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404858:	463d      	mov	r5, r7
  40485a:	e7de      	b.n	40481a <__multadd+0x3e>

0040485c <__hi0bits>:
  40485c:	0c02      	lsrs	r2, r0, #16
  40485e:	0412      	lsls	r2, r2, #16
  404860:	4603      	mov	r3, r0
  404862:	b9b2      	cbnz	r2, 404892 <__hi0bits+0x36>
  404864:	0403      	lsls	r3, r0, #16
  404866:	2010      	movs	r0, #16
  404868:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40486c:	bf04      	itt	eq
  40486e:	021b      	lsleq	r3, r3, #8
  404870:	3008      	addeq	r0, #8
  404872:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404876:	bf04      	itt	eq
  404878:	011b      	lsleq	r3, r3, #4
  40487a:	3004      	addeq	r0, #4
  40487c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404880:	bf04      	itt	eq
  404882:	009b      	lsleq	r3, r3, #2
  404884:	3002      	addeq	r0, #2
  404886:	2b00      	cmp	r3, #0
  404888:	db02      	blt.n	404890 <__hi0bits+0x34>
  40488a:	005b      	lsls	r3, r3, #1
  40488c:	d403      	bmi.n	404896 <__hi0bits+0x3a>
  40488e:	2020      	movs	r0, #32
  404890:	4770      	bx	lr
  404892:	2000      	movs	r0, #0
  404894:	e7e8      	b.n	404868 <__hi0bits+0xc>
  404896:	3001      	adds	r0, #1
  404898:	4770      	bx	lr
  40489a:	bf00      	nop

0040489c <__lo0bits>:
  40489c:	6803      	ldr	r3, [r0, #0]
  40489e:	f013 0207 	ands.w	r2, r3, #7
  4048a2:	4601      	mov	r1, r0
  4048a4:	d007      	beq.n	4048b6 <__lo0bits+0x1a>
  4048a6:	07da      	lsls	r2, r3, #31
  4048a8:	d421      	bmi.n	4048ee <__lo0bits+0x52>
  4048aa:	0798      	lsls	r0, r3, #30
  4048ac:	d421      	bmi.n	4048f2 <__lo0bits+0x56>
  4048ae:	089b      	lsrs	r3, r3, #2
  4048b0:	600b      	str	r3, [r1, #0]
  4048b2:	2002      	movs	r0, #2
  4048b4:	4770      	bx	lr
  4048b6:	b298      	uxth	r0, r3
  4048b8:	b198      	cbz	r0, 4048e2 <__lo0bits+0x46>
  4048ba:	4610      	mov	r0, r2
  4048bc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4048c0:	bf04      	itt	eq
  4048c2:	0a1b      	lsreq	r3, r3, #8
  4048c4:	3008      	addeq	r0, #8
  4048c6:	071a      	lsls	r2, r3, #28
  4048c8:	bf04      	itt	eq
  4048ca:	091b      	lsreq	r3, r3, #4
  4048cc:	3004      	addeq	r0, #4
  4048ce:	079a      	lsls	r2, r3, #30
  4048d0:	bf04      	itt	eq
  4048d2:	089b      	lsreq	r3, r3, #2
  4048d4:	3002      	addeq	r0, #2
  4048d6:	07da      	lsls	r2, r3, #31
  4048d8:	d407      	bmi.n	4048ea <__lo0bits+0x4e>
  4048da:	085b      	lsrs	r3, r3, #1
  4048dc:	d104      	bne.n	4048e8 <__lo0bits+0x4c>
  4048de:	2020      	movs	r0, #32
  4048e0:	4770      	bx	lr
  4048e2:	0c1b      	lsrs	r3, r3, #16
  4048e4:	2010      	movs	r0, #16
  4048e6:	e7e9      	b.n	4048bc <__lo0bits+0x20>
  4048e8:	3001      	adds	r0, #1
  4048ea:	600b      	str	r3, [r1, #0]
  4048ec:	4770      	bx	lr
  4048ee:	2000      	movs	r0, #0
  4048f0:	4770      	bx	lr
  4048f2:	085b      	lsrs	r3, r3, #1
  4048f4:	600b      	str	r3, [r1, #0]
  4048f6:	2001      	movs	r0, #1
  4048f8:	4770      	bx	lr
  4048fa:	bf00      	nop

004048fc <__i2b>:
  4048fc:	b510      	push	{r4, lr}
  4048fe:	460c      	mov	r4, r1
  404900:	2101      	movs	r1, #1
  404902:	f7ff ff3b 	bl	40477c <_Balloc>
  404906:	2201      	movs	r2, #1
  404908:	6144      	str	r4, [r0, #20]
  40490a:	6102      	str	r2, [r0, #16]
  40490c:	bd10      	pop	{r4, pc}
  40490e:	bf00      	nop

00404910 <__multiply>:
  404910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404914:	690c      	ldr	r4, [r1, #16]
  404916:	6915      	ldr	r5, [r2, #16]
  404918:	42ac      	cmp	r4, r5
  40491a:	b083      	sub	sp, #12
  40491c:	468b      	mov	fp, r1
  40491e:	4616      	mov	r6, r2
  404920:	da04      	bge.n	40492c <__multiply+0x1c>
  404922:	4622      	mov	r2, r4
  404924:	46b3      	mov	fp, r6
  404926:	462c      	mov	r4, r5
  404928:	460e      	mov	r6, r1
  40492a:	4615      	mov	r5, r2
  40492c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404930:	f8db 1004 	ldr.w	r1, [fp, #4]
  404934:	eb04 0805 	add.w	r8, r4, r5
  404938:	4598      	cmp	r8, r3
  40493a:	bfc8      	it	gt
  40493c:	3101      	addgt	r1, #1
  40493e:	f7ff ff1d 	bl	40477c <_Balloc>
  404942:	f100 0914 	add.w	r9, r0, #20
  404946:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40494a:	45d1      	cmp	r9, sl
  40494c:	9000      	str	r0, [sp, #0]
  40494e:	d205      	bcs.n	40495c <__multiply+0x4c>
  404950:	464b      	mov	r3, r9
  404952:	2100      	movs	r1, #0
  404954:	f843 1b04 	str.w	r1, [r3], #4
  404958:	459a      	cmp	sl, r3
  40495a:	d8fb      	bhi.n	404954 <__multiply+0x44>
  40495c:	f106 0c14 	add.w	ip, r6, #20
  404960:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404964:	f10b 0b14 	add.w	fp, fp, #20
  404968:	459c      	cmp	ip, r3
  40496a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40496e:	d24c      	bcs.n	404a0a <__multiply+0xfa>
  404970:	f8cd a004 	str.w	sl, [sp, #4]
  404974:	469a      	mov	sl, r3
  404976:	f8dc 5000 	ldr.w	r5, [ip]
  40497a:	b2af      	uxth	r7, r5
  40497c:	b1ef      	cbz	r7, 4049ba <__multiply+0xaa>
  40497e:	2100      	movs	r1, #0
  404980:	464d      	mov	r5, r9
  404982:	465e      	mov	r6, fp
  404984:	460c      	mov	r4, r1
  404986:	f856 2b04 	ldr.w	r2, [r6], #4
  40498a:	6828      	ldr	r0, [r5, #0]
  40498c:	b293      	uxth	r3, r2
  40498e:	b281      	uxth	r1, r0
  404990:	fb07 1303 	mla	r3, r7, r3, r1
  404994:	0c12      	lsrs	r2, r2, #16
  404996:	0c01      	lsrs	r1, r0, #16
  404998:	4423      	add	r3, r4
  40499a:	fb07 1102 	mla	r1, r7, r2, r1
  40499e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4049a2:	b29b      	uxth	r3, r3
  4049a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4049a8:	45b6      	cmp	lr, r6
  4049aa:	f845 3b04 	str.w	r3, [r5], #4
  4049ae:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4049b2:	d8e8      	bhi.n	404986 <__multiply+0x76>
  4049b4:	602c      	str	r4, [r5, #0]
  4049b6:	f8dc 5000 	ldr.w	r5, [ip]
  4049ba:	0c2d      	lsrs	r5, r5, #16
  4049bc:	d01d      	beq.n	4049fa <__multiply+0xea>
  4049be:	f8d9 3000 	ldr.w	r3, [r9]
  4049c2:	4648      	mov	r0, r9
  4049c4:	461c      	mov	r4, r3
  4049c6:	4659      	mov	r1, fp
  4049c8:	2200      	movs	r2, #0
  4049ca:	880e      	ldrh	r6, [r1, #0]
  4049cc:	0c24      	lsrs	r4, r4, #16
  4049ce:	fb05 4406 	mla	r4, r5, r6, r4
  4049d2:	4422      	add	r2, r4
  4049d4:	b29b      	uxth	r3, r3
  4049d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4049da:	f840 3b04 	str.w	r3, [r0], #4
  4049de:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e2:	6804      	ldr	r4, [r0, #0]
  4049e4:	0c1b      	lsrs	r3, r3, #16
  4049e6:	b2a6      	uxth	r6, r4
  4049e8:	fb05 6303 	mla	r3, r5, r3, r6
  4049ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4049f0:	458e      	cmp	lr, r1
  4049f2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4049f6:	d8e8      	bhi.n	4049ca <__multiply+0xba>
  4049f8:	6003      	str	r3, [r0, #0]
  4049fa:	f10c 0c04 	add.w	ip, ip, #4
  4049fe:	45e2      	cmp	sl, ip
  404a00:	f109 0904 	add.w	r9, r9, #4
  404a04:	d8b7      	bhi.n	404976 <__multiply+0x66>
  404a06:	f8dd a004 	ldr.w	sl, [sp, #4]
  404a0a:	f1b8 0f00 	cmp.w	r8, #0
  404a0e:	dd0b      	ble.n	404a28 <__multiply+0x118>
  404a10:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404a14:	f1aa 0a04 	sub.w	sl, sl, #4
  404a18:	b11b      	cbz	r3, 404a22 <__multiply+0x112>
  404a1a:	e005      	b.n	404a28 <__multiply+0x118>
  404a1c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404a20:	b913      	cbnz	r3, 404a28 <__multiply+0x118>
  404a22:	f1b8 0801 	subs.w	r8, r8, #1
  404a26:	d1f9      	bne.n	404a1c <__multiply+0x10c>
  404a28:	9800      	ldr	r0, [sp, #0]
  404a2a:	f8c0 8010 	str.w	r8, [r0, #16]
  404a2e:	b003      	add	sp, #12
  404a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404a34 <__pow5mult>:
  404a34:	f012 0303 	ands.w	r3, r2, #3
  404a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a3c:	4614      	mov	r4, r2
  404a3e:	4607      	mov	r7, r0
  404a40:	d12e      	bne.n	404aa0 <__pow5mult+0x6c>
  404a42:	460d      	mov	r5, r1
  404a44:	10a4      	asrs	r4, r4, #2
  404a46:	d01c      	beq.n	404a82 <__pow5mult+0x4e>
  404a48:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404a4a:	b396      	cbz	r6, 404ab2 <__pow5mult+0x7e>
  404a4c:	07e3      	lsls	r3, r4, #31
  404a4e:	f04f 0800 	mov.w	r8, #0
  404a52:	d406      	bmi.n	404a62 <__pow5mult+0x2e>
  404a54:	1064      	asrs	r4, r4, #1
  404a56:	d014      	beq.n	404a82 <__pow5mult+0x4e>
  404a58:	6830      	ldr	r0, [r6, #0]
  404a5a:	b1a8      	cbz	r0, 404a88 <__pow5mult+0x54>
  404a5c:	4606      	mov	r6, r0
  404a5e:	07e3      	lsls	r3, r4, #31
  404a60:	d5f8      	bpl.n	404a54 <__pow5mult+0x20>
  404a62:	4632      	mov	r2, r6
  404a64:	4629      	mov	r1, r5
  404a66:	4638      	mov	r0, r7
  404a68:	f7ff ff52 	bl	404910 <__multiply>
  404a6c:	b1b5      	cbz	r5, 404a9c <__pow5mult+0x68>
  404a6e:	686a      	ldr	r2, [r5, #4]
  404a70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404a72:	1064      	asrs	r4, r4, #1
  404a74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404a78:	6029      	str	r1, [r5, #0]
  404a7a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404a7e:	4605      	mov	r5, r0
  404a80:	d1ea      	bne.n	404a58 <__pow5mult+0x24>
  404a82:	4628      	mov	r0, r5
  404a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a88:	4632      	mov	r2, r6
  404a8a:	4631      	mov	r1, r6
  404a8c:	4638      	mov	r0, r7
  404a8e:	f7ff ff3f 	bl	404910 <__multiply>
  404a92:	6030      	str	r0, [r6, #0]
  404a94:	f8c0 8000 	str.w	r8, [r0]
  404a98:	4606      	mov	r6, r0
  404a9a:	e7e0      	b.n	404a5e <__pow5mult+0x2a>
  404a9c:	4605      	mov	r5, r0
  404a9e:	e7d9      	b.n	404a54 <__pow5mult+0x20>
  404aa0:	1e5a      	subs	r2, r3, #1
  404aa2:	4d0b      	ldr	r5, [pc, #44]	; (404ad0 <__pow5mult+0x9c>)
  404aa4:	2300      	movs	r3, #0
  404aa6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404aaa:	f7ff fe97 	bl	4047dc <__multadd>
  404aae:	4605      	mov	r5, r0
  404ab0:	e7c8      	b.n	404a44 <__pow5mult+0x10>
  404ab2:	2101      	movs	r1, #1
  404ab4:	4638      	mov	r0, r7
  404ab6:	f7ff fe61 	bl	40477c <_Balloc>
  404aba:	f240 2171 	movw	r1, #625	; 0x271
  404abe:	2201      	movs	r2, #1
  404ac0:	2300      	movs	r3, #0
  404ac2:	6141      	str	r1, [r0, #20]
  404ac4:	6102      	str	r2, [r0, #16]
  404ac6:	4606      	mov	r6, r0
  404ac8:	64b8      	str	r0, [r7, #72]	; 0x48
  404aca:	6003      	str	r3, [r0, #0]
  404acc:	e7be      	b.n	404a4c <__pow5mult+0x18>
  404ace:	bf00      	nop
  404ad0:	00406f90 	.word	0x00406f90

00404ad4 <__lshift>:
  404ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404ad8:	4691      	mov	r9, r2
  404ada:	690a      	ldr	r2, [r1, #16]
  404adc:	688b      	ldr	r3, [r1, #8]
  404ade:	ea4f 1469 	mov.w	r4, r9, asr #5
  404ae2:	eb04 0802 	add.w	r8, r4, r2
  404ae6:	f108 0501 	add.w	r5, r8, #1
  404aea:	429d      	cmp	r5, r3
  404aec:	460e      	mov	r6, r1
  404aee:	4607      	mov	r7, r0
  404af0:	6849      	ldr	r1, [r1, #4]
  404af2:	dd04      	ble.n	404afe <__lshift+0x2a>
  404af4:	005b      	lsls	r3, r3, #1
  404af6:	429d      	cmp	r5, r3
  404af8:	f101 0101 	add.w	r1, r1, #1
  404afc:	dcfa      	bgt.n	404af4 <__lshift+0x20>
  404afe:	4638      	mov	r0, r7
  404b00:	f7ff fe3c 	bl	40477c <_Balloc>
  404b04:	2c00      	cmp	r4, #0
  404b06:	f100 0314 	add.w	r3, r0, #20
  404b0a:	dd06      	ble.n	404b1a <__lshift+0x46>
  404b0c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404b10:	2100      	movs	r1, #0
  404b12:	f843 1b04 	str.w	r1, [r3], #4
  404b16:	429a      	cmp	r2, r3
  404b18:	d1fb      	bne.n	404b12 <__lshift+0x3e>
  404b1a:	6934      	ldr	r4, [r6, #16]
  404b1c:	f106 0114 	add.w	r1, r6, #20
  404b20:	f019 091f 	ands.w	r9, r9, #31
  404b24:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404b28:	d01d      	beq.n	404b66 <__lshift+0x92>
  404b2a:	f1c9 0c20 	rsb	ip, r9, #32
  404b2e:	2200      	movs	r2, #0
  404b30:	680c      	ldr	r4, [r1, #0]
  404b32:	fa04 f409 	lsl.w	r4, r4, r9
  404b36:	4314      	orrs	r4, r2
  404b38:	f843 4b04 	str.w	r4, [r3], #4
  404b3c:	f851 2b04 	ldr.w	r2, [r1], #4
  404b40:	458e      	cmp	lr, r1
  404b42:	fa22 f20c 	lsr.w	r2, r2, ip
  404b46:	d8f3      	bhi.n	404b30 <__lshift+0x5c>
  404b48:	601a      	str	r2, [r3, #0]
  404b4a:	b10a      	cbz	r2, 404b50 <__lshift+0x7c>
  404b4c:	f108 0502 	add.w	r5, r8, #2
  404b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404b52:	6872      	ldr	r2, [r6, #4]
  404b54:	3d01      	subs	r5, #1
  404b56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404b5a:	6105      	str	r5, [r0, #16]
  404b5c:	6031      	str	r1, [r6, #0]
  404b5e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404b66:	3b04      	subs	r3, #4
  404b68:	f851 2b04 	ldr.w	r2, [r1], #4
  404b6c:	f843 2f04 	str.w	r2, [r3, #4]!
  404b70:	458e      	cmp	lr, r1
  404b72:	d8f9      	bhi.n	404b68 <__lshift+0x94>
  404b74:	e7ec      	b.n	404b50 <__lshift+0x7c>
  404b76:	bf00      	nop

00404b78 <__mcmp>:
  404b78:	b430      	push	{r4, r5}
  404b7a:	690b      	ldr	r3, [r1, #16]
  404b7c:	4605      	mov	r5, r0
  404b7e:	6900      	ldr	r0, [r0, #16]
  404b80:	1ac0      	subs	r0, r0, r3
  404b82:	d10f      	bne.n	404ba4 <__mcmp+0x2c>
  404b84:	009b      	lsls	r3, r3, #2
  404b86:	3514      	adds	r5, #20
  404b88:	3114      	adds	r1, #20
  404b8a:	4419      	add	r1, r3
  404b8c:	442b      	add	r3, r5
  404b8e:	e001      	b.n	404b94 <__mcmp+0x1c>
  404b90:	429d      	cmp	r5, r3
  404b92:	d207      	bcs.n	404ba4 <__mcmp+0x2c>
  404b94:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404b98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404b9c:	4294      	cmp	r4, r2
  404b9e:	d0f7      	beq.n	404b90 <__mcmp+0x18>
  404ba0:	d302      	bcc.n	404ba8 <__mcmp+0x30>
  404ba2:	2001      	movs	r0, #1
  404ba4:	bc30      	pop	{r4, r5}
  404ba6:	4770      	bx	lr
  404ba8:	f04f 30ff 	mov.w	r0, #4294967295
  404bac:	e7fa      	b.n	404ba4 <__mcmp+0x2c>
  404bae:	bf00      	nop

00404bb0 <__mdiff>:
  404bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404bb4:	690f      	ldr	r7, [r1, #16]
  404bb6:	460e      	mov	r6, r1
  404bb8:	6911      	ldr	r1, [r2, #16]
  404bba:	1a7f      	subs	r7, r7, r1
  404bbc:	2f00      	cmp	r7, #0
  404bbe:	4690      	mov	r8, r2
  404bc0:	d117      	bne.n	404bf2 <__mdiff+0x42>
  404bc2:	0089      	lsls	r1, r1, #2
  404bc4:	f106 0514 	add.w	r5, r6, #20
  404bc8:	f102 0e14 	add.w	lr, r2, #20
  404bcc:	186b      	adds	r3, r5, r1
  404bce:	4471      	add	r1, lr
  404bd0:	e001      	b.n	404bd6 <__mdiff+0x26>
  404bd2:	429d      	cmp	r5, r3
  404bd4:	d25c      	bcs.n	404c90 <__mdiff+0xe0>
  404bd6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404bda:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404bde:	42a2      	cmp	r2, r4
  404be0:	d0f7      	beq.n	404bd2 <__mdiff+0x22>
  404be2:	d25e      	bcs.n	404ca2 <__mdiff+0xf2>
  404be4:	4633      	mov	r3, r6
  404be6:	462c      	mov	r4, r5
  404be8:	4646      	mov	r6, r8
  404bea:	4675      	mov	r5, lr
  404bec:	4698      	mov	r8, r3
  404bee:	2701      	movs	r7, #1
  404bf0:	e005      	b.n	404bfe <__mdiff+0x4e>
  404bf2:	db58      	blt.n	404ca6 <__mdiff+0xf6>
  404bf4:	f106 0514 	add.w	r5, r6, #20
  404bf8:	f108 0414 	add.w	r4, r8, #20
  404bfc:	2700      	movs	r7, #0
  404bfe:	6871      	ldr	r1, [r6, #4]
  404c00:	f7ff fdbc 	bl	40477c <_Balloc>
  404c04:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404c08:	6936      	ldr	r6, [r6, #16]
  404c0a:	60c7      	str	r7, [r0, #12]
  404c0c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404c10:	46a6      	mov	lr, r4
  404c12:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404c16:	f100 0414 	add.w	r4, r0, #20
  404c1a:	2300      	movs	r3, #0
  404c1c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404c20:	f855 8b04 	ldr.w	r8, [r5], #4
  404c24:	b28a      	uxth	r2, r1
  404c26:	fa13 f388 	uxtah	r3, r3, r8
  404c2a:	0c09      	lsrs	r1, r1, #16
  404c2c:	1a9a      	subs	r2, r3, r2
  404c2e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404c32:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404c36:	b292      	uxth	r2, r2
  404c38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404c3c:	45f4      	cmp	ip, lr
  404c3e:	f844 2b04 	str.w	r2, [r4], #4
  404c42:	ea4f 4323 	mov.w	r3, r3, asr #16
  404c46:	d8e9      	bhi.n	404c1c <__mdiff+0x6c>
  404c48:	42af      	cmp	r7, r5
  404c4a:	d917      	bls.n	404c7c <__mdiff+0xcc>
  404c4c:	46a4      	mov	ip, r4
  404c4e:	46ae      	mov	lr, r5
  404c50:	f85e 2b04 	ldr.w	r2, [lr], #4
  404c54:	fa13 f382 	uxtah	r3, r3, r2
  404c58:	1419      	asrs	r1, r3, #16
  404c5a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404c5e:	b29b      	uxth	r3, r3
  404c60:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404c64:	4577      	cmp	r7, lr
  404c66:	f84c 2b04 	str.w	r2, [ip], #4
  404c6a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404c6e:	d8ef      	bhi.n	404c50 <__mdiff+0xa0>
  404c70:	43ed      	mvns	r5, r5
  404c72:	442f      	add	r7, r5
  404c74:	f027 0703 	bic.w	r7, r7, #3
  404c78:	3704      	adds	r7, #4
  404c7a:	443c      	add	r4, r7
  404c7c:	3c04      	subs	r4, #4
  404c7e:	b922      	cbnz	r2, 404c8a <__mdiff+0xda>
  404c80:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404c84:	3e01      	subs	r6, #1
  404c86:	2b00      	cmp	r3, #0
  404c88:	d0fa      	beq.n	404c80 <__mdiff+0xd0>
  404c8a:	6106      	str	r6, [r0, #16]
  404c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c90:	2100      	movs	r1, #0
  404c92:	f7ff fd73 	bl	40477c <_Balloc>
  404c96:	2201      	movs	r2, #1
  404c98:	2300      	movs	r3, #0
  404c9a:	6102      	str	r2, [r0, #16]
  404c9c:	6143      	str	r3, [r0, #20]
  404c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ca2:	4674      	mov	r4, lr
  404ca4:	e7ab      	b.n	404bfe <__mdiff+0x4e>
  404ca6:	4633      	mov	r3, r6
  404ca8:	f106 0414 	add.w	r4, r6, #20
  404cac:	f102 0514 	add.w	r5, r2, #20
  404cb0:	4616      	mov	r6, r2
  404cb2:	2701      	movs	r7, #1
  404cb4:	4698      	mov	r8, r3
  404cb6:	e7a2      	b.n	404bfe <__mdiff+0x4e>

00404cb8 <__d2b>:
  404cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cbc:	b082      	sub	sp, #8
  404cbe:	2101      	movs	r1, #1
  404cc0:	461c      	mov	r4, r3
  404cc2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404cc6:	4615      	mov	r5, r2
  404cc8:	9e08      	ldr	r6, [sp, #32]
  404cca:	f7ff fd57 	bl	40477c <_Balloc>
  404cce:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404cd2:	4680      	mov	r8, r0
  404cd4:	b10f      	cbz	r7, 404cda <__d2b+0x22>
  404cd6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404cda:	9401      	str	r4, [sp, #4]
  404cdc:	b31d      	cbz	r5, 404d26 <__d2b+0x6e>
  404cde:	a802      	add	r0, sp, #8
  404ce0:	f840 5d08 	str.w	r5, [r0, #-8]!
  404ce4:	f7ff fdda 	bl	40489c <__lo0bits>
  404ce8:	2800      	cmp	r0, #0
  404cea:	d134      	bne.n	404d56 <__d2b+0x9e>
  404cec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404cf0:	f8c8 2014 	str.w	r2, [r8, #20]
  404cf4:	2b00      	cmp	r3, #0
  404cf6:	bf0c      	ite	eq
  404cf8:	2101      	moveq	r1, #1
  404cfa:	2102      	movne	r1, #2
  404cfc:	f8c8 3018 	str.w	r3, [r8, #24]
  404d00:	f8c8 1010 	str.w	r1, [r8, #16]
  404d04:	b9df      	cbnz	r7, 404d3e <__d2b+0x86>
  404d06:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404d0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404d0e:	6030      	str	r0, [r6, #0]
  404d10:	6918      	ldr	r0, [r3, #16]
  404d12:	f7ff fda3 	bl	40485c <__hi0bits>
  404d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d18:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404d1c:	6018      	str	r0, [r3, #0]
  404d1e:	4640      	mov	r0, r8
  404d20:	b002      	add	sp, #8
  404d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d26:	a801      	add	r0, sp, #4
  404d28:	f7ff fdb8 	bl	40489c <__lo0bits>
  404d2c:	9b01      	ldr	r3, [sp, #4]
  404d2e:	f8c8 3014 	str.w	r3, [r8, #20]
  404d32:	2101      	movs	r1, #1
  404d34:	3020      	adds	r0, #32
  404d36:	f8c8 1010 	str.w	r1, [r8, #16]
  404d3a:	2f00      	cmp	r7, #0
  404d3c:	d0e3      	beq.n	404d06 <__d2b+0x4e>
  404d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d40:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404d44:	4407      	add	r7, r0
  404d46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404d4a:	6037      	str	r7, [r6, #0]
  404d4c:	6018      	str	r0, [r3, #0]
  404d4e:	4640      	mov	r0, r8
  404d50:	b002      	add	sp, #8
  404d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d56:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404d5a:	f1c0 0220 	rsb	r2, r0, #32
  404d5e:	fa03 f202 	lsl.w	r2, r3, r2
  404d62:	430a      	orrs	r2, r1
  404d64:	40c3      	lsrs	r3, r0
  404d66:	9301      	str	r3, [sp, #4]
  404d68:	f8c8 2014 	str.w	r2, [r8, #20]
  404d6c:	e7c2      	b.n	404cf4 <__d2b+0x3c>
  404d6e:	bf00      	nop

00404d70 <_sbrk_r>:
  404d70:	b538      	push	{r3, r4, r5, lr}
  404d72:	4c07      	ldr	r4, [pc, #28]	; (404d90 <_sbrk_r+0x20>)
  404d74:	2300      	movs	r3, #0
  404d76:	4605      	mov	r5, r0
  404d78:	4608      	mov	r0, r1
  404d7a:	6023      	str	r3, [r4, #0]
  404d7c:	f7fc fc64 	bl	401648 <_sbrk>
  404d80:	1c43      	adds	r3, r0, #1
  404d82:	d000      	beq.n	404d86 <_sbrk_r+0x16>
  404d84:	bd38      	pop	{r3, r4, r5, pc}
  404d86:	6823      	ldr	r3, [r4, #0]
  404d88:	2b00      	cmp	r3, #0
  404d8a:	d0fb      	beq.n	404d84 <_sbrk_r+0x14>
  404d8c:	602b      	str	r3, [r5, #0]
  404d8e:	bd38      	pop	{r3, r4, r5, pc}
  404d90:	20400cd0 	.word	0x20400cd0
	...

00404dc0 <strlen>:
  404dc0:	f890 f000 	pld	[r0]
  404dc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404dc8:	f020 0107 	bic.w	r1, r0, #7
  404dcc:	f06f 0c00 	mvn.w	ip, #0
  404dd0:	f010 0407 	ands.w	r4, r0, #7
  404dd4:	f891 f020 	pld	[r1, #32]
  404dd8:	f040 8049 	bne.w	404e6e <strlen+0xae>
  404ddc:	f04f 0400 	mov.w	r4, #0
  404de0:	f06f 0007 	mvn.w	r0, #7
  404de4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404de8:	f891 f040 	pld	[r1, #64]	; 0x40
  404dec:	f100 0008 	add.w	r0, r0, #8
  404df0:	fa82 f24c 	uadd8	r2, r2, ip
  404df4:	faa4 f28c 	sel	r2, r4, ip
  404df8:	fa83 f34c 	uadd8	r3, r3, ip
  404dfc:	faa2 f38c 	sel	r3, r2, ip
  404e00:	bb4b      	cbnz	r3, 404e56 <strlen+0x96>
  404e02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404e06:	fa82 f24c 	uadd8	r2, r2, ip
  404e0a:	f100 0008 	add.w	r0, r0, #8
  404e0e:	faa4 f28c 	sel	r2, r4, ip
  404e12:	fa83 f34c 	uadd8	r3, r3, ip
  404e16:	faa2 f38c 	sel	r3, r2, ip
  404e1a:	b9e3      	cbnz	r3, 404e56 <strlen+0x96>
  404e1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404e20:	fa82 f24c 	uadd8	r2, r2, ip
  404e24:	f100 0008 	add.w	r0, r0, #8
  404e28:	faa4 f28c 	sel	r2, r4, ip
  404e2c:	fa83 f34c 	uadd8	r3, r3, ip
  404e30:	faa2 f38c 	sel	r3, r2, ip
  404e34:	b97b      	cbnz	r3, 404e56 <strlen+0x96>
  404e36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404e3a:	f101 0120 	add.w	r1, r1, #32
  404e3e:	fa82 f24c 	uadd8	r2, r2, ip
  404e42:	f100 0008 	add.w	r0, r0, #8
  404e46:	faa4 f28c 	sel	r2, r4, ip
  404e4a:	fa83 f34c 	uadd8	r3, r3, ip
  404e4e:	faa2 f38c 	sel	r3, r2, ip
  404e52:	2b00      	cmp	r3, #0
  404e54:	d0c6      	beq.n	404de4 <strlen+0x24>
  404e56:	2a00      	cmp	r2, #0
  404e58:	bf04      	itt	eq
  404e5a:	3004      	addeq	r0, #4
  404e5c:	461a      	moveq	r2, r3
  404e5e:	ba12      	rev	r2, r2
  404e60:	fab2 f282 	clz	r2, r2
  404e64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404e68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404e6c:	4770      	bx	lr
  404e6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404e72:	f004 0503 	and.w	r5, r4, #3
  404e76:	f1c4 0000 	rsb	r0, r4, #0
  404e7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404e7e:	f014 0f04 	tst.w	r4, #4
  404e82:	f891 f040 	pld	[r1, #64]	; 0x40
  404e86:	fa0c f505 	lsl.w	r5, ip, r5
  404e8a:	ea62 0205 	orn	r2, r2, r5
  404e8e:	bf1c      	itt	ne
  404e90:	ea63 0305 	ornne	r3, r3, r5
  404e94:	4662      	movne	r2, ip
  404e96:	f04f 0400 	mov.w	r4, #0
  404e9a:	e7a9      	b.n	404df0 <strlen+0x30>

00404e9c <__ssprint_r>:
  404e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ea0:	6893      	ldr	r3, [r2, #8]
  404ea2:	b083      	sub	sp, #12
  404ea4:	4690      	mov	r8, r2
  404ea6:	2b00      	cmp	r3, #0
  404ea8:	d070      	beq.n	404f8c <__ssprint_r+0xf0>
  404eaa:	4682      	mov	sl, r0
  404eac:	460c      	mov	r4, r1
  404eae:	6817      	ldr	r7, [r2, #0]
  404eb0:	688d      	ldr	r5, [r1, #8]
  404eb2:	6808      	ldr	r0, [r1, #0]
  404eb4:	e042      	b.n	404f3c <__ssprint_r+0xa0>
  404eb6:	89a3      	ldrh	r3, [r4, #12]
  404eb8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404ebc:	d02e      	beq.n	404f1c <__ssprint_r+0x80>
  404ebe:	6965      	ldr	r5, [r4, #20]
  404ec0:	6921      	ldr	r1, [r4, #16]
  404ec2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  404ec6:	eba0 0b01 	sub.w	fp, r0, r1
  404eca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  404ece:	f10b 0001 	add.w	r0, fp, #1
  404ed2:	106d      	asrs	r5, r5, #1
  404ed4:	4430      	add	r0, r6
  404ed6:	42a8      	cmp	r0, r5
  404ed8:	462a      	mov	r2, r5
  404eda:	bf84      	itt	hi
  404edc:	4605      	movhi	r5, r0
  404ede:	462a      	movhi	r2, r5
  404ee0:	055b      	lsls	r3, r3, #21
  404ee2:	d538      	bpl.n	404f56 <__ssprint_r+0xba>
  404ee4:	4611      	mov	r1, r2
  404ee6:	4650      	mov	r0, sl
  404ee8:	f7ff f89c 	bl	404024 <_malloc_r>
  404eec:	2800      	cmp	r0, #0
  404eee:	d03c      	beq.n	404f6a <__ssprint_r+0xce>
  404ef0:	465a      	mov	r2, fp
  404ef2:	6921      	ldr	r1, [r4, #16]
  404ef4:	9001      	str	r0, [sp, #4]
  404ef6:	f7ff fb9b 	bl	404630 <memcpy>
  404efa:	89a2      	ldrh	r2, [r4, #12]
  404efc:	9b01      	ldr	r3, [sp, #4]
  404efe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404f02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404f06:	81a2      	strh	r2, [r4, #12]
  404f08:	eba5 020b 	sub.w	r2, r5, fp
  404f0c:	eb03 000b 	add.w	r0, r3, fp
  404f10:	6165      	str	r5, [r4, #20]
  404f12:	6123      	str	r3, [r4, #16]
  404f14:	6020      	str	r0, [r4, #0]
  404f16:	60a2      	str	r2, [r4, #8]
  404f18:	4635      	mov	r5, r6
  404f1a:	46b3      	mov	fp, r6
  404f1c:	465a      	mov	r2, fp
  404f1e:	4649      	mov	r1, r9
  404f20:	f000 fa18 	bl	405354 <memmove>
  404f24:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404f28:	68a2      	ldr	r2, [r4, #8]
  404f2a:	6820      	ldr	r0, [r4, #0]
  404f2c:	1b55      	subs	r5, r2, r5
  404f2e:	4458      	add	r0, fp
  404f30:	1b9e      	subs	r6, r3, r6
  404f32:	60a5      	str	r5, [r4, #8]
  404f34:	6020      	str	r0, [r4, #0]
  404f36:	f8c8 6008 	str.w	r6, [r8, #8]
  404f3a:	b33e      	cbz	r6, 404f8c <__ssprint_r+0xf0>
  404f3c:	687e      	ldr	r6, [r7, #4]
  404f3e:	463b      	mov	r3, r7
  404f40:	3708      	adds	r7, #8
  404f42:	2e00      	cmp	r6, #0
  404f44:	d0fa      	beq.n	404f3c <__ssprint_r+0xa0>
  404f46:	42ae      	cmp	r6, r5
  404f48:	f8d3 9000 	ldr.w	r9, [r3]
  404f4c:	46ab      	mov	fp, r5
  404f4e:	d2b2      	bcs.n	404eb6 <__ssprint_r+0x1a>
  404f50:	4635      	mov	r5, r6
  404f52:	46b3      	mov	fp, r6
  404f54:	e7e2      	b.n	404f1c <__ssprint_r+0x80>
  404f56:	4650      	mov	r0, sl
  404f58:	f000 fa60 	bl	40541c <_realloc_r>
  404f5c:	4603      	mov	r3, r0
  404f5e:	2800      	cmp	r0, #0
  404f60:	d1d2      	bne.n	404f08 <__ssprint_r+0x6c>
  404f62:	6921      	ldr	r1, [r4, #16]
  404f64:	4650      	mov	r0, sl
  404f66:	f000 f8f9 	bl	40515c <_free_r>
  404f6a:	230c      	movs	r3, #12
  404f6c:	f8ca 3000 	str.w	r3, [sl]
  404f70:	89a3      	ldrh	r3, [r4, #12]
  404f72:	2200      	movs	r2, #0
  404f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404f78:	f04f 30ff 	mov.w	r0, #4294967295
  404f7c:	81a3      	strh	r3, [r4, #12]
  404f7e:	f8c8 2008 	str.w	r2, [r8, #8]
  404f82:	f8c8 2004 	str.w	r2, [r8, #4]
  404f86:	b003      	add	sp, #12
  404f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f8c:	2000      	movs	r0, #0
  404f8e:	f8c8 0004 	str.w	r0, [r8, #4]
  404f92:	b003      	add	sp, #12
  404f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404f98 <__register_exitproc>:
  404f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f9c:	4d2c      	ldr	r5, [pc, #176]	; (405050 <__register_exitproc+0xb8>)
  404f9e:	4606      	mov	r6, r0
  404fa0:	6828      	ldr	r0, [r5, #0]
  404fa2:	4698      	mov	r8, r3
  404fa4:	460f      	mov	r7, r1
  404fa6:	4691      	mov	r9, r2
  404fa8:	f7ff f838 	bl	40401c <__retarget_lock_acquire_recursive>
  404fac:	4b29      	ldr	r3, [pc, #164]	; (405054 <__register_exitproc+0xbc>)
  404fae:	681c      	ldr	r4, [r3, #0]
  404fb0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404fb4:	2b00      	cmp	r3, #0
  404fb6:	d03e      	beq.n	405036 <__register_exitproc+0x9e>
  404fb8:	685a      	ldr	r2, [r3, #4]
  404fba:	2a1f      	cmp	r2, #31
  404fbc:	dc1c      	bgt.n	404ff8 <__register_exitproc+0x60>
  404fbe:	f102 0e01 	add.w	lr, r2, #1
  404fc2:	b176      	cbz	r6, 404fe2 <__register_exitproc+0x4a>
  404fc4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404fc8:	2401      	movs	r4, #1
  404fca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404fce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404fd2:	4094      	lsls	r4, r2
  404fd4:	4320      	orrs	r0, r4
  404fd6:	2e02      	cmp	r6, #2
  404fd8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404fdc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404fe0:	d023      	beq.n	40502a <__register_exitproc+0x92>
  404fe2:	3202      	adds	r2, #2
  404fe4:	f8c3 e004 	str.w	lr, [r3, #4]
  404fe8:	6828      	ldr	r0, [r5, #0]
  404fea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404fee:	f7ff f817 	bl	404020 <__retarget_lock_release_recursive>
  404ff2:	2000      	movs	r0, #0
  404ff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ff8:	4b17      	ldr	r3, [pc, #92]	; (405058 <__register_exitproc+0xc0>)
  404ffa:	b30b      	cbz	r3, 405040 <__register_exitproc+0xa8>
  404ffc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405000:	f3af 8000 	nop.w
  405004:	4603      	mov	r3, r0
  405006:	b1d8      	cbz	r0, 405040 <__register_exitproc+0xa8>
  405008:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40500c:	6002      	str	r2, [r0, #0]
  40500e:	2100      	movs	r1, #0
  405010:	6041      	str	r1, [r0, #4]
  405012:	460a      	mov	r2, r1
  405014:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405018:	f04f 0e01 	mov.w	lr, #1
  40501c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405020:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405024:	2e00      	cmp	r6, #0
  405026:	d0dc      	beq.n	404fe2 <__register_exitproc+0x4a>
  405028:	e7cc      	b.n	404fc4 <__register_exitproc+0x2c>
  40502a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40502e:	430c      	orrs	r4, r1
  405030:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405034:	e7d5      	b.n	404fe2 <__register_exitproc+0x4a>
  405036:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40503a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40503e:	e7bb      	b.n	404fb8 <__register_exitproc+0x20>
  405040:	6828      	ldr	r0, [r5, #0]
  405042:	f7fe ffed 	bl	404020 <__retarget_lock_release_recursive>
  405046:	f04f 30ff 	mov.w	r0, #4294967295
  40504a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40504e:	bf00      	nop
  405050:	20400450 	.word	0x20400450
  405054:	00406e28 	.word	0x00406e28
  405058:	00000000 	.word	0x00000000

0040505c <_calloc_r>:
  40505c:	b510      	push	{r4, lr}
  40505e:	fb02 f101 	mul.w	r1, r2, r1
  405062:	f7fe ffdf 	bl	404024 <_malloc_r>
  405066:	4604      	mov	r4, r0
  405068:	b1d8      	cbz	r0, 4050a2 <_calloc_r+0x46>
  40506a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40506e:	f022 0203 	bic.w	r2, r2, #3
  405072:	3a04      	subs	r2, #4
  405074:	2a24      	cmp	r2, #36	; 0x24
  405076:	d818      	bhi.n	4050aa <_calloc_r+0x4e>
  405078:	2a13      	cmp	r2, #19
  40507a:	d914      	bls.n	4050a6 <_calloc_r+0x4a>
  40507c:	2300      	movs	r3, #0
  40507e:	2a1b      	cmp	r2, #27
  405080:	6003      	str	r3, [r0, #0]
  405082:	6043      	str	r3, [r0, #4]
  405084:	d916      	bls.n	4050b4 <_calloc_r+0x58>
  405086:	2a24      	cmp	r2, #36	; 0x24
  405088:	6083      	str	r3, [r0, #8]
  40508a:	60c3      	str	r3, [r0, #12]
  40508c:	bf11      	iteee	ne
  40508e:	f100 0210 	addne.w	r2, r0, #16
  405092:	6103      	streq	r3, [r0, #16]
  405094:	6143      	streq	r3, [r0, #20]
  405096:	f100 0218 	addeq.w	r2, r0, #24
  40509a:	2300      	movs	r3, #0
  40509c:	6013      	str	r3, [r2, #0]
  40509e:	6053      	str	r3, [r2, #4]
  4050a0:	6093      	str	r3, [r2, #8]
  4050a2:	4620      	mov	r0, r4
  4050a4:	bd10      	pop	{r4, pc}
  4050a6:	4602      	mov	r2, r0
  4050a8:	e7f7      	b.n	40509a <_calloc_r+0x3e>
  4050aa:	2100      	movs	r1, #0
  4050ac:	f7fc fd1c 	bl	401ae8 <memset>
  4050b0:	4620      	mov	r0, r4
  4050b2:	bd10      	pop	{r4, pc}
  4050b4:	f100 0208 	add.w	r2, r0, #8
  4050b8:	e7ef      	b.n	40509a <_calloc_r+0x3e>
  4050ba:	bf00      	nop

004050bc <_malloc_trim_r>:
  4050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4050be:	4f24      	ldr	r7, [pc, #144]	; (405150 <_malloc_trim_r+0x94>)
  4050c0:	460c      	mov	r4, r1
  4050c2:	4606      	mov	r6, r0
  4050c4:	f7ff fb4e 	bl	404764 <__malloc_lock>
  4050c8:	68bb      	ldr	r3, [r7, #8]
  4050ca:	685d      	ldr	r5, [r3, #4]
  4050cc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4050d0:	310f      	adds	r1, #15
  4050d2:	f025 0503 	bic.w	r5, r5, #3
  4050d6:	4429      	add	r1, r5
  4050d8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4050dc:	f021 010f 	bic.w	r1, r1, #15
  4050e0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4050e4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4050e8:	db07      	blt.n	4050fa <_malloc_trim_r+0x3e>
  4050ea:	2100      	movs	r1, #0
  4050ec:	4630      	mov	r0, r6
  4050ee:	f7ff fe3f 	bl	404d70 <_sbrk_r>
  4050f2:	68bb      	ldr	r3, [r7, #8]
  4050f4:	442b      	add	r3, r5
  4050f6:	4298      	cmp	r0, r3
  4050f8:	d004      	beq.n	405104 <_malloc_trim_r+0x48>
  4050fa:	4630      	mov	r0, r6
  4050fc:	f7ff fb38 	bl	404770 <__malloc_unlock>
  405100:	2000      	movs	r0, #0
  405102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405104:	4261      	negs	r1, r4
  405106:	4630      	mov	r0, r6
  405108:	f7ff fe32 	bl	404d70 <_sbrk_r>
  40510c:	3001      	adds	r0, #1
  40510e:	d00d      	beq.n	40512c <_malloc_trim_r+0x70>
  405110:	4b10      	ldr	r3, [pc, #64]	; (405154 <_malloc_trim_r+0x98>)
  405112:	68ba      	ldr	r2, [r7, #8]
  405114:	6819      	ldr	r1, [r3, #0]
  405116:	1b2d      	subs	r5, r5, r4
  405118:	f045 0501 	orr.w	r5, r5, #1
  40511c:	4630      	mov	r0, r6
  40511e:	1b09      	subs	r1, r1, r4
  405120:	6055      	str	r5, [r2, #4]
  405122:	6019      	str	r1, [r3, #0]
  405124:	f7ff fb24 	bl	404770 <__malloc_unlock>
  405128:	2001      	movs	r0, #1
  40512a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40512c:	2100      	movs	r1, #0
  40512e:	4630      	mov	r0, r6
  405130:	f7ff fe1e 	bl	404d70 <_sbrk_r>
  405134:	68ba      	ldr	r2, [r7, #8]
  405136:	1a83      	subs	r3, r0, r2
  405138:	2b0f      	cmp	r3, #15
  40513a:	ddde      	ble.n	4050fa <_malloc_trim_r+0x3e>
  40513c:	4c06      	ldr	r4, [pc, #24]	; (405158 <_malloc_trim_r+0x9c>)
  40513e:	4905      	ldr	r1, [pc, #20]	; (405154 <_malloc_trim_r+0x98>)
  405140:	6824      	ldr	r4, [r4, #0]
  405142:	f043 0301 	orr.w	r3, r3, #1
  405146:	1b00      	subs	r0, r0, r4
  405148:	6053      	str	r3, [r2, #4]
  40514a:	6008      	str	r0, [r1, #0]
  40514c:	e7d5      	b.n	4050fa <_malloc_trim_r+0x3e>
  40514e:	bf00      	nop
  405150:	20400454 	.word	0x20400454
  405154:	20400c78 	.word	0x20400c78
  405158:	2040085c 	.word	0x2040085c

0040515c <_free_r>:
  40515c:	2900      	cmp	r1, #0
  40515e:	d044      	beq.n	4051ea <_free_r+0x8e>
  405160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405164:	460d      	mov	r5, r1
  405166:	4680      	mov	r8, r0
  405168:	f7ff fafc 	bl	404764 <__malloc_lock>
  40516c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405170:	4969      	ldr	r1, [pc, #420]	; (405318 <_free_r+0x1bc>)
  405172:	f027 0301 	bic.w	r3, r7, #1
  405176:	f1a5 0408 	sub.w	r4, r5, #8
  40517a:	18e2      	adds	r2, r4, r3
  40517c:	688e      	ldr	r6, [r1, #8]
  40517e:	6850      	ldr	r0, [r2, #4]
  405180:	42b2      	cmp	r2, r6
  405182:	f020 0003 	bic.w	r0, r0, #3
  405186:	d05e      	beq.n	405246 <_free_r+0xea>
  405188:	07fe      	lsls	r6, r7, #31
  40518a:	6050      	str	r0, [r2, #4]
  40518c:	d40b      	bmi.n	4051a6 <_free_r+0x4a>
  40518e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405192:	1be4      	subs	r4, r4, r7
  405194:	f101 0e08 	add.w	lr, r1, #8
  405198:	68a5      	ldr	r5, [r4, #8]
  40519a:	4575      	cmp	r5, lr
  40519c:	443b      	add	r3, r7
  40519e:	d06d      	beq.n	40527c <_free_r+0x120>
  4051a0:	68e7      	ldr	r7, [r4, #12]
  4051a2:	60ef      	str	r7, [r5, #12]
  4051a4:	60bd      	str	r5, [r7, #8]
  4051a6:	1815      	adds	r5, r2, r0
  4051a8:	686d      	ldr	r5, [r5, #4]
  4051aa:	07ed      	lsls	r5, r5, #31
  4051ac:	d53e      	bpl.n	40522c <_free_r+0xd0>
  4051ae:	f043 0201 	orr.w	r2, r3, #1
  4051b2:	6062      	str	r2, [r4, #4]
  4051b4:	50e3      	str	r3, [r4, r3]
  4051b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051ba:	d217      	bcs.n	4051ec <_free_r+0x90>
  4051bc:	08db      	lsrs	r3, r3, #3
  4051be:	1c58      	adds	r0, r3, #1
  4051c0:	109a      	asrs	r2, r3, #2
  4051c2:	684d      	ldr	r5, [r1, #4]
  4051c4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4051c8:	60a7      	str	r7, [r4, #8]
  4051ca:	2301      	movs	r3, #1
  4051cc:	4093      	lsls	r3, r2
  4051ce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4051d2:	432b      	orrs	r3, r5
  4051d4:	3a08      	subs	r2, #8
  4051d6:	60e2      	str	r2, [r4, #12]
  4051d8:	604b      	str	r3, [r1, #4]
  4051da:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4051de:	60fc      	str	r4, [r7, #12]
  4051e0:	4640      	mov	r0, r8
  4051e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4051e6:	f7ff bac3 	b.w	404770 <__malloc_unlock>
  4051ea:	4770      	bx	lr
  4051ec:	0a5a      	lsrs	r2, r3, #9
  4051ee:	2a04      	cmp	r2, #4
  4051f0:	d852      	bhi.n	405298 <_free_r+0x13c>
  4051f2:	099a      	lsrs	r2, r3, #6
  4051f4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4051f8:	00ff      	lsls	r7, r7, #3
  4051fa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4051fe:	19c8      	adds	r0, r1, r7
  405200:	59ca      	ldr	r2, [r1, r7]
  405202:	3808      	subs	r0, #8
  405204:	4290      	cmp	r0, r2
  405206:	d04f      	beq.n	4052a8 <_free_r+0x14c>
  405208:	6851      	ldr	r1, [r2, #4]
  40520a:	f021 0103 	bic.w	r1, r1, #3
  40520e:	428b      	cmp	r3, r1
  405210:	d232      	bcs.n	405278 <_free_r+0x11c>
  405212:	6892      	ldr	r2, [r2, #8]
  405214:	4290      	cmp	r0, r2
  405216:	d1f7      	bne.n	405208 <_free_r+0xac>
  405218:	68c3      	ldr	r3, [r0, #12]
  40521a:	60a0      	str	r0, [r4, #8]
  40521c:	60e3      	str	r3, [r4, #12]
  40521e:	609c      	str	r4, [r3, #8]
  405220:	60c4      	str	r4, [r0, #12]
  405222:	4640      	mov	r0, r8
  405224:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405228:	f7ff baa2 	b.w	404770 <__malloc_unlock>
  40522c:	6895      	ldr	r5, [r2, #8]
  40522e:	4f3b      	ldr	r7, [pc, #236]	; (40531c <_free_r+0x1c0>)
  405230:	42bd      	cmp	r5, r7
  405232:	4403      	add	r3, r0
  405234:	d040      	beq.n	4052b8 <_free_r+0x15c>
  405236:	68d0      	ldr	r0, [r2, #12]
  405238:	60e8      	str	r0, [r5, #12]
  40523a:	f043 0201 	orr.w	r2, r3, #1
  40523e:	6085      	str	r5, [r0, #8]
  405240:	6062      	str	r2, [r4, #4]
  405242:	50e3      	str	r3, [r4, r3]
  405244:	e7b7      	b.n	4051b6 <_free_r+0x5a>
  405246:	07ff      	lsls	r7, r7, #31
  405248:	4403      	add	r3, r0
  40524a:	d407      	bmi.n	40525c <_free_r+0x100>
  40524c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405250:	1aa4      	subs	r4, r4, r2
  405252:	4413      	add	r3, r2
  405254:	68a0      	ldr	r0, [r4, #8]
  405256:	68e2      	ldr	r2, [r4, #12]
  405258:	60c2      	str	r2, [r0, #12]
  40525a:	6090      	str	r0, [r2, #8]
  40525c:	4a30      	ldr	r2, [pc, #192]	; (405320 <_free_r+0x1c4>)
  40525e:	6812      	ldr	r2, [r2, #0]
  405260:	f043 0001 	orr.w	r0, r3, #1
  405264:	4293      	cmp	r3, r2
  405266:	6060      	str	r0, [r4, #4]
  405268:	608c      	str	r4, [r1, #8]
  40526a:	d3b9      	bcc.n	4051e0 <_free_r+0x84>
  40526c:	4b2d      	ldr	r3, [pc, #180]	; (405324 <_free_r+0x1c8>)
  40526e:	4640      	mov	r0, r8
  405270:	6819      	ldr	r1, [r3, #0]
  405272:	f7ff ff23 	bl	4050bc <_malloc_trim_r>
  405276:	e7b3      	b.n	4051e0 <_free_r+0x84>
  405278:	4610      	mov	r0, r2
  40527a:	e7cd      	b.n	405218 <_free_r+0xbc>
  40527c:	1811      	adds	r1, r2, r0
  40527e:	6849      	ldr	r1, [r1, #4]
  405280:	07c9      	lsls	r1, r1, #31
  405282:	d444      	bmi.n	40530e <_free_r+0x1b2>
  405284:	6891      	ldr	r1, [r2, #8]
  405286:	68d2      	ldr	r2, [r2, #12]
  405288:	60ca      	str	r2, [r1, #12]
  40528a:	4403      	add	r3, r0
  40528c:	f043 0001 	orr.w	r0, r3, #1
  405290:	6091      	str	r1, [r2, #8]
  405292:	6060      	str	r0, [r4, #4]
  405294:	50e3      	str	r3, [r4, r3]
  405296:	e7a3      	b.n	4051e0 <_free_r+0x84>
  405298:	2a14      	cmp	r2, #20
  40529a:	d816      	bhi.n	4052ca <_free_r+0x16e>
  40529c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4052a0:	00ff      	lsls	r7, r7, #3
  4052a2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4052a6:	e7aa      	b.n	4051fe <_free_r+0xa2>
  4052a8:	10aa      	asrs	r2, r5, #2
  4052aa:	2301      	movs	r3, #1
  4052ac:	684d      	ldr	r5, [r1, #4]
  4052ae:	4093      	lsls	r3, r2
  4052b0:	432b      	orrs	r3, r5
  4052b2:	604b      	str	r3, [r1, #4]
  4052b4:	4603      	mov	r3, r0
  4052b6:	e7b0      	b.n	40521a <_free_r+0xbe>
  4052b8:	f043 0201 	orr.w	r2, r3, #1
  4052bc:	614c      	str	r4, [r1, #20]
  4052be:	610c      	str	r4, [r1, #16]
  4052c0:	60e5      	str	r5, [r4, #12]
  4052c2:	60a5      	str	r5, [r4, #8]
  4052c4:	6062      	str	r2, [r4, #4]
  4052c6:	50e3      	str	r3, [r4, r3]
  4052c8:	e78a      	b.n	4051e0 <_free_r+0x84>
  4052ca:	2a54      	cmp	r2, #84	; 0x54
  4052cc:	d806      	bhi.n	4052dc <_free_r+0x180>
  4052ce:	0b1a      	lsrs	r2, r3, #12
  4052d0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4052d4:	00ff      	lsls	r7, r7, #3
  4052d6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4052da:	e790      	b.n	4051fe <_free_r+0xa2>
  4052dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4052e0:	d806      	bhi.n	4052f0 <_free_r+0x194>
  4052e2:	0bda      	lsrs	r2, r3, #15
  4052e4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4052e8:	00ff      	lsls	r7, r7, #3
  4052ea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4052ee:	e786      	b.n	4051fe <_free_r+0xa2>
  4052f0:	f240 5054 	movw	r0, #1364	; 0x554
  4052f4:	4282      	cmp	r2, r0
  4052f6:	d806      	bhi.n	405306 <_free_r+0x1aa>
  4052f8:	0c9a      	lsrs	r2, r3, #18
  4052fa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4052fe:	00ff      	lsls	r7, r7, #3
  405300:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405304:	e77b      	b.n	4051fe <_free_r+0xa2>
  405306:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40530a:	257e      	movs	r5, #126	; 0x7e
  40530c:	e777      	b.n	4051fe <_free_r+0xa2>
  40530e:	f043 0101 	orr.w	r1, r3, #1
  405312:	6061      	str	r1, [r4, #4]
  405314:	6013      	str	r3, [r2, #0]
  405316:	e763      	b.n	4051e0 <_free_r+0x84>
  405318:	20400454 	.word	0x20400454
  40531c:	2040045c 	.word	0x2040045c
  405320:	20400860 	.word	0x20400860
  405324:	20400ca8 	.word	0x20400ca8

00405328 <__ascii_mbtowc>:
  405328:	b082      	sub	sp, #8
  40532a:	b149      	cbz	r1, 405340 <__ascii_mbtowc+0x18>
  40532c:	b15a      	cbz	r2, 405346 <__ascii_mbtowc+0x1e>
  40532e:	b16b      	cbz	r3, 40534c <__ascii_mbtowc+0x24>
  405330:	7813      	ldrb	r3, [r2, #0]
  405332:	600b      	str	r3, [r1, #0]
  405334:	7812      	ldrb	r2, [r2, #0]
  405336:	1c10      	adds	r0, r2, #0
  405338:	bf18      	it	ne
  40533a:	2001      	movne	r0, #1
  40533c:	b002      	add	sp, #8
  40533e:	4770      	bx	lr
  405340:	a901      	add	r1, sp, #4
  405342:	2a00      	cmp	r2, #0
  405344:	d1f3      	bne.n	40532e <__ascii_mbtowc+0x6>
  405346:	4610      	mov	r0, r2
  405348:	b002      	add	sp, #8
  40534a:	4770      	bx	lr
  40534c:	f06f 0001 	mvn.w	r0, #1
  405350:	e7f4      	b.n	40533c <__ascii_mbtowc+0x14>
  405352:	bf00      	nop

00405354 <memmove>:
  405354:	4288      	cmp	r0, r1
  405356:	b5f0      	push	{r4, r5, r6, r7, lr}
  405358:	d90d      	bls.n	405376 <memmove+0x22>
  40535a:	188b      	adds	r3, r1, r2
  40535c:	4298      	cmp	r0, r3
  40535e:	d20a      	bcs.n	405376 <memmove+0x22>
  405360:	1884      	adds	r4, r0, r2
  405362:	2a00      	cmp	r2, #0
  405364:	d051      	beq.n	40540a <memmove+0xb6>
  405366:	4622      	mov	r2, r4
  405368:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40536c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405370:	4299      	cmp	r1, r3
  405372:	d1f9      	bne.n	405368 <memmove+0x14>
  405374:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405376:	2a0f      	cmp	r2, #15
  405378:	d948      	bls.n	40540c <memmove+0xb8>
  40537a:	ea41 0300 	orr.w	r3, r1, r0
  40537e:	079b      	lsls	r3, r3, #30
  405380:	d146      	bne.n	405410 <memmove+0xbc>
  405382:	f100 0410 	add.w	r4, r0, #16
  405386:	f101 0310 	add.w	r3, r1, #16
  40538a:	4615      	mov	r5, r2
  40538c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405390:	f844 6c10 	str.w	r6, [r4, #-16]
  405394:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405398:	f844 6c0c 	str.w	r6, [r4, #-12]
  40539c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4053a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4053a4:	3d10      	subs	r5, #16
  4053a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4053aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4053ae:	2d0f      	cmp	r5, #15
  4053b0:	f103 0310 	add.w	r3, r3, #16
  4053b4:	f104 0410 	add.w	r4, r4, #16
  4053b8:	d8e8      	bhi.n	40538c <memmove+0x38>
  4053ba:	f1a2 0310 	sub.w	r3, r2, #16
  4053be:	f023 030f 	bic.w	r3, r3, #15
  4053c2:	f002 0e0f 	and.w	lr, r2, #15
  4053c6:	3310      	adds	r3, #16
  4053c8:	f1be 0f03 	cmp.w	lr, #3
  4053cc:	4419      	add	r1, r3
  4053ce:	4403      	add	r3, r0
  4053d0:	d921      	bls.n	405416 <memmove+0xc2>
  4053d2:	1f1e      	subs	r6, r3, #4
  4053d4:	460d      	mov	r5, r1
  4053d6:	4674      	mov	r4, lr
  4053d8:	3c04      	subs	r4, #4
  4053da:	f855 7b04 	ldr.w	r7, [r5], #4
  4053de:	f846 7f04 	str.w	r7, [r6, #4]!
  4053e2:	2c03      	cmp	r4, #3
  4053e4:	d8f8      	bhi.n	4053d8 <memmove+0x84>
  4053e6:	f1ae 0404 	sub.w	r4, lr, #4
  4053ea:	f024 0403 	bic.w	r4, r4, #3
  4053ee:	3404      	adds	r4, #4
  4053f0:	4421      	add	r1, r4
  4053f2:	4423      	add	r3, r4
  4053f4:	f002 0203 	and.w	r2, r2, #3
  4053f8:	b162      	cbz	r2, 405414 <memmove+0xc0>
  4053fa:	3b01      	subs	r3, #1
  4053fc:	440a      	add	r2, r1
  4053fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405402:	f803 4f01 	strb.w	r4, [r3, #1]!
  405406:	428a      	cmp	r2, r1
  405408:	d1f9      	bne.n	4053fe <memmove+0xaa>
  40540a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40540c:	4603      	mov	r3, r0
  40540e:	e7f3      	b.n	4053f8 <memmove+0xa4>
  405410:	4603      	mov	r3, r0
  405412:	e7f2      	b.n	4053fa <memmove+0xa6>
  405414:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405416:	4672      	mov	r2, lr
  405418:	e7ee      	b.n	4053f8 <memmove+0xa4>
  40541a:	bf00      	nop

0040541c <_realloc_r>:
  40541c:	2900      	cmp	r1, #0
  40541e:	f000 8095 	beq.w	40554c <_realloc_r+0x130>
  405422:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405426:	460d      	mov	r5, r1
  405428:	4616      	mov	r6, r2
  40542a:	b083      	sub	sp, #12
  40542c:	4680      	mov	r8, r0
  40542e:	f106 070b 	add.w	r7, r6, #11
  405432:	f7ff f997 	bl	404764 <__malloc_lock>
  405436:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40543a:	2f16      	cmp	r7, #22
  40543c:	f02e 0403 	bic.w	r4, lr, #3
  405440:	f1a5 0908 	sub.w	r9, r5, #8
  405444:	d83c      	bhi.n	4054c0 <_realloc_r+0xa4>
  405446:	2210      	movs	r2, #16
  405448:	4617      	mov	r7, r2
  40544a:	42be      	cmp	r6, r7
  40544c:	d83d      	bhi.n	4054ca <_realloc_r+0xae>
  40544e:	4294      	cmp	r4, r2
  405450:	da43      	bge.n	4054da <_realloc_r+0xbe>
  405452:	4bc4      	ldr	r3, [pc, #784]	; (405764 <_realloc_r+0x348>)
  405454:	6899      	ldr	r1, [r3, #8]
  405456:	eb09 0004 	add.w	r0, r9, r4
  40545a:	4288      	cmp	r0, r1
  40545c:	f000 80b4 	beq.w	4055c8 <_realloc_r+0x1ac>
  405460:	6843      	ldr	r3, [r0, #4]
  405462:	f023 0101 	bic.w	r1, r3, #1
  405466:	4401      	add	r1, r0
  405468:	6849      	ldr	r1, [r1, #4]
  40546a:	07c9      	lsls	r1, r1, #31
  40546c:	d54c      	bpl.n	405508 <_realloc_r+0xec>
  40546e:	f01e 0f01 	tst.w	lr, #1
  405472:	f000 809b 	beq.w	4055ac <_realloc_r+0x190>
  405476:	4631      	mov	r1, r6
  405478:	4640      	mov	r0, r8
  40547a:	f7fe fdd3 	bl	404024 <_malloc_r>
  40547e:	4606      	mov	r6, r0
  405480:	2800      	cmp	r0, #0
  405482:	d03a      	beq.n	4054fa <_realloc_r+0xde>
  405484:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405488:	f023 0301 	bic.w	r3, r3, #1
  40548c:	444b      	add	r3, r9
  40548e:	f1a0 0208 	sub.w	r2, r0, #8
  405492:	429a      	cmp	r2, r3
  405494:	f000 8121 	beq.w	4056da <_realloc_r+0x2be>
  405498:	1f22      	subs	r2, r4, #4
  40549a:	2a24      	cmp	r2, #36	; 0x24
  40549c:	f200 8107 	bhi.w	4056ae <_realloc_r+0x292>
  4054a0:	2a13      	cmp	r2, #19
  4054a2:	f200 80db 	bhi.w	40565c <_realloc_r+0x240>
  4054a6:	4603      	mov	r3, r0
  4054a8:	462a      	mov	r2, r5
  4054aa:	6811      	ldr	r1, [r2, #0]
  4054ac:	6019      	str	r1, [r3, #0]
  4054ae:	6851      	ldr	r1, [r2, #4]
  4054b0:	6059      	str	r1, [r3, #4]
  4054b2:	6892      	ldr	r2, [r2, #8]
  4054b4:	609a      	str	r2, [r3, #8]
  4054b6:	4629      	mov	r1, r5
  4054b8:	4640      	mov	r0, r8
  4054ba:	f7ff fe4f 	bl	40515c <_free_r>
  4054be:	e01c      	b.n	4054fa <_realloc_r+0xde>
  4054c0:	f027 0707 	bic.w	r7, r7, #7
  4054c4:	2f00      	cmp	r7, #0
  4054c6:	463a      	mov	r2, r7
  4054c8:	dabf      	bge.n	40544a <_realloc_r+0x2e>
  4054ca:	2600      	movs	r6, #0
  4054cc:	230c      	movs	r3, #12
  4054ce:	4630      	mov	r0, r6
  4054d0:	f8c8 3000 	str.w	r3, [r8]
  4054d4:	b003      	add	sp, #12
  4054d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054da:	462e      	mov	r6, r5
  4054dc:	1be3      	subs	r3, r4, r7
  4054de:	2b0f      	cmp	r3, #15
  4054e0:	d81e      	bhi.n	405520 <_realloc_r+0x104>
  4054e2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4054e6:	f003 0301 	and.w	r3, r3, #1
  4054ea:	4323      	orrs	r3, r4
  4054ec:	444c      	add	r4, r9
  4054ee:	f8c9 3004 	str.w	r3, [r9, #4]
  4054f2:	6863      	ldr	r3, [r4, #4]
  4054f4:	f043 0301 	orr.w	r3, r3, #1
  4054f8:	6063      	str	r3, [r4, #4]
  4054fa:	4640      	mov	r0, r8
  4054fc:	f7ff f938 	bl	404770 <__malloc_unlock>
  405500:	4630      	mov	r0, r6
  405502:	b003      	add	sp, #12
  405504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405508:	f023 0303 	bic.w	r3, r3, #3
  40550c:	18e1      	adds	r1, r4, r3
  40550e:	4291      	cmp	r1, r2
  405510:	db1f      	blt.n	405552 <_realloc_r+0x136>
  405512:	68c3      	ldr	r3, [r0, #12]
  405514:	6882      	ldr	r2, [r0, #8]
  405516:	462e      	mov	r6, r5
  405518:	60d3      	str	r3, [r2, #12]
  40551a:	460c      	mov	r4, r1
  40551c:	609a      	str	r2, [r3, #8]
  40551e:	e7dd      	b.n	4054dc <_realloc_r+0xc0>
  405520:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405524:	eb09 0107 	add.w	r1, r9, r7
  405528:	f002 0201 	and.w	r2, r2, #1
  40552c:	444c      	add	r4, r9
  40552e:	f043 0301 	orr.w	r3, r3, #1
  405532:	4317      	orrs	r7, r2
  405534:	f8c9 7004 	str.w	r7, [r9, #4]
  405538:	604b      	str	r3, [r1, #4]
  40553a:	6863      	ldr	r3, [r4, #4]
  40553c:	f043 0301 	orr.w	r3, r3, #1
  405540:	3108      	adds	r1, #8
  405542:	6063      	str	r3, [r4, #4]
  405544:	4640      	mov	r0, r8
  405546:	f7ff fe09 	bl	40515c <_free_r>
  40554a:	e7d6      	b.n	4054fa <_realloc_r+0xde>
  40554c:	4611      	mov	r1, r2
  40554e:	f7fe bd69 	b.w	404024 <_malloc_r>
  405552:	f01e 0f01 	tst.w	lr, #1
  405556:	d18e      	bne.n	405476 <_realloc_r+0x5a>
  405558:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40555c:	eba9 0a01 	sub.w	sl, r9, r1
  405560:	f8da 1004 	ldr.w	r1, [sl, #4]
  405564:	f021 0103 	bic.w	r1, r1, #3
  405568:	440b      	add	r3, r1
  40556a:	4423      	add	r3, r4
  40556c:	4293      	cmp	r3, r2
  40556e:	db25      	blt.n	4055bc <_realloc_r+0x1a0>
  405570:	68c2      	ldr	r2, [r0, #12]
  405572:	6881      	ldr	r1, [r0, #8]
  405574:	4656      	mov	r6, sl
  405576:	60ca      	str	r2, [r1, #12]
  405578:	6091      	str	r1, [r2, #8]
  40557a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40557e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405582:	1f22      	subs	r2, r4, #4
  405584:	2a24      	cmp	r2, #36	; 0x24
  405586:	60c1      	str	r1, [r0, #12]
  405588:	6088      	str	r0, [r1, #8]
  40558a:	f200 8094 	bhi.w	4056b6 <_realloc_r+0x29a>
  40558e:	2a13      	cmp	r2, #19
  405590:	d96f      	bls.n	405672 <_realloc_r+0x256>
  405592:	6829      	ldr	r1, [r5, #0]
  405594:	f8ca 1008 	str.w	r1, [sl, #8]
  405598:	6869      	ldr	r1, [r5, #4]
  40559a:	f8ca 100c 	str.w	r1, [sl, #12]
  40559e:	2a1b      	cmp	r2, #27
  4055a0:	f200 80a2 	bhi.w	4056e8 <_realloc_r+0x2cc>
  4055a4:	3508      	adds	r5, #8
  4055a6:	f10a 0210 	add.w	r2, sl, #16
  4055aa:	e063      	b.n	405674 <_realloc_r+0x258>
  4055ac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4055b0:	eba9 0a03 	sub.w	sl, r9, r3
  4055b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4055b8:	f021 0103 	bic.w	r1, r1, #3
  4055bc:	1863      	adds	r3, r4, r1
  4055be:	4293      	cmp	r3, r2
  4055c0:	f6ff af59 	blt.w	405476 <_realloc_r+0x5a>
  4055c4:	4656      	mov	r6, sl
  4055c6:	e7d8      	b.n	40557a <_realloc_r+0x15e>
  4055c8:	6841      	ldr	r1, [r0, #4]
  4055ca:	f021 0b03 	bic.w	fp, r1, #3
  4055ce:	44a3      	add	fp, r4
  4055d0:	f107 0010 	add.w	r0, r7, #16
  4055d4:	4583      	cmp	fp, r0
  4055d6:	da56      	bge.n	405686 <_realloc_r+0x26a>
  4055d8:	f01e 0f01 	tst.w	lr, #1
  4055dc:	f47f af4b 	bne.w	405476 <_realloc_r+0x5a>
  4055e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4055e4:	eba9 0a01 	sub.w	sl, r9, r1
  4055e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4055ec:	f021 0103 	bic.w	r1, r1, #3
  4055f0:	448b      	add	fp, r1
  4055f2:	4558      	cmp	r0, fp
  4055f4:	dce2      	bgt.n	4055bc <_realloc_r+0x1a0>
  4055f6:	4656      	mov	r6, sl
  4055f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4055fc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405600:	1f22      	subs	r2, r4, #4
  405602:	2a24      	cmp	r2, #36	; 0x24
  405604:	60c1      	str	r1, [r0, #12]
  405606:	6088      	str	r0, [r1, #8]
  405608:	f200 808f 	bhi.w	40572a <_realloc_r+0x30e>
  40560c:	2a13      	cmp	r2, #19
  40560e:	f240 808a 	bls.w	405726 <_realloc_r+0x30a>
  405612:	6829      	ldr	r1, [r5, #0]
  405614:	f8ca 1008 	str.w	r1, [sl, #8]
  405618:	6869      	ldr	r1, [r5, #4]
  40561a:	f8ca 100c 	str.w	r1, [sl, #12]
  40561e:	2a1b      	cmp	r2, #27
  405620:	f200 808a 	bhi.w	405738 <_realloc_r+0x31c>
  405624:	3508      	adds	r5, #8
  405626:	f10a 0210 	add.w	r2, sl, #16
  40562a:	6829      	ldr	r1, [r5, #0]
  40562c:	6011      	str	r1, [r2, #0]
  40562e:	6869      	ldr	r1, [r5, #4]
  405630:	6051      	str	r1, [r2, #4]
  405632:	68a9      	ldr	r1, [r5, #8]
  405634:	6091      	str	r1, [r2, #8]
  405636:	eb0a 0107 	add.w	r1, sl, r7
  40563a:	ebab 0207 	sub.w	r2, fp, r7
  40563e:	f042 0201 	orr.w	r2, r2, #1
  405642:	6099      	str	r1, [r3, #8]
  405644:	604a      	str	r2, [r1, #4]
  405646:	f8da 3004 	ldr.w	r3, [sl, #4]
  40564a:	f003 0301 	and.w	r3, r3, #1
  40564e:	431f      	orrs	r7, r3
  405650:	4640      	mov	r0, r8
  405652:	f8ca 7004 	str.w	r7, [sl, #4]
  405656:	f7ff f88b 	bl	404770 <__malloc_unlock>
  40565a:	e751      	b.n	405500 <_realloc_r+0xe4>
  40565c:	682b      	ldr	r3, [r5, #0]
  40565e:	6003      	str	r3, [r0, #0]
  405660:	686b      	ldr	r3, [r5, #4]
  405662:	6043      	str	r3, [r0, #4]
  405664:	2a1b      	cmp	r2, #27
  405666:	d82d      	bhi.n	4056c4 <_realloc_r+0x2a8>
  405668:	f100 0308 	add.w	r3, r0, #8
  40566c:	f105 0208 	add.w	r2, r5, #8
  405670:	e71b      	b.n	4054aa <_realloc_r+0x8e>
  405672:	4632      	mov	r2, r6
  405674:	6829      	ldr	r1, [r5, #0]
  405676:	6011      	str	r1, [r2, #0]
  405678:	6869      	ldr	r1, [r5, #4]
  40567a:	6051      	str	r1, [r2, #4]
  40567c:	68a9      	ldr	r1, [r5, #8]
  40567e:	6091      	str	r1, [r2, #8]
  405680:	461c      	mov	r4, r3
  405682:	46d1      	mov	r9, sl
  405684:	e72a      	b.n	4054dc <_realloc_r+0xc0>
  405686:	eb09 0107 	add.w	r1, r9, r7
  40568a:	ebab 0b07 	sub.w	fp, fp, r7
  40568e:	f04b 0201 	orr.w	r2, fp, #1
  405692:	6099      	str	r1, [r3, #8]
  405694:	604a      	str	r2, [r1, #4]
  405696:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40569a:	f003 0301 	and.w	r3, r3, #1
  40569e:	431f      	orrs	r7, r3
  4056a0:	4640      	mov	r0, r8
  4056a2:	f845 7c04 	str.w	r7, [r5, #-4]
  4056a6:	f7ff f863 	bl	404770 <__malloc_unlock>
  4056aa:	462e      	mov	r6, r5
  4056ac:	e728      	b.n	405500 <_realloc_r+0xe4>
  4056ae:	4629      	mov	r1, r5
  4056b0:	f7ff fe50 	bl	405354 <memmove>
  4056b4:	e6ff      	b.n	4054b6 <_realloc_r+0x9a>
  4056b6:	4629      	mov	r1, r5
  4056b8:	4630      	mov	r0, r6
  4056ba:	461c      	mov	r4, r3
  4056bc:	46d1      	mov	r9, sl
  4056be:	f7ff fe49 	bl	405354 <memmove>
  4056c2:	e70b      	b.n	4054dc <_realloc_r+0xc0>
  4056c4:	68ab      	ldr	r3, [r5, #8]
  4056c6:	6083      	str	r3, [r0, #8]
  4056c8:	68eb      	ldr	r3, [r5, #12]
  4056ca:	60c3      	str	r3, [r0, #12]
  4056cc:	2a24      	cmp	r2, #36	; 0x24
  4056ce:	d017      	beq.n	405700 <_realloc_r+0x2e4>
  4056d0:	f100 0310 	add.w	r3, r0, #16
  4056d4:	f105 0210 	add.w	r2, r5, #16
  4056d8:	e6e7      	b.n	4054aa <_realloc_r+0x8e>
  4056da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4056de:	f023 0303 	bic.w	r3, r3, #3
  4056e2:	441c      	add	r4, r3
  4056e4:	462e      	mov	r6, r5
  4056e6:	e6f9      	b.n	4054dc <_realloc_r+0xc0>
  4056e8:	68a9      	ldr	r1, [r5, #8]
  4056ea:	f8ca 1010 	str.w	r1, [sl, #16]
  4056ee:	68e9      	ldr	r1, [r5, #12]
  4056f0:	f8ca 1014 	str.w	r1, [sl, #20]
  4056f4:	2a24      	cmp	r2, #36	; 0x24
  4056f6:	d00c      	beq.n	405712 <_realloc_r+0x2f6>
  4056f8:	3510      	adds	r5, #16
  4056fa:	f10a 0218 	add.w	r2, sl, #24
  4056fe:	e7b9      	b.n	405674 <_realloc_r+0x258>
  405700:	692b      	ldr	r3, [r5, #16]
  405702:	6103      	str	r3, [r0, #16]
  405704:	696b      	ldr	r3, [r5, #20]
  405706:	6143      	str	r3, [r0, #20]
  405708:	f105 0218 	add.w	r2, r5, #24
  40570c:	f100 0318 	add.w	r3, r0, #24
  405710:	e6cb      	b.n	4054aa <_realloc_r+0x8e>
  405712:	692a      	ldr	r2, [r5, #16]
  405714:	f8ca 2018 	str.w	r2, [sl, #24]
  405718:	696a      	ldr	r2, [r5, #20]
  40571a:	f8ca 201c 	str.w	r2, [sl, #28]
  40571e:	3518      	adds	r5, #24
  405720:	f10a 0220 	add.w	r2, sl, #32
  405724:	e7a6      	b.n	405674 <_realloc_r+0x258>
  405726:	4632      	mov	r2, r6
  405728:	e77f      	b.n	40562a <_realloc_r+0x20e>
  40572a:	4629      	mov	r1, r5
  40572c:	4630      	mov	r0, r6
  40572e:	9301      	str	r3, [sp, #4]
  405730:	f7ff fe10 	bl	405354 <memmove>
  405734:	9b01      	ldr	r3, [sp, #4]
  405736:	e77e      	b.n	405636 <_realloc_r+0x21a>
  405738:	68a9      	ldr	r1, [r5, #8]
  40573a:	f8ca 1010 	str.w	r1, [sl, #16]
  40573e:	68e9      	ldr	r1, [r5, #12]
  405740:	f8ca 1014 	str.w	r1, [sl, #20]
  405744:	2a24      	cmp	r2, #36	; 0x24
  405746:	d003      	beq.n	405750 <_realloc_r+0x334>
  405748:	3510      	adds	r5, #16
  40574a:	f10a 0218 	add.w	r2, sl, #24
  40574e:	e76c      	b.n	40562a <_realloc_r+0x20e>
  405750:	692a      	ldr	r2, [r5, #16]
  405752:	f8ca 2018 	str.w	r2, [sl, #24]
  405756:	696a      	ldr	r2, [r5, #20]
  405758:	f8ca 201c 	str.w	r2, [sl, #28]
  40575c:	3518      	adds	r5, #24
  40575e:	f10a 0220 	add.w	r2, sl, #32
  405762:	e762      	b.n	40562a <_realloc_r+0x20e>
  405764:	20400454 	.word	0x20400454

00405768 <__ascii_wctomb>:
  405768:	b121      	cbz	r1, 405774 <__ascii_wctomb+0xc>
  40576a:	2aff      	cmp	r2, #255	; 0xff
  40576c:	d804      	bhi.n	405778 <__ascii_wctomb+0x10>
  40576e:	700a      	strb	r2, [r1, #0]
  405770:	2001      	movs	r0, #1
  405772:	4770      	bx	lr
  405774:	4608      	mov	r0, r1
  405776:	4770      	bx	lr
  405778:	238a      	movs	r3, #138	; 0x8a
  40577a:	6003      	str	r3, [r0, #0]
  40577c:	f04f 30ff 	mov.w	r0, #4294967295
  405780:	4770      	bx	lr
  405782:	bf00      	nop

00405784 <__aeabi_drsub>:
  405784:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405788:	e002      	b.n	405790 <__adddf3>
  40578a:	bf00      	nop

0040578c <__aeabi_dsub>:
  40578c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405790 <__adddf3>:
  405790:	b530      	push	{r4, r5, lr}
  405792:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405796:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40579a:	ea94 0f05 	teq	r4, r5
  40579e:	bf08      	it	eq
  4057a0:	ea90 0f02 	teqeq	r0, r2
  4057a4:	bf1f      	itttt	ne
  4057a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4057aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4057ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4057b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4057b6:	f000 80e2 	beq.w	40597e <__adddf3+0x1ee>
  4057ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4057be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4057c2:	bfb8      	it	lt
  4057c4:	426d      	neglt	r5, r5
  4057c6:	dd0c      	ble.n	4057e2 <__adddf3+0x52>
  4057c8:	442c      	add	r4, r5
  4057ca:	ea80 0202 	eor.w	r2, r0, r2
  4057ce:	ea81 0303 	eor.w	r3, r1, r3
  4057d2:	ea82 0000 	eor.w	r0, r2, r0
  4057d6:	ea83 0101 	eor.w	r1, r3, r1
  4057da:	ea80 0202 	eor.w	r2, r0, r2
  4057de:	ea81 0303 	eor.w	r3, r1, r3
  4057e2:	2d36      	cmp	r5, #54	; 0x36
  4057e4:	bf88      	it	hi
  4057e6:	bd30      	pophi	{r4, r5, pc}
  4057e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4057ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4057f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4057f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4057f8:	d002      	beq.n	405800 <__adddf3+0x70>
  4057fa:	4240      	negs	r0, r0
  4057fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405800:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405804:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405808:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40580c:	d002      	beq.n	405814 <__adddf3+0x84>
  40580e:	4252      	negs	r2, r2
  405810:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405814:	ea94 0f05 	teq	r4, r5
  405818:	f000 80a7 	beq.w	40596a <__adddf3+0x1da>
  40581c:	f1a4 0401 	sub.w	r4, r4, #1
  405820:	f1d5 0e20 	rsbs	lr, r5, #32
  405824:	db0d      	blt.n	405842 <__adddf3+0xb2>
  405826:	fa02 fc0e 	lsl.w	ip, r2, lr
  40582a:	fa22 f205 	lsr.w	r2, r2, r5
  40582e:	1880      	adds	r0, r0, r2
  405830:	f141 0100 	adc.w	r1, r1, #0
  405834:	fa03 f20e 	lsl.w	r2, r3, lr
  405838:	1880      	adds	r0, r0, r2
  40583a:	fa43 f305 	asr.w	r3, r3, r5
  40583e:	4159      	adcs	r1, r3
  405840:	e00e      	b.n	405860 <__adddf3+0xd0>
  405842:	f1a5 0520 	sub.w	r5, r5, #32
  405846:	f10e 0e20 	add.w	lr, lr, #32
  40584a:	2a01      	cmp	r2, #1
  40584c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405850:	bf28      	it	cs
  405852:	f04c 0c02 	orrcs.w	ip, ip, #2
  405856:	fa43 f305 	asr.w	r3, r3, r5
  40585a:	18c0      	adds	r0, r0, r3
  40585c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405860:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405864:	d507      	bpl.n	405876 <__adddf3+0xe6>
  405866:	f04f 0e00 	mov.w	lr, #0
  40586a:	f1dc 0c00 	rsbs	ip, ip, #0
  40586e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405872:	eb6e 0101 	sbc.w	r1, lr, r1
  405876:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40587a:	d31b      	bcc.n	4058b4 <__adddf3+0x124>
  40587c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405880:	d30c      	bcc.n	40589c <__adddf3+0x10c>
  405882:	0849      	lsrs	r1, r1, #1
  405884:	ea5f 0030 	movs.w	r0, r0, rrx
  405888:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40588c:	f104 0401 	add.w	r4, r4, #1
  405890:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405894:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405898:	f080 809a 	bcs.w	4059d0 <__adddf3+0x240>
  40589c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4058a0:	bf08      	it	eq
  4058a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4058a6:	f150 0000 	adcs.w	r0, r0, #0
  4058aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4058ae:	ea41 0105 	orr.w	r1, r1, r5
  4058b2:	bd30      	pop	{r4, r5, pc}
  4058b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4058b8:	4140      	adcs	r0, r0
  4058ba:	eb41 0101 	adc.w	r1, r1, r1
  4058be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4058c2:	f1a4 0401 	sub.w	r4, r4, #1
  4058c6:	d1e9      	bne.n	40589c <__adddf3+0x10c>
  4058c8:	f091 0f00 	teq	r1, #0
  4058cc:	bf04      	itt	eq
  4058ce:	4601      	moveq	r1, r0
  4058d0:	2000      	moveq	r0, #0
  4058d2:	fab1 f381 	clz	r3, r1
  4058d6:	bf08      	it	eq
  4058d8:	3320      	addeq	r3, #32
  4058da:	f1a3 030b 	sub.w	r3, r3, #11
  4058de:	f1b3 0220 	subs.w	r2, r3, #32
  4058e2:	da0c      	bge.n	4058fe <__adddf3+0x16e>
  4058e4:	320c      	adds	r2, #12
  4058e6:	dd08      	ble.n	4058fa <__adddf3+0x16a>
  4058e8:	f102 0c14 	add.w	ip, r2, #20
  4058ec:	f1c2 020c 	rsb	r2, r2, #12
  4058f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4058f4:	fa21 f102 	lsr.w	r1, r1, r2
  4058f8:	e00c      	b.n	405914 <__adddf3+0x184>
  4058fa:	f102 0214 	add.w	r2, r2, #20
  4058fe:	bfd8      	it	le
  405900:	f1c2 0c20 	rsble	ip, r2, #32
  405904:	fa01 f102 	lsl.w	r1, r1, r2
  405908:	fa20 fc0c 	lsr.w	ip, r0, ip
  40590c:	bfdc      	itt	le
  40590e:	ea41 010c 	orrle.w	r1, r1, ip
  405912:	4090      	lslle	r0, r2
  405914:	1ae4      	subs	r4, r4, r3
  405916:	bfa2      	ittt	ge
  405918:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40591c:	4329      	orrge	r1, r5
  40591e:	bd30      	popge	{r4, r5, pc}
  405920:	ea6f 0404 	mvn.w	r4, r4
  405924:	3c1f      	subs	r4, #31
  405926:	da1c      	bge.n	405962 <__adddf3+0x1d2>
  405928:	340c      	adds	r4, #12
  40592a:	dc0e      	bgt.n	40594a <__adddf3+0x1ba>
  40592c:	f104 0414 	add.w	r4, r4, #20
  405930:	f1c4 0220 	rsb	r2, r4, #32
  405934:	fa20 f004 	lsr.w	r0, r0, r4
  405938:	fa01 f302 	lsl.w	r3, r1, r2
  40593c:	ea40 0003 	orr.w	r0, r0, r3
  405940:	fa21 f304 	lsr.w	r3, r1, r4
  405944:	ea45 0103 	orr.w	r1, r5, r3
  405948:	bd30      	pop	{r4, r5, pc}
  40594a:	f1c4 040c 	rsb	r4, r4, #12
  40594e:	f1c4 0220 	rsb	r2, r4, #32
  405952:	fa20 f002 	lsr.w	r0, r0, r2
  405956:	fa01 f304 	lsl.w	r3, r1, r4
  40595a:	ea40 0003 	orr.w	r0, r0, r3
  40595e:	4629      	mov	r1, r5
  405960:	bd30      	pop	{r4, r5, pc}
  405962:	fa21 f004 	lsr.w	r0, r1, r4
  405966:	4629      	mov	r1, r5
  405968:	bd30      	pop	{r4, r5, pc}
  40596a:	f094 0f00 	teq	r4, #0
  40596e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405972:	bf06      	itte	eq
  405974:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405978:	3401      	addeq	r4, #1
  40597a:	3d01      	subne	r5, #1
  40597c:	e74e      	b.n	40581c <__adddf3+0x8c>
  40597e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405982:	bf18      	it	ne
  405984:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405988:	d029      	beq.n	4059de <__adddf3+0x24e>
  40598a:	ea94 0f05 	teq	r4, r5
  40598e:	bf08      	it	eq
  405990:	ea90 0f02 	teqeq	r0, r2
  405994:	d005      	beq.n	4059a2 <__adddf3+0x212>
  405996:	ea54 0c00 	orrs.w	ip, r4, r0
  40599a:	bf04      	itt	eq
  40599c:	4619      	moveq	r1, r3
  40599e:	4610      	moveq	r0, r2
  4059a0:	bd30      	pop	{r4, r5, pc}
  4059a2:	ea91 0f03 	teq	r1, r3
  4059a6:	bf1e      	ittt	ne
  4059a8:	2100      	movne	r1, #0
  4059aa:	2000      	movne	r0, #0
  4059ac:	bd30      	popne	{r4, r5, pc}
  4059ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4059b2:	d105      	bne.n	4059c0 <__adddf3+0x230>
  4059b4:	0040      	lsls	r0, r0, #1
  4059b6:	4149      	adcs	r1, r1
  4059b8:	bf28      	it	cs
  4059ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4059be:	bd30      	pop	{r4, r5, pc}
  4059c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4059c4:	bf3c      	itt	cc
  4059c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4059ca:	bd30      	popcc	{r4, r5, pc}
  4059cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4059d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4059d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4059d8:	f04f 0000 	mov.w	r0, #0
  4059dc:	bd30      	pop	{r4, r5, pc}
  4059de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4059e2:	bf1a      	itte	ne
  4059e4:	4619      	movne	r1, r3
  4059e6:	4610      	movne	r0, r2
  4059e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4059ec:	bf1c      	itt	ne
  4059ee:	460b      	movne	r3, r1
  4059f0:	4602      	movne	r2, r0
  4059f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4059f6:	bf06      	itte	eq
  4059f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4059fc:	ea91 0f03 	teqeq	r1, r3
  405a00:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405a04:	bd30      	pop	{r4, r5, pc}
  405a06:	bf00      	nop

00405a08 <__aeabi_ui2d>:
  405a08:	f090 0f00 	teq	r0, #0
  405a0c:	bf04      	itt	eq
  405a0e:	2100      	moveq	r1, #0
  405a10:	4770      	bxeq	lr
  405a12:	b530      	push	{r4, r5, lr}
  405a14:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405a18:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405a1c:	f04f 0500 	mov.w	r5, #0
  405a20:	f04f 0100 	mov.w	r1, #0
  405a24:	e750      	b.n	4058c8 <__adddf3+0x138>
  405a26:	bf00      	nop

00405a28 <__aeabi_i2d>:
  405a28:	f090 0f00 	teq	r0, #0
  405a2c:	bf04      	itt	eq
  405a2e:	2100      	moveq	r1, #0
  405a30:	4770      	bxeq	lr
  405a32:	b530      	push	{r4, r5, lr}
  405a34:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405a38:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405a3c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405a40:	bf48      	it	mi
  405a42:	4240      	negmi	r0, r0
  405a44:	f04f 0100 	mov.w	r1, #0
  405a48:	e73e      	b.n	4058c8 <__adddf3+0x138>
  405a4a:	bf00      	nop

00405a4c <__aeabi_f2d>:
  405a4c:	0042      	lsls	r2, r0, #1
  405a4e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405a52:	ea4f 0131 	mov.w	r1, r1, rrx
  405a56:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405a5a:	bf1f      	itttt	ne
  405a5c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405a60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405a64:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405a68:	4770      	bxne	lr
  405a6a:	f092 0f00 	teq	r2, #0
  405a6e:	bf14      	ite	ne
  405a70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405a74:	4770      	bxeq	lr
  405a76:	b530      	push	{r4, r5, lr}
  405a78:	f44f 7460 	mov.w	r4, #896	; 0x380
  405a7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405a80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405a84:	e720      	b.n	4058c8 <__adddf3+0x138>
  405a86:	bf00      	nop

00405a88 <__aeabi_ul2d>:
  405a88:	ea50 0201 	orrs.w	r2, r0, r1
  405a8c:	bf08      	it	eq
  405a8e:	4770      	bxeq	lr
  405a90:	b530      	push	{r4, r5, lr}
  405a92:	f04f 0500 	mov.w	r5, #0
  405a96:	e00a      	b.n	405aae <__aeabi_l2d+0x16>

00405a98 <__aeabi_l2d>:
  405a98:	ea50 0201 	orrs.w	r2, r0, r1
  405a9c:	bf08      	it	eq
  405a9e:	4770      	bxeq	lr
  405aa0:	b530      	push	{r4, r5, lr}
  405aa2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405aa6:	d502      	bpl.n	405aae <__aeabi_l2d+0x16>
  405aa8:	4240      	negs	r0, r0
  405aaa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405aae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ab2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405ab6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405aba:	f43f aedc 	beq.w	405876 <__adddf3+0xe6>
  405abe:	f04f 0203 	mov.w	r2, #3
  405ac2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405ac6:	bf18      	it	ne
  405ac8:	3203      	addne	r2, #3
  405aca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405ace:	bf18      	it	ne
  405ad0:	3203      	addne	r2, #3
  405ad2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405ad6:	f1c2 0320 	rsb	r3, r2, #32
  405ada:	fa00 fc03 	lsl.w	ip, r0, r3
  405ade:	fa20 f002 	lsr.w	r0, r0, r2
  405ae2:	fa01 fe03 	lsl.w	lr, r1, r3
  405ae6:	ea40 000e 	orr.w	r0, r0, lr
  405aea:	fa21 f102 	lsr.w	r1, r1, r2
  405aee:	4414      	add	r4, r2
  405af0:	e6c1      	b.n	405876 <__adddf3+0xe6>
  405af2:	bf00      	nop

00405af4 <__aeabi_dmul>:
  405af4:	b570      	push	{r4, r5, r6, lr}
  405af6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405afa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405afe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405b02:	bf1d      	ittte	ne
  405b04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405b08:	ea94 0f0c 	teqne	r4, ip
  405b0c:	ea95 0f0c 	teqne	r5, ip
  405b10:	f000 f8de 	bleq	405cd0 <__aeabi_dmul+0x1dc>
  405b14:	442c      	add	r4, r5
  405b16:	ea81 0603 	eor.w	r6, r1, r3
  405b1a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405b1e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405b22:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405b26:	bf18      	it	ne
  405b28:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405b2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405b30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405b34:	d038      	beq.n	405ba8 <__aeabi_dmul+0xb4>
  405b36:	fba0 ce02 	umull	ip, lr, r0, r2
  405b3a:	f04f 0500 	mov.w	r5, #0
  405b3e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405b42:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405b46:	fbe0 e503 	umlal	lr, r5, r0, r3
  405b4a:	f04f 0600 	mov.w	r6, #0
  405b4e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405b52:	f09c 0f00 	teq	ip, #0
  405b56:	bf18      	it	ne
  405b58:	f04e 0e01 	orrne.w	lr, lr, #1
  405b5c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405b60:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405b64:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405b68:	d204      	bcs.n	405b74 <__aeabi_dmul+0x80>
  405b6a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405b6e:	416d      	adcs	r5, r5
  405b70:	eb46 0606 	adc.w	r6, r6, r6
  405b74:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405b78:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405b7c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405b80:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405b84:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405b88:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405b8c:	bf88      	it	hi
  405b8e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405b92:	d81e      	bhi.n	405bd2 <__aeabi_dmul+0xde>
  405b94:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405b98:	bf08      	it	eq
  405b9a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405b9e:	f150 0000 	adcs.w	r0, r0, #0
  405ba2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405ba6:	bd70      	pop	{r4, r5, r6, pc}
  405ba8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405bac:	ea46 0101 	orr.w	r1, r6, r1
  405bb0:	ea40 0002 	orr.w	r0, r0, r2
  405bb4:	ea81 0103 	eor.w	r1, r1, r3
  405bb8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405bbc:	bfc2      	ittt	gt
  405bbe:	ebd4 050c 	rsbsgt	r5, r4, ip
  405bc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405bc6:	bd70      	popgt	{r4, r5, r6, pc}
  405bc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405bcc:	f04f 0e00 	mov.w	lr, #0
  405bd0:	3c01      	subs	r4, #1
  405bd2:	f300 80ab 	bgt.w	405d2c <__aeabi_dmul+0x238>
  405bd6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405bda:	bfde      	ittt	le
  405bdc:	2000      	movle	r0, #0
  405bde:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405be2:	bd70      	pople	{r4, r5, r6, pc}
  405be4:	f1c4 0400 	rsb	r4, r4, #0
  405be8:	3c20      	subs	r4, #32
  405bea:	da35      	bge.n	405c58 <__aeabi_dmul+0x164>
  405bec:	340c      	adds	r4, #12
  405bee:	dc1b      	bgt.n	405c28 <__aeabi_dmul+0x134>
  405bf0:	f104 0414 	add.w	r4, r4, #20
  405bf4:	f1c4 0520 	rsb	r5, r4, #32
  405bf8:	fa00 f305 	lsl.w	r3, r0, r5
  405bfc:	fa20 f004 	lsr.w	r0, r0, r4
  405c00:	fa01 f205 	lsl.w	r2, r1, r5
  405c04:	ea40 0002 	orr.w	r0, r0, r2
  405c08:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405c0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405c10:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405c14:	fa21 f604 	lsr.w	r6, r1, r4
  405c18:	eb42 0106 	adc.w	r1, r2, r6
  405c1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c20:	bf08      	it	eq
  405c22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c26:	bd70      	pop	{r4, r5, r6, pc}
  405c28:	f1c4 040c 	rsb	r4, r4, #12
  405c2c:	f1c4 0520 	rsb	r5, r4, #32
  405c30:	fa00 f304 	lsl.w	r3, r0, r4
  405c34:	fa20 f005 	lsr.w	r0, r0, r5
  405c38:	fa01 f204 	lsl.w	r2, r1, r4
  405c3c:	ea40 0002 	orr.w	r0, r0, r2
  405c40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405c44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405c48:	f141 0100 	adc.w	r1, r1, #0
  405c4c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c50:	bf08      	it	eq
  405c52:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c56:	bd70      	pop	{r4, r5, r6, pc}
  405c58:	f1c4 0520 	rsb	r5, r4, #32
  405c5c:	fa00 f205 	lsl.w	r2, r0, r5
  405c60:	ea4e 0e02 	orr.w	lr, lr, r2
  405c64:	fa20 f304 	lsr.w	r3, r0, r4
  405c68:	fa01 f205 	lsl.w	r2, r1, r5
  405c6c:	ea43 0302 	orr.w	r3, r3, r2
  405c70:	fa21 f004 	lsr.w	r0, r1, r4
  405c74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405c78:	fa21 f204 	lsr.w	r2, r1, r4
  405c7c:	ea20 0002 	bic.w	r0, r0, r2
  405c80:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405c84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405c88:	bf08      	it	eq
  405c8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405c8e:	bd70      	pop	{r4, r5, r6, pc}
  405c90:	f094 0f00 	teq	r4, #0
  405c94:	d10f      	bne.n	405cb6 <__aeabi_dmul+0x1c2>
  405c96:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405c9a:	0040      	lsls	r0, r0, #1
  405c9c:	eb41 0101 	adc.w	r1, r1, r1
  405ca0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405ca4:	bf08      	it	eq
  405ca6:	3c01      	subeq	r4, #1
  405ca8:	d0f7      	beq.n	405c9a <__aeabi_dmul+0x1a6>
  405caa:	ea41 0106 	orr.w	r1, r1, r6
  405cae:	f095 0f00 	teq	r5, #0
  405cb2:	bf18      	it	ne
  405cb4:	4770      	bxne	lr
  405cb6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405cba:	0052      	lsls	r2, r2, #1
  405cbc:	eb43 0303 	adc.w	r3, r3, r3
  405cc0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405cc4:	bf08      	it	eq
  405cc6:	3d01      	subeq	r5, #1
  405cc8:	d0f7      	beq.n	405cba <__aeabi_dmul+0x1c6>
  405cca:	ea43 0306 	orr.w	r3, r3, r6
  405cce:	4770      	bx	lr
  405cd0:	ea94 0f0c 	teq	r4, ip
  405cd4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405cd8:	bf18      	it	ne
  405cda:	ea95 0f0c 	teqne	r5, ip
  405cde:	d00c      	beq.n	405cfa <__aeabi_dmul+0x206>
  405ce0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ce4:	bf18      	it	ne
  405ce6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405cea:	d1d1      	bne.n	405c90 <__aeabi_dmul+0x19c>
  405cec:	ea81 0103 	eor.w	r1, r1, r3
  405cf0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405cf4:	f04f 0000 	mov.w	r0, #0
  405cf8:	bd70      	pop	{r4, r5, r6, pc}
  405cfa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405cfe:	bf06      	itte	eq
  405d00:	4610      	moveq	r0, r2
  405d02:	4619      	moveq	r1, r3
  405d04:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405d08:	d019      	beq.n	405d3e <__aeabi_dmul+0x24a>
  405d0a:	ea94 0f0c 	teq	r4, ip
  405d0e:	d102      	bne.n	405d16 <__aeabi_dmul+0x222>
  405d10:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405d14:	d113      	bne.n	405d3e <__aeabi_dmul+0x24a>
  405d16:	ea95 0f0c 	teq	r5, ip
  405d1a:	d105      	bne.n	405d28 <__aeabi_dmul+0x234>
  405d1c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405d20:	bf1c      	itt	ne
  405d22:	4610      	movne	r0, r2
  405d24:	4619      	movne	r1, r3
  405d26:	d10a      	bne.n	405d3e <__aeabi_dmul+0x24a>
  405d28:	ea81 0103 	eor.w	r1, r1, r3
  405d2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405d30:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405d34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405d38:	f04f 0000 	mov.w	r0, #0
  405d3c:	bd70      	pop	{r4, r5, r6, pc}
  405d3e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405d42:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405d46:	bd70      	pop	{r4, r5, r6, pc}

00405d48 <__aeabi_ddiv>:
  405d48:	b570      	push	{r4, r5, r6, lr}
  405d4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405d52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405d56:	bf1d      	ittte	ne
  405d58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d5c:	ea94 0f0c 	teqne	r4, ip
  405d60:	ea95 0f0c 	teqne	r5, ip
  405d64:	f000 f8a7 	bleq	405eb6 <__aeabi_ddiv+0x16e>
  405d68:	eba4 0405 	sub.w	r4, r4, r5
  405d6c:	ea81 0e03 	eor.w	lr, r1, r3
  405d70:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405d74:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405d78:	f000 8088 	beq.w	405e8c <__aeabi_ddiv+0x144>
  405d7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405d80:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405d84:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405d88:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405d8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405d90:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405d94:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405d98:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405d9c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405da0:	429d      	cmp	r5, r3
  405da2:	bf08      	it	eq
  405da4:	4296      	cmpeq	r6, r2
  405da6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405daa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405dae:	d202      	bcs.n	405db6 <__aeabi_ddiv+0x6e>
  405db0:	085b      	lsrs	r3, r3, #1
  405db2:	ea4f 0232 	mov.w	r2, r2, rrx
  405db6:	1ab6      	subs	r6, r6, r2
  405db8:	eb65 0503 	sbc.w	r5, r5, r3
  405dbc:	085b      	lsrs	r3, r3, #1
  405dbe:	ea4f 0232 	mov.w	r2, r2, rrx
  405dc2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405dc6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405dca:	ebb6 0e02 	subs.w	lr, r6, r2
  405dce:	eb75 0e03 	sbcs.w	lr, r5, r3
  405dd2:	bf22      	ittt	cs
  405dd4:	1ab6      	subcs	r6, r6, r2
  405dd6:	4675      	movcs	r5, lr
  405dd8:	ea40 000c 	orrcs.w	r0, r0, ip
  405ddc:	085b      	lsrs	r3, r3, #1
  405dde:	ea4f 0232 	mov.w	r2, r2, rrx
  405de2:	ebb6 0e02 	subs.w	lr, r6, r2
  405de6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405dea:	bf22      	ittt	cs
  405dec:	1ab6      	subcs	r6, r6, r2
  405dee:	4675      	movcs	r5, lr
  405df0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405df4:	085b      	lsrs	r3, r3, #1
  405df6:	ea4f 0232 	mov.w	r2, r2, rrx
  405dfa:	ebb6 0e02 	subs.w	lr, r6, r2
  405dfe:	eb75 0e03 	sbcs.w	lr, r5, r3
  405e02:	bf22      	ittt	cs
  405e04:	1ab6      	subcs	r6, r6, r2
  405e06:	4675      	movcs	r5, lr
  405e08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405e0c:	085b      	lsrs	r3, r3, #1
  405e0e:	ea4f 0232 	mov.w	r2, r2, rrx
  405e12:	ebb6 0e02 	subs.w	lr, r6, r2
  405e16:	eb75 0e03 	sbcs.w	lr, r5, r3
  405e1a:	bf22      	ittt	cs
  405e1c:	1ab6      	subcs	r6, r6, r2
  405e1e:	4675      	movcs	r5, lr
  405e20:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405e24:	ea55 0e06 	orrs.w	lr, r5, r6
  405e28:	d018      	beq.n	405e5c <__aeabi_ddiv+0x114>
  405e2a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405e2e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405e32:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405e36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405e3a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405e3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405e42:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405e46:	d1c0      	bne.n	405dca <__aeabi_ddiv+0x82>
  405e48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e4c:	d10b      	bne.n	405e66 <__aeabi_ddiv+0x11e>
  405e4e:	ea41 0100 	orr.w	r1, r1, r0
  405e52:	f04f 0000 	mov.w	r0, #0
  405e56:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405e5a:	e7b6      	b.n	405dca <__aeabi_ddiv+0x82>
  405e5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e60:	bf04      	itt	eq
  405e62:	4301      	orreq	r1, r0
  405e64:	2000      	moveq	r0, #0
  405e66:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405e6a:	bf88      	it	hi
  405e6c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405e70:	f63f aeaf 	bhi.w	405bd2 <__aeabi_dmul+0xde>
  405e74:	ebb5 0c03 	subs.w	ip, r5, r3
  405e78:	bf04      	itt	eq
  405e7a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405e7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405e82:	f150 0000 	adcs.w	r0, r0, #0
  405e86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405e8a:	bd70      	pop	{r4, r5, r6, pc}
  405e8c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405e90:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405e94:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405e98:	bfc2      	ittt	gt
  405e9a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405e9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405ea2:	bd70      	popgt	{r4, r5, r6, pc}
  405ea4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405ea8:	f04f 0e00 	mov.w	lr, #0
  405eac:	3c01      	subs	r4, #1
  405eae:	e690      	b.n	405bd2 <__aeabi_dmul+0xde>
  405eb0:	ea45 0e06 	orr.w	lr, r5, r6
  405eb4:	e68d      	b.n	405bd2 <__aeabi_dmul+0xde>
  405eb6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405eba:	ea94 0f0c 	teq	r4, ip
  405ebe:	bf08      	it	eq
  405ec0:	ea95 0f0c 	teqeq	r5, ip
  405ec4:	f43f af3b 	beq.w	405d3e <__aeabi_dmul+0x24a>
  405ec8:	ea94 0f0c 	teq	r4, ip
  405ecc:	d10a      	bne.n	405ee4 <__aeabi_ddiv+0x19c>
  405ece:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405ed2:	f47f af34 	bne.w	405d3e <__aeabi_dmul+0x24a>
  405ed6:	ea95 0f0c 	teq	r5, ip
  405eda:	f47f af25 	bne.w	405d28 <__aeabi_dmul+0x234>
  405ede:	4610      	mov	r0, r2
  405ee0:	4619      	mov	r1, r3
  405ee2:	e72c      	b.n	405d3e <__aeabi_dmul+0x24a>
  405ee4:	ea95 0f0c 	teq	r5, ip
  405ee8:	d106      	bne.n	405ef8 <__aeabi_ddiv+0x1b0>
  405eea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405eee:	f43f aefd 	beq.w	405cec <__aeabi_dmul+0x1f8>
  405ef2:	4610      	mov	r0, r2
  405ef4:	4619      	mov	r1, r3
  405ef6:	e722      	b.n	405d3e <__aeabi_dmul+0x24a>
  405ef8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405efc:	bf18      	it	ne
  405efe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f02:	f47f aec5 	bne.w	405c90 <__aeabi_dmul+0x19c>
  405f06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405f0a:	f47f af0d 	bne.w	405d28 <__aeabi_dmul+0x234>
  405f0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405f12:	f47f aeeb 	bne.w	405cec <__aeabi_dmul+0x1f8>
  405f16:	e712      	b.n	405d3e <__aeabi_dmul+0x24a>

00405f18 <__gedf2>:
  405f18:	f04f 3cff 	mov.w	ip, #4294967295
  405f1c:	e006      	b.n	405f2c <__cmpdf2+0x4>
  405f1e:	bf00      	nop

00405f20 <__ledf2>:
  405f20:	f04f 0c01 	mov.w	ip, #1
  405f24:	e002      	b.n	405f2c <__cmpdf2+0x4>
  405f26:	bf00      	nop

00405f28 <__cmpdf2>:
  405f28:	f04f 0c01 	mov.w	ip, #1
  405f2c:	f84d cd04 	str.w	ip, [sp, #-4]!
  405f30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f3c:	bf18      	it	ne
  405f3e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405f42:	d01b      	beq.n	405f7c <__cmpdf2+0x54>
  405f44:	b001      	add	sp, #4
  405f46:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405f4a:	bf0c      	ite	eq
  405f4c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405f50:	ea91 0f03 	teqne	r1, r3
  405f54:	bf02      	ittt	eq
  405f56:	ea90 0f02 	teqeq	r0, r2
  405f5a:	2000      	moveq	r0, #0
  405f5c:	4770      	bxeq	lr
  405f5e:	f110 0f00 	cmn.w	r0, #0
  405f62:	ea91 0f03 	teq	r1, r3
  405f66:	bf58      	it	pl
  405f68:	4299      	cmppl	r1, r3
  405f6a:	bf08      	it	eq
  405f6c:	4290      	cmpeq	r0, r2
  405f6e:	bf2c      	ite	cs
  405f70:	17d8      	asrcs	r0, r3, #31
  405f72:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405f76:	f040 0001 	orr.w	r0, r0, #1
  405f7a:	4770      	bx	lr
  405f7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405f80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f84:	d102      	bne.n	405f8c <__cmpdf2+0x64>
  405f86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405f8a:	d107      	bne.n	405f9c <__cmpdf2+0x74>
  405f8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405f90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f94:	d1d6      	bne.n	405f44 <__cmpdf2+0x1c>
  405f96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405f9a:	d0d3      	beq.n	405f44 <__cmpdf2+0x1c>
  405f9c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405fa0:	4770      	bx	lr
  405fa2:	bf00      	nop

00405fa4 <__aeabi_cdrcmple>:
  405fa4:	4684      	mov	ip, r0
  405fa6:	4610      	mov	r0, r2
  405fa8:	4662      	mov	r2, ip
  405faa:	468c      	mov	ip, r1
  405fac:	4619      	mov	r1, r3
  405fae:	4663      	mov	r3, ip
  405fb0:	e000      	b.n	405fb4 <__aeabi_cdcmpeq>
  405fb2:	bf00      	nop

00405fb4 <__aeabi_cdcmpeq>:
  405fb4:	b501      	push	{r0, lr}
  405fb6:	f7ff ffb7 	bl	405f28 <__cmpdf2>
  405fba:	2800      	cmp	r0, #0
  405fbc:	bf48      	it	mi
  405fbe:	f110 0f00 	cmnmi.w	r0, #0
  405fc2:	bd01      	pop	{r0, pc}

00405fc4 <__aeabi_dcmpeq>:
  405fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405fc8:	f7ff fff4 	bl	405fb4 <__aeabi_cdcmpeq>
  405fcc:	bf0c      	ite	eq
  405fce:	2001      	moveq	r0, #1
  405fd0:	2000      	movne	r0, #0
  405fd2:	f85d fb08 	ldr.w	pc, [sp], #8
  405fd6:	bf00      	nop

00405fd8 <__aeabi_dcmplt>:
  405fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  405fdc:	f7ff ffea 	bl	405fb4 <__aeabi_cdcmpeq>
  405fe0:	bf34      	ite	cc
  405fe2:	2001      	movcc	r0, #1
  405fe4:	2000      	movcs	r0, #0
  405fe6:	f85d fb08 	ldr.w	pc, [sp], #8
  405fea:	bf00      	nop

00405fec <__aeabi_dcmple>:
  405fec:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ff0:	f7ff ffe0 	bl	405fb4 <__aeabi_cdcmpeq>
  405ff4:	bf94      	ite	ls
  405ff6:	2001      	movls	r0, #1
  405ff8:	2000      	movhi	r0, #0
  405ffa:	f85d fb08 	ldr.w	pc, [sp], #8
  405ffe:	bf00      	nop

00406000 <__aeabi_dcmpge>:
  406000:	f84d ed08 	str.w	lr, [sp, #-8]!
  406004:	f7ff ffce 	bl	405fa4 <__aeabi_cdrcmple>
  406008:	bf94      	ite	ls
  40600a:	2001      	movls	r0, #1
  40600c:	2000      	movhi	r0, #0
  40600e:	f85d fb08 	ldr.w	pc, [sp], #8
  406012:	bf00      	nop

00406014 <__aeabi_dcmpgt>:
  406014:	f84d ed08 	str.w	lr, [sp, #-8]!
  406018:	f7ff ffc4 	bl	405fa4 <__aeabi_cdrcmple>
  40601c:	bf34      	ite	cc
  40601e:	2001      	movcc	r0, #1
  406020:	2000      	movcs	r0, #0
  406022:	f85d fb08 	ldr.w	pc, [sp], #8
  406026:	bf00      	nop

00406028 <__aeabi_dcmpun>:
  406028:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40602c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406030:	d102      	bne.n	406038 <__aeabi_dcmpun+0x10>
  406032:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406036:	d10a      	bne.n	40604e <__aeabi_dcmpun+0x26>
  406038:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40603c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406040:	d102      	bne.n	406048 <__aeabi_dcmpun+0x20>
  406042:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406046:	d102      	bne.n	40604e <__aeabi_dcmpun+0x26>
  406048:	f04f 0000 	mov.w	r0, #0
  40604c:	4770      	bx	lr
  40604e:	f04f 0001 	mov.w	r0, #1
  406052:	4770      	bx	lr

00406054 <__aeabi_d2iz>:
  406054:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406058:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40605c:	d215      	bcs.n	40608a <__aeabi_d2iz+0x36>
  40605e:	d511      	bpl.n	406084 <__aeabi_d2iz+0x30>
  406060:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406064:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406068:	d912      	bls.n	406090 <__aeabi_d2iz+0x3c>
  40606a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40606e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406072:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406076:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40607a:	fa23 f002 	lsr.w	r0, r3, r2
  40607e:	bf18      	it	ne
  406080:	4240      	negne	r0, r0
  406082:	4770      	bx	lr
  406084:	f04f 0000 	mov.w	r0, #0
  406088:	4770      	bx	lr
  40608a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40608e:	d105      	bne.n	40609c <__aeabi_d2iz+0x48>
  406090:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406094:	bf08      	it	eq
  406096:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40609a:	4770      	bx	lr
  40609c:	f04f 0000 	mov.w	r0, #0
  4060a0:	4770      	bx	lr
  4060a2:	bf00      	nop

004060a4 <__aeabi_uldivmod>:
  4060a4:	b953      	cbnz	r3, 4060bc <__aeabi_uldivmod+0x18>
  4060a6:	b94a      	cbnz	r2, 4060bc <__aeabi_uldivmod+0x18>
  4060a8:	2900      	cmp	r1, #0
  4060aa:	bf08      	it	eq
  4060ac:	2800      	cmpeq	r0, #0
  4060ae:	bf1c      	itt	ne
  4060b0:	f04f 31ff 	movne.w	r1, #4294967295
  4060b4:	f04f 30ff 	movne.w	r0, #4294967295
  4060b8:	f000 b97a 	b.w	4063b0 <__aeabi_idiv0>
  4060bc:	f1ad 0c08 	sub.w	ip, sp, #8
  4060c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4060c4:	f000 f806 	bl	4060d4 <__udivmoddi4>
  4060c8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4060cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4060d0:	b004      	add	sp, #16
  4060d2:	4770      	bx	lr

004060d4 <__udivmoddi4>:
  4060d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4060d8:	468c      	mov	ip, r1
  4060da:	460d      	mov	r5, r1
  4060dc:	4604      	mov	r4, r0
  4060de:	9e08      	ldr	r6, [sp, #32]
  4060e0:	2b00      	cmp	r3, #0
  4060e2:	d151      	bne.n	406188 <__udivmoddi4+0xb4>
  4060e4:	428a      	cmp	r2, r1
  4060e6:	4617      	mov	r7, r2
  4060e8:	d96d      	bls.n	4061c6 <__udivmoddi4+0xf2>
  4060ea:	fab2 fe82 	clz	lr, r2
  4060ee:	f1be 0f00 	cmp.w	lr, #0
  4060f2:	d00b      	beq.n	40610c <__udivmoddi4+0x38>
  4060f4:	f1ce 0c20 	rsb	ip, lr, #32
  4060f8:	fa01 f50e 	lsl.w	r5, r1, lr
  4060fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  406100:	fa02 f70e 	lsl.w	r7, r2, lr
  406104:	ea4c 0c05 	orr.w	ip, ip, r5
  406108:	fa00 f40e 	lsl.w	r4, r0, lr
  40610c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406110:	0c25      	lsrs	r5, r4, #16
  406112:	fbbc f8fa 	udiv	r8, ip, sl
  406116:	fa1f f987 	uxth.w	r9, r7
  40611a:	fb0a cc18 	mls	ip, sl, r8, ip
  40611e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406122:	fb08 f309 	mul.w	r3, r8, r9
  406126:	42ab      	cmp	r3, r5
  406128:	d90a      	bls.n	406140 <__udivmoddi4+0x6c>
  40612a:	19ed      	adds	r5, r5, r7
  40612c:	f108 32ff 	add.w	r2, r8, #4294967295
  406130:	f080 8123 	bcs.w	40637a <__udivmoddi4+0x2a6>
  406134:	42ab      	cmp	r3, r5
  406136:	f240 8120 	bls.w	40637a <__udivmoddi4+0x2a6>
  40613a:	f1a8 0802 	sub.w	r8, r8, #2
  40613e:	443d      	add	r5, r7
  406140:	1aed      	subs	r5, r5, r3
  406142:	b2a4      	uxth	r4, r4
  406144:	fbb5 f0fa 	udiv	r0, r5, sl
  406148:	fb0a 5510 	mls	r5, sl, r0, r5
  40614c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406150:	fb00 f909 	mul.w	r9, r0, r9
  406154:	45a1      	cmp	r9, r4
  406156:	d909      	bls.n	40616c <__udivmoddi4+0x98>
  406158:	19e4      	adds	r4, r4, r7
  40615a:	f100 33ff 	add.w	r3, r0, #4294967295
  40615e:	f080 810a 	bcs.w	406376 <__udivmoddi4+0x2a2>
  406162:	45a1      	cmp	r9, r4
  406164:	f240 8107 	bls.w	406376 <__udivmoddi4+0x2a2>
  406168:	3802      	subs	r0, #2
  40616a:	443c      	add	r4, r7
  40616c:	eba4 0409 	sub.w	r4, r4, r9
  406170:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406174:	2100      	movs	r1, #0
  406176:	2e00      	cmp	r6, #0
  406178:	d061      	beq.n	40623e <__udivmoddi4+0x16a>
  40617a:	fa24 f40e 	lsr.w	r4, r4, lr
  40617e:	2300      	movs	r3, #0
  406180:	6034      	str	r4, [r6, #0]
  406182:	6073      	str	r3, [r6, #4]
  406184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406188:	428b      	cmp	r3, r1
  40618a:	d907      	bls.n	40619c <__udivmoddi4+0xc8>
  40618c:	2e00      	cmp	r6, #0
  40618e:	d054      	beq.n	40623a <__udivmoddi4+0x166>
  406190:	2100      	movs	r1, #0
  406192:	e886 0021 	stmia.w	r6, {r0, r5}
  406196:	4608      	mov	r0, r1
  406198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40619c:	fab3 f183 	clz	r1, r3
  4061a0:	2900      	cmp	r1, #0
  4061a2:	f040 808e 	bne.w	4062c2 <__udivmoddi4+0x1ee>
  4061a6:	42ab      	cmp	r3, r5
  4061a8:	d302      	bcc.n	4061b0 <__udivmoddi4+0xdc>
  4061aa:	4282      	cmp	r2, r0
  4061ac:	f200 80fa 	bhi.w	4063a4 <__udivmoddi4+0x2d0>
  4061b0:	1a84      	subs	r4, r0, r2
  4061b2:	eb65 0503 	sbc.w	r5, r5, r3
  4061b6:	2001      	movs	r0, #1
  4061b8:	46ac      	mov	ip, r5
  4061ba:	2e00      	cmp	r6, #0
  4061bc:	d03f      	beq.n	40623e <__udivmoddi4+0x16a>
  4061be:	e886 1010 	stmia.w	r6, {r4, ip}
  4061c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4061c6:	b912      	cbnz	r2, 4061ce <__udivmoddi4+0xfa>
  4061c8:	2701      	movs	r7, #1
  4061ca:	fbb7 f7f2 	udiv	r7, r7, r2
  4061ce:	fab7 fe87 	clz	lr, r7
  4061d2:	f1be 0f00 	cmp.w	lr, #0
  4061d6:	d134      	bne.n	406242 <__udivmoddi4+0x16e>
  4061d8:	1beb      	subs	r3, r5, r7
  4061da:	0c3a      	lsrs	r2, r7, #16
  4061dc:	fa1f fc87 	uxth.w	ip, r7
  4061e0:	2101      	movs	r1, #1
  4061e2:	fbb3 f8f2 	udiv	r8, r3, r2
  4061e6:	0c25      	lsrs	r5, r4, #16
  4061e8:	fb02 3318 	mls	r3, r2, r8, r3
  4061ec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4061f0:	fb0c f308 	mul.w	r3, ip, r8
  4061f4:	42ab      	cmp	r3, r5
  4061f6:	d907      	bls.n	406208 <__udivmoddi4+0x134>
  4061f8:	19ed      	adds	r5, r5, r7
  4061fa:	f108 30ff 	add.w	r0, r8, #4294967295
  4061fe:	d202      	bcs.n	406206 <__udivmoddi4+0x132>
  406200:	42ab      	cmp	r3, r5
  406202:	f200 80d1 	bhi.w	4063a8 <__udivmoddi4+0x2d4>
  406206:	4680      	mov	r8, r0
  406208:	1aed      	subs	r5, r5, r3
  40620a:	b2a3      	uxth	r3, r4
  40620c:	fbb5 f0f2 	udiv	r0, r5, r2
  406210:	fb02 5510 	mls	r5, r2, r0, r5
  406214:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406218:	fb0c fc00 	mul.w	ip, ip, r0
  40621c:	45a4      	cmp	ip, r4
  40621e:	d907      	bls.n	406230 <__udivmoddi4+0x15c>
  406220:	19e4      	adds	r4, r4, r7
  406222:	f100 33ff 	add.w	r3, r0, #4294967295
  406226:	d202      	bcs.n	40622e <__udivmoddi4+0x15a>
  406228:	45a4      	cmp	ip, r4
  40622a:	f200 80b8 	bhi.w	40639e <__udivmoddi4+0x2ca>
  40622e:	4618      	mov	r0, r3
  406230:	eba4 040c 	sub.w	r4, r4, ip
  406234:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406238:	e79d      	b.n	406176 <__udivmoddi4+0xa2>
  40623a:	4631      	mov	r1, r6
  40623c:	4630      	mov	r0, r6
  40623e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406242:	f1ce 0420 	rsb	r4, lr, #32
  406246:	fa05 f30e 	lsl.w	r3, r5, lr
  40624a:	fa07 f70e 	lsl.w	r7, r7, lr
  40624e:	fa20 f804 	lsr.w	r8, r0, r4
  406252:	0c3a      	lsrs	r2, r7, #16
  406254:	fa25 f404 	lsr.w	r4, r5, r4
  406258:	ea48 0803 	orr.w	r8, r8, r3
  40625c:	fbb4 f1f2 	udiv	r1, r4, r2
  406260:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406264:	fb02 4411 	mls	r4, r2, r1, r4
  406268:	fa1f fc87 	uxth.w	ip, r7
  40626c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406270:	fb01 f30c 	mul.w	r3, r1, ip
  406274:	42ab      	cmp	r3, r5
  406276:	fa00 f40e 	lsl.w	r4, r0, lr
  40627a:	d909      	bls.n	406290 <__udivmoddi4+0x1bc>
  40627c:	19ed      	adds	r5, r5, r7
  40627e:	f101 30ff 	add.w	r0, r1, #4294967295
  406282:	f080 808a 	bcs.w	40639a <__udivmoddi4+0x2c6>
  406286:	42ab      	cmp	r3, r5
  406288:	f240 8087 	bls.w	40639a <__udivmoddi4+0x2c6>
  40628c:	3902      	subs	r1, #2
  40628e:	443d      	add	r5, r7
  406290:	1aeb      	subs	r3, r5, r3
  406292:	fa1f f588 	uxth.w	r5, r8
  406296:	fbb3 f0f2 	udiv	r0, r3, r2
  40629a:	fb02 3310 	mls	r3, r2, r0, r3
  40629e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4062a2:	fb00 f30c 	mul.w	r3, r0, ip
  4062a6:	42ab      	cmp	r3, r5
  4062a8:	d907      	bls.n	4062ba <__udivmoddi4+0x1e6>
  4062aa:	19ed      	adds	r5, r5, r7
  4062ac:	f100 38ff 	add.w	r8, r0, #4294967295
  4062b0:	d26f      	bcs.n	406392 <__udivmoddi4+0x2be>
  4062b2:	42ab      	cmp	r3, r5
  4062b4:	d96d      	bls.n	406392 <__udivmoddi4+0x2be>
  4062b6:	3802      	subs	r0, #2
  4062b8:	443d      	add	r5, r7
  4062ba:	1aeb      	subs	r3, r5, r3
  4062bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4062c0:	e78f      	b.n	4061e2 <__udivmoddi4+0x10e>
  4062c2:	f1c1 0720 	rsb	r7, r1, #32
  4062c6:	fa22 f807 	lsr.w	r8, r2, r7
  4062ca:	408b      	lsls	r3, r1
  4062cc:	fa05 f401 	lsl.w	r4, r5, r1
  4062d0:	ea48 0303 	orr.w	r3, r8, r3
  4062d4:	fa20 fe07 	lsr.w	lr, r0, r7
  4062d8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4062dc:	40fd      	lsrs	r5, r7
  4062de:	ea4e 0e04 	orr.w	lr, lr, r4
  4062e2:	fbb5 f9fc 	udiv	r9, r5, ip
  4062e6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4062ea:	fb0c 5519 	mls	r5, ip, r9, r5
  4062ee:	fa1f f883 	uxth.w	r8, r3
  4062f2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4062f6:	fb09 f408 	mul.w	r4, r9, r8
  4062fa:	42ac      	cmp	r4, r5
  4062fc:	fa02 f201 	lsl.w	r2, r2, r1
  406300:	fa00 fa01 	lsl.w	sl, r0, r1
  406304:	d908      	bls.n	406318 <__udivmoddi4+0x244>
  406306:	18ed      	adds	r5, r5, r3
  406308:	f109 30ff 	add.w	r0, r9, #4294967295
  40630c:	d243      	bcs.n	406396 <__udivmoddi4+0x2c2>
  40630e:	42ac      	cmp	r4, r5
  406310:	d941      	bls.n	406396 <__udivmoddi4+0x2c2>
  406312:	f1a9 0902 	sub.w	r9, r9, #2
  406316:	441d      	add	r5, r3
  406318:	1b2d      	subs	r5, r5, r4
  40631a:	fa1f fe8e 	uxth.w	lr, lr
  40631e:	fbb5 f0fc 	udiv	r0, r5, ip
  406322:	fb0c 5510 	mls	r5, ip, r0, r5
  406326:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40632a:	fb00 f808 	mul.w	r8, r0, r8
  40632e:	45a0      	cmp	r8, r4
  406330:	d907      	bls.n	406342 <__udivmoddi4+0x26e>
  406332:	18e4      	adds	r4, r4, r3
  406334:	f100 35ff 	add.w	r5, r0, #4294967295
  406338:	d229      	bcs.n	40638e <__udivmoddi4+0x2ba>
  40633a:	45a0      	cmp	r8, r4
  40633c:	d927      	bls.n	40638e <__udivmoddi4+0x2ba>
  40633e:	3802      	subs	r0, #2
  406340:	441c      	add	r4, r3
  406342:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406346:	eba4 0408 	sub.w	r4, r4, r8
  40634a:	fba0 8902 	umull	r8, r9, r0, r2
  40634e:	454c      	cmp	r4, r9
  406350:	46c6      	mov	lr, r8
  406352:	464d      	mov	r5, r9
  406354:	d315      	bcc.n	406382 <__udivmoddi4+0x2ae>
  406356:	d012      	beq.n	40637e <__udivmoddi4+0x2aa>
  406358:	b156      	cbz	r6, 406370 <__udivmoddi4+0x29c>
  40635a:	ebba 030e 	subs.w	r3, sl, lr
  40635e:	eb64 0405 	sbc.w	r4, r4, r5
  406362:	fa04 f707 	lsl.w	r7, r4, r7
  406366:	40cb      	lsrs	r3, r1
  406368:	431f      	orrs	r7, r3
  40636a:	40cc      	lsrs	r4, r1
  40636c:	6037      	str	r7, [r6, #0]
  40636e:	6074      	str	r4, [r6, #4]
  406370:	2100      	movs	r1, #0
  406372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406376:	4618      	mov	r0, r3
  406378:	e6f8      	b.n	40616c <__udivmoddi4+0x98>
  40637a:	4690      	mov	r8, r2
  40637c:	e6e0      	b.n	406140 <__udivmoddi4+0x6c>
  40637e:	45c2      	cmp	sl, r8
  406380:	d2ea      	bcs.n	406358 <__udivmoddi4+0x284>
  406382:	ebb8 0e02 	subs.w	lr, r8, r2
  406386:	eb69 0503 	sbc.w	r5, r9, r3
  40638a:	3801      	subs	r0, #1
  40638c:	e7e4      	b.n	406358 <__udivmoddi4+0x284>
  40638e:	4628      	mov	r0, r5
  406390:	e7d7      	b.n	406342 <__udivmoddi4+0x26e>
  406392:	4640      	mov	r0, r8
  406394:	e791      	b.n	4062ba <__udivmoddi4+0x1e6>
  406396:	4681      	mov	r9, r0
  406398:	e7be      	b.n	406318 <__udivmoddi4+0x244>
  40639a:	4601      	mov	r1, r0
  40639c:	e778      	b.n	406290 <__udivmoddi4+0x1bc>
  40639e:	3802      	subs	r0, #2
  4063a0:	443c      	add	r4, r7
  4063a2:	e745      	b.n	406230 <__udivmoddi4+0x15c>
  4063a4:	4608      	mov	r0, r1
  4063a6:	e708      	b.n	4061ba <__udivmoddi4+0xe6>
  4063a8:	f1a8 0802 	sub.w	r8, r8, #2
  4063ac:	443d      	add	r5, r7
  4063ae:	e72b      	b.n	406208 <__udivmoddi4+0x134>

004063b0 <__aeabi_idiv0>:
  4063b0:	4770      	bx	lr
  4063b2:	bf00      	nop

004063b4 <sysfont_glyphs>:
	...
  4063d4:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4063e4:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4063f4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  40640c:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  40641c:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  40642c:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406444:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406454:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406464:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  40647c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406498:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4064a8:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4064b8:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4064c8:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4064f0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406518:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406528:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40654c:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40655c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40656c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  40657c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406594:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4065a4:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4065b4:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4065cc:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4065dc:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4065ec:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406604:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406614:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406624:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  40663c:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  40664c:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  40665c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406674:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406684:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406694:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  4066b0:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  4066c0:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4066d0:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4066ec:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406704:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  40671c:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  40672c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  40673c:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406754:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406764:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406774:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  40678c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  40679c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  4067ac:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4067c4:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4067d4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4067e4:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4067fc:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  40680c:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  40681c:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406834:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406844:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406854:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  40686c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  40687c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  40688c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  4068a4:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  4068b4:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4068c4:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  4068dc:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4068ec:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4068fc:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406914:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406924:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406934:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  40694c:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  40695c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  40696c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406984:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406994:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  4069a4:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  4069bc:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4069cc:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  4069dc:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4069f4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406a04:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406a14:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406a2c:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406a3c:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406a4c:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406a64:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406a74:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406a84:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406aac:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406abc:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406ad8:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406af0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406b00:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406b10:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406b28:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406b38:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406b48:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406b60:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406b70:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406b80:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406b90:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406ba0:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406bb0:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406bc0:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406bd0:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406be0:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406bf0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406c08:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406c18:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406c28:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406c44:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406c60:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406c7c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406c8c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406c9c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406cb4:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406cd0:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406cec:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406d08:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406d24:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406d40:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406d5c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406d78:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406d88:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406d98:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406da8:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406db8:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406dc8:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406dd8:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406de8:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406df8:	0000 0000 07e6 0000 0004 0000 0006 0000     ................
  406e08:	0001 0000 0010 0000 0000 0000 0000 0000     ................
  406e18:	3025 6432 253a 3230 3a64 3025 6432 0000     %02d:%02d:%02d..

00406e28 <_global_impure_ptr>:
  406e28:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406e38:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406e48:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406e58:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406e68:	296c 0000 0030 0000                         l)..0...

00406e70 <blanks.7223>:
  406e70:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406e80 <zeroes.7224>:
  406e80:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406e90:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406ea0 <__mprec_bigtens>:
  406ea0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406eb0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406ec0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406ec8 <__mprec_tens>:
  406ec8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406ed8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406ee8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406ef8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406f08:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406f18:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406f28:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406f38:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406f48:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406f58:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406f68:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406f78:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406f88:	9db4 79d9 7843 44ea                         ...yCx.D

00406f90 <p05.6055>:
  406f90:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406fa0:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406fac <_ctype_>:
  406fac:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406fbc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406fcc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406fdc:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406fec:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406ffc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40700c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40701c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40702c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004070b0 <_init>:
  4070b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4070b2:	bf00      	nop
  4070b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4070b6:	bc08      	pop	{r3}
  4070b8:	469e      	mov	lr, r3
  4070ba:	4770      	bx	lr

004070bc <__init_array_start>:
  4070bc:	0040302d 	.word	0x0040302d

004070c0 <__frame_dummy_init_array_entry>:
  4070c0:	00400165                                e.@.

004070c4 <_fini>:
  4070c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4070c6:	bf00      	nop
  4070c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4070ca:	bc08      	pop	{r3}
  4070cc:	469e      	mov	lr, r3
  4070ce:	4770      	bx	lr

004070d0 <__fini_array_start>:
  4070d0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 63b4 0040 0e0a 7d20               .....c@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cac 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5769 0040 5329 0040 0000 0000 6fac 0040     iW@.)S@......o@.
20400954:	6fa8 0040 6e4c 0040 6e4c 0040 6e4c 0040     .o@.Ln@.Ln@.Ln@.
20400964:	6e4c 0040 6e4c 0040 6e4c 0040 6e4c 0040     Ln@.Ln@.Ln@.Ln@.
20400974:	6e4c 0040 6e4c 0040 ffff ffff ffff ffff     Ln@.Ln@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
