INFO-FLOW: Workspace /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1 opened at Mon Mar 11 09:37:38 CET 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.13 sec.
Execute   set_part virtex7 
INFO: [HLS 200-1510] Running: set_part virtex7 
Execute     create_platform virtex7 -board  
DBG:HLSDevice: Trying to load device library: /home/bruno/Documents/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/bruno/Documents/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command     create_platform done; 2.71 sec.
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 2.93 sec.
Execute   create_clock -period 50MHz 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
Execute     ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 751.695 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm_no_taffoin2.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gemm_no_taffoin2.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang gemm_no_taffoin2.c -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top mm -name=mm 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/all.directive.json -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang-tidy.loop-label.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.62 seconds. CPU system time: 0.5 seconds. Elapsed time: 1.11 seconds; current allocated memory: 753.004 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.g.bc"  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.g.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.07 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.07 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.11 sec.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mm -mllvm -hls-db-dir -mllvm /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.56 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_11' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:100:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_8' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:83:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_9' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:87:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_11' (gemm_no_taffoin2.c:100:21) in function 'mm' completely with a factor of 16 (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_8' (gemm_no_taffoin2.c:83:19) in function 'mm' completely with a factor of 16 (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_9' (gemm_no_taffoin2.c:87:30) in function 'mm' completely with a factor of 16 (gemm_no_taffoin2.c:44:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_87_9' (gemm_no_taffoin2.c:87:30) in function 'mm' has been removed because the loop is unrolled completely (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'A' due to pipeline pragma (gemm_no_taffoin2.c:82:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'D' due to pipeline pragma (gemm_no_taffoin2.c:82:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 8 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (gemm_no_taffoin2.c:52:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.52 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.22 seconds; current allocated memory: 753.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.629 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.0.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 755.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.1.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 755.949 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.1.bc to /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_6' (gemm_no_taffoin2.c:66) in function 'mm' automatically.
Command         transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 780.215 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.2.bc -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_5' (gemm_no_taffoin2.c:65:31) in function 'mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'D' (gemm_no_taffoin2.c:67:23)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (gemm_no_taffoin2.c:93:31)
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 800.863 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.5 sec.
Command     elaborate done; 6.84 sec.
Execute     ap_eval exec zip -j /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
Execute       ap_set_top_model mm 
Execute       get_model_list mm -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mm 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_97_10 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_81_7 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Model list for configure: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_81_7 mm_Pipeline_VITIS_LOOP_97_10 mm
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_81_7 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_81_7 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_81_7 
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_97_10 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_97_10 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_97_10 
INFO-FLOW: Configuring Module : mm ...
Execute       set_default_model mm 
Execute       apply_spec_resource_limit mm 
INFO-FLOW: Model list for preprocess: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_81_7 mm_Pipeline_VITIS_LOOP_97_10 mm
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_81_7 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_81_7 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_81_7 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_81_7 
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_97_10 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_97_10 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_97_10 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_97_10 
INFO-FLOW: Preprocessing Module: mm ...
Execute       set_default_model mm 
Execute       cdfg_preprocess -model mm 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for synthesis: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_81_7 mm_Pipeline_VITIS_LOOP_97_10 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_5_VITIS_LOOP_66_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_5_VITIS_LOOP_66_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 803.070 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       bind -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 803.070 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_81_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_81_7 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_81_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 39, loop 'VITIS_LOOP_81_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.52 seconds; current allocated memory: 810.996 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.47 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_81_7.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_81_7 
Execute       bind -model mm_Pipeline_VITIS_LOOP_81_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 810.996 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 4.69 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_81_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_97_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_97_10 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_97_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_10'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_97_10' (loop 'VITIS_LOOP_97_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:101) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_97_10' (loop 'VITIS_LOOP_97_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:101) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_97_10' (loop 'VITIS_LOOP_97_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:101) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_97_10' (loop 'VITIS_LOOP_97_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:101) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_97_10' (loop 'VITIS_LOOP_97_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('sum_write_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:101) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_97_10' (loop 'VITIS_LOOP_97_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('sum_write_ln97', gemm_no_taffoin2.c:97) of variable 'sum', gemm_no_taffoin2.c:101 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:101) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'VITIS_LOOP_97_10'
WARNING: [HLS 200-871] Estimated clock period (25.714ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'mm_Pipeline_VITIS_LOOP_97_10' consists of the following:	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [36]  (12.9 ns)
	'fadd' operation ('sum', gemm_no_taffoin2.c:101) [39]  (12.9 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.46 seconds; current allocated memory: 810.996 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_97_10.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_97_10 
Execute       bind -model mm_Pipeline_VITIS_LOOP_97_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 810.996 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_97_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm 
Execute       schedule -model mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 810.996 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.sched.adb -f 
INFO-FLOW: Finish scheduling mm.
Execute       set_default_model mm 
Execute       bind -model mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 811.590 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.45 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.bind.adb -f 
INFO-FLOW: Finish binding mm.
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_81_7 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_97_10 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for RTL generation: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_81_7 mm_Pipeline_VITIS_LOOP_97_10 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' pipeline 'VITIS_LOOP_65_5_VITIS_LOOP_66_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0 seconds. Elapsed time: 3.48 seconds; current allocated memory: 811.777 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.adb 
Execute       db_write -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_81_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_81_7 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_81_7' pipeline 'VITIS_LOOP_81_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mm_Pipeline_VITIS_LOOP_81_7' is 21161 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 257 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 358 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_81_7'.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 830.453 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_81_7 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_81_7 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_81_7 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_81_7 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_81_7 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_81_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.54 sec.
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_81_7 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_81_7_csynth.xml 
Command       syn_report done; 1.12 sec.
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_81_7 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 5.65 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_81_7 -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.adb 
Command       db_write done; 1.15 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_81_7 -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.81 sec.
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_81_7 -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_97_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_97_10 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_97_10' pipeline 'VITIS_LOOP_97_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_97_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.53 seconds; current allocated memory: 849.926 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_97_10 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_97_10 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_97_10 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_97_10 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_97_10 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_97_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_97_10 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_97_10_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_97_10 -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mm_Pipeline_VITIS_LOOP_97_10 -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.adb 
Execute       db_write -model mm_Pipeline_VITIS_LOOP_97_10 -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_97_10 -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm -top_prefix  -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/gamma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 850.852 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm -istop -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/vhdl/mm 
Execute       gen_rtl mm -istop -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/verilog/mm 
Execute       syn_report -csynth -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/mm_csynth.xml 
Execute       syn_report -verbosereport -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 3.45 sec.
Execute       db_write -model mm -f -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.adb 
Execute       db_write -model mm -bindview -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm -p /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm 
Execute       export_constraint_db -f -tool general -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.constraint.tcl 
Execute       syn_report -designview -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.design.xml 
Command       syn_report done; 2.28 sec.
Execute       syn_report -csynthDesign -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mm -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.protoinst 
Execute       sc_get_clocks mm 
Execute       sc_get_portdomain mm 
INFO-FLOW: Model list for RTL component generation: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_81_7 mm_Pipeline_VITIS_LOOP_97_10 mm
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.compgen.tcl 
INFO-FLOW: Found component mm_sitofp_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm_mul_4s_4s_4_1_1.
INFO-FLOW: Append model mm_mul_4s_4s_4_1_1
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_81_7] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.compgen.tcl 
INFO-FLOW: Found component mm_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model mm_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_97_10] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.compgen.tcl 
INFO-FLOW: Found component mm_fadd_32ns_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm_fadd_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.tcl 
INFO-FLOW: Found component mm_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm_D_RAM_AUTO_1R1W.
INFO-FLOW: Append model mm_D_RAM_AUTO_1R1W
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_81_7
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_97_10
INFO-FLOW: Append model mm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mm_sitofp_32ns_32_2_no_dsp_1 mm_mul_4s_4s_4_1_1 mm_flow_control_loop_pipe_sequential_init mm_fadd_32ns_32ns_32_2_full_dsp_1 mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R mm_flow_control_loop_pipe_sequential_init mm_fadd_32ns_32ns_32_2_no_dsp_1 mm_flow_control_loop_pipe_sequential_init mm_fmul_32ns_32ns_32_2_max_dsp_1 mm_fmul_32ns_32ns_32_2_max_dsp_1 mm_D_RAM_AUTO_1R1W mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_81_7 mm_Pipeline_VITIS_LOOP_97_10 mm
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mm_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm_mul_4s_4s_4_1_1
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_fadd_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm_D_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_81_7
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_97_10
INFO-FLOW: To file: write model mm
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/vlog' tclDir='/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db' modelList='mm_sitofp_32ns_32_2_no_dsp_1
mm_mul_4s_4s_4_1_1
mm_flow_control_loop_pipe_sequential_init
mm_fadd_32ns_32ns_32_2_full_dsp_1
mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R
mm_flow_control_loop_pipe_sequential_init
mm_fadd_32ns_32ns_32_2_no_dsp_1
mm_flow_control_loop_pipe_sequential_init
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_D_RAM_AUTO_1R1W
mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
mm_Pipeline_VITIS_LOOP_81_7
mm_Pipeline_VITIS_LOOP_97_10
mm
' expOnly='0'
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.04 seconds; current allocated memory: 854.008 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mm_sitofp_32ns_32_2_no_dsp_1
mm_mul_4s_4s_4_1_1
mm_flow_control_loop_pipe_sequential_init
mm_fadd_32ns_32ns_32_2_full_dsp_1
mm_mm_Pipeline_VITIS_LOOP_81_7_A_0_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_1_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_2_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_3_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_4_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_5_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_6_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_81_7_A_7_ROM_AUTO_1R
mm_flow_control_loop_pipe_sequential_init
mm_fadd_32ns_32ns_32_2_no_dsp_1
mm_flow_control_loop_pipe_sequential_init
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_D_RAM_AUTO_1R1W
mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
mm_Pipeline_VITIS_LOOP_81_7
mm_Pipeline_VITIS_LOOP_97_10
mm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_81_7.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_97_10.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.constraint.tcl 
Execute       sc_get_clocks mm 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/impl/misc/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/impl/misc/mm_fadd_32ns_32ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/impl/misc/mm_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/impl/misc/mm_sitofp_32ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST mm MODULE2INSTS {mm mm mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120 mm_Pipeline_VITIS_LOOP_81_7 grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156 mm_Pipeline_VITIS_LOOP_97_10 grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192} INST2MODULE {mm mm grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120 mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156 mm_Pipeline_VITIS_LOOP_81_7 grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192 mm_Pipeline_VITIS_LOOP_97_10} INSTDATA {mm {DEPTH 1 CHILDREN {grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120 grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156 grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192}} grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_120 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_VITIS_LOOP_81_7_fu_156 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_VITIS_LOOP_97_10_fu_192 {DEPTH 2 CHILDREN {}}} MODULEDATA {mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_373_p2 SOURCE gemm_no_taffoin2.c:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_399_p2 SOURCE gemm_no_taffoin2.c:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln67_fu_427_p0 SOURCE gemm_no_taffoin2.c:67 VARIABLE add_ln67 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_4_1_1_U4 SOURCE gemm_no_taffoin2.c:67 VARIABLE mul_ln67 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_438_p2 SOURCE gemm_no_taffoin2.c:66 VARIABLE add_ln66 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mm_Pipeline_VITIS_LOOP_81_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_3586_p2 SOURCE gemm_no_taffoin2.c:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U23 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U282 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U298 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U24 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U299 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U322 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U323 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U346 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U347 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U366 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U367 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U386 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U88 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U387 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U410 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U104 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U411 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U434 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U120 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U435 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U452 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U136 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U453 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U470 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U152 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U471 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U494 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U168 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U495 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U518 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U184 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U519 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U538 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U200 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U539 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U558 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U216 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U559 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U582 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_14 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U232 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_14 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U583 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U606 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_15 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U248 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_15 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U622 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U264 SOURCE gemm_no_taffoin2.c:93 VARIABLE add LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U283 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U300 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_16 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U25 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_16 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U301 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U324 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_17 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_17 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U325 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U348 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_18 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_18 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U349 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U368 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_19 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U73 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_19 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U369 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U388 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_20 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U89 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_20 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U389 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U412 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_21 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U105 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_21 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U413 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U436 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_22 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U121 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_22 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U437 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U454 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_23 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U137 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_23 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U455 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U472 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_24 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U153 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_24 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U473 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U496 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_25 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U169 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_25 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U497 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U520 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_26 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U185 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_26 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U521 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U540 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_27 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U201 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_27 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U541 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U560 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_28 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U217 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_28 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U561 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U584 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_29 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U233 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_29 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U585 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_1_14 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U607 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_30 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U249 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_30 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U623 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U265 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U284 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U302 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_31 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U26 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_31 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U303 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U326 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_32 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_32 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U327 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U350 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_33 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_33 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U351 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U370 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_34 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U74 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_34 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U371 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U390 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_35 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U90 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_35 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U391 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U414 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_36 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U106 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_36 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U415 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U438 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_37 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U122 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_37 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U138 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_38 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U456 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U474 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_38 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U154 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_39 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U475 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U498 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_39 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U170 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_40 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U499 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U522 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_40 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U186 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_41 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U523 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U542 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_41 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U202 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_42 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U543 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U562 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_42 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U218 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_43 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U563 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U586 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_43 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U234 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_44 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U587 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_2_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U608 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_44 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U250 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_45 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U624 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U266 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U285 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U304 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_45 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U27 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_46 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U305 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U328 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_46 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_47 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U329 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U352 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_47 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_48 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U353 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U372 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_48 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U75 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_49 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U373 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U392 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_49 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U91 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_50 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U393 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U416 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_50 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U107 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_51 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U417 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U439 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_51 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U123 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_52 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U139 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_53 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U457 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U476 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_52 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U155 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_54 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U477 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U500 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_53 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U171 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_55 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U501 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U524 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_54 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U187 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_56 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U525 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U544 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_55 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U203 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_57 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U545 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U564 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_56 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U219 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_58 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U565 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U588 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_57 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U235 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_59 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U589 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_3_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U609 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_58 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U251 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_60 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U625 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U267 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U286 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U306 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_59 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U28 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_61 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U307 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U330 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_60 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_62 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U331 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U354 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_61 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_63 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U76 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_64 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U374 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U394 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_62 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U92 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_65 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U395 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U418 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_63 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U108 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_66 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U419 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U440 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_64 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U124 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_67 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U140 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_68 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U458 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U478 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_65 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U156 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_69 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U479 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U502 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_66 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U172 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_70 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U503 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U526 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_67 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U188 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_71 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U204 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_72 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U546 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U566 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_68 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U220 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_73 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U567 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U590 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_69 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U236 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_74 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U591 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_4_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U610 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_70 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U252 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_75 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U626 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U268 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U287 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U308 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_71 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U29 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_76 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U309 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U332 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_72 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_77 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U333 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U355 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_73 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_78 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U77 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_79 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U375 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U396 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_74 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U93 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_80 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U397 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U420 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_75 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U109 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_81 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U421 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U441 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_76 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U125 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_82 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U141 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_83 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U459 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U480 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_77 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U157 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_84 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U481 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U504 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_78 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U173 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_85 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U505 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U527 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_79 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U189 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_86 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U205 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_87 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U547 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U568 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_80 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U221 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_88 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U569 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U592 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_81 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U237 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_89 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U593 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_5_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U611 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_82 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U253 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_90 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U627 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U269 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U288 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U310 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_83 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U30 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_91 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U311 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U334 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_84 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_92 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U335 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U356 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_85 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_93 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U78 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_94 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U376 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U398 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_86 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U94 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_95 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U399 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U422 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_87 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U110 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_96 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U423 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U442 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_88 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U126 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_97 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U142 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_98 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U460 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U482 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_89 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U158 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_99 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U483 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U506 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_90 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U174 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_100 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U507 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U528 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_91 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U190 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_101 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U206 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_102 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U548 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U570 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_92 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U222 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_103 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U571 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U594 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_93 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U238 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_104 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U595 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_6_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U612 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_94 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U254 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_105 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U628 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U270 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U289 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U312 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_95 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U31 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_106 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U313 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U336 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_96 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_107 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U337 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U357 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_97 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_108 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U79 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_109 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U377 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U400 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_98 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U95 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_110 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U401 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_6 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U424 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_99 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U111 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_111 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U425 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U443 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_100 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U127 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_112 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U143 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_113 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U461 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U484 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_101 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U159 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_114 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U485 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U508 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_102 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U175 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_115 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U509 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U529 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_103 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U191 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_116 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U207 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_117 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U549 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U572 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_104 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U223 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_118 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U573 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U596 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_105 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U239 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_119 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U597 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_7_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U613 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_106 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U255 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_120 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U629 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U271 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U290 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U314 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_107 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U32 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_121 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_122 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U338 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U358 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_108 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_123 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U80 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_124 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U378 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U402 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_109 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U96 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_125 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U112 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_126 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U426 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U444 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_110 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U128 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_127 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U144 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_128 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U462 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U486 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_111 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U160 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_129 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U176 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_130 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U510 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U530 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_112 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U192 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_131 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U208 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_132 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U550 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U574 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_113 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U224 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_133 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U240 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_134 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U598 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_8_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U614 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_114 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U256 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_135 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U630 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U272 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_8 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U291 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U315 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_115 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U33 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_136 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_137 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U339 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U359 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_116 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_138 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U81 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_139 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U379 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U403 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_117 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U97 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_140 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U113 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_141 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U427 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U445 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_118 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U129 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_142 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U145 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_143 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U463 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U487 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_119 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U161 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_144 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U177 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_145 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U511 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U531 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_120 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U193 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_146 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U209 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_147 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U551 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U575 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_121 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U225 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_148 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U241 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_149 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U599 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_9_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U615 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_122 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U257 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_150 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U631 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U273 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U292 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U316 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_123 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U34 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_151 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_152 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U340 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U360 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_124 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_153 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U82 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_154 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U380 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U404 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_125 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U98 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_155 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U114 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_156 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U428 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U446 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_126 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U130 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_157 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U146 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_158 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U464 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U488 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_127 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U162 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_159 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U178 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_160 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U512 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U532 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_128 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U194 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_161 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U210 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_162 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U552 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U576 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_129 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U226 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_163 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U242 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_164 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U600 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_10_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U616 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_130 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U258 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_165 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U632 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U274 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U293 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U317 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_131 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U35 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_166 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_167 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U341 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U361 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_132 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_168 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U83 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_169 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U381 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U405 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_133 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U99 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_170 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U115 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_171 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U429 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U447 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_134 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U131 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_172 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U147 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_173 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U465 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U489 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_135 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U163 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_174 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U179 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_175 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U513 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U533 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_136 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U195 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_176 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U211 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_177 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U553 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U577 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_137 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U227 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_178 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U243 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_179 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U601 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_11_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U617 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_138 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U259 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_180 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U633 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U275 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_10 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U294 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U318 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_139 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U36 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_181 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_182 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U342 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U362 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_140 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_183 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U84 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_184 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U382 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U406 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_141 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U100 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_185 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U116 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_186 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U430 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U448 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_142 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U132 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_187 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U148 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_188 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U466 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U490 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_143 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U164 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_189 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U180 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_190 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U514 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U534 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_144 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U196 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_191 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U212 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_192 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U554 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U578 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_145 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U228 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_193 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U244 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_194 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U602 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_12_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U618 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_146 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U260 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_195 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U634 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U276 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_11 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U295 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U319 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_147 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U37 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_196 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_197 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U343 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U363 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_148 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_198 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U85 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_199 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U383 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U407 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_149 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U101 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_200 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U117 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_201 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U431 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U449 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_150 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U133 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_202 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U149 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_203 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U467 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U491 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_151 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U165 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_204 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U181 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_205 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U515 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U535 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_152 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U197 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_206 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U213 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_207 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U555 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U579 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_153 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U229 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_208 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U245 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_209 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U603 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_13_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U619 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_154 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U261 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_210 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U635 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U277 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_12 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U296 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U320 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_155 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U38 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_211 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_212 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U344 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U364 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_156 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_213 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U86 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_214 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U384 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U408 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_157 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U102 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_215 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U118 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_216 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U432 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U450 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_158 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U134 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_217 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U150 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_218 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U468 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U492 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_159 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U166 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_219 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U182 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_220 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U516 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U536 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_160 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U198 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_221 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U214 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_222 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U556 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U580 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_161 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U230 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_223 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U246 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_224 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U604 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_14_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U620 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_162 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U262 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_225 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U636 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U278 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_13 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U297 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_1 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U321 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_163 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_226 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_227 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U345 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_3 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U365 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_164 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U71 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_228 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U87 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_229 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U385 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_5 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U409 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_165 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U103 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_230 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U119 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_231 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U433 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_7 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U451 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_166 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U135 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_232 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U151 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_233 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U469 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_9 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U493 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_167 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U167 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_234 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U183 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_235 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U517 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_s LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U537 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_168 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U199 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_236 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U215 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_237 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U557 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_2 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U581 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_169 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U231 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_238 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U247 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_239 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U605 SOURCE gemm_no_taffoin2.c:89 VARIABLE mul85_15_4 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U621 SOURCE gemm_no_taffoin2.c:89 VARIABLE z_170 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U263 SOURCE gemm_no_taffoin2.c:90 VARIABLE tmp_240 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U637 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul95_14 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U279 SOURCE gemm_no_taffoin2.c:93 VARIABLE add104_14 LOOP VITIS_LOOP_81_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_0_U SOURCE {} VARIABLE A_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_1_U SOURCE {} VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_2_U SOURCE {} VARIABLE A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_3_U SOURCE {} VARIABLE A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_4_U SOURCE {} VARIABLE A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_5_U SOURCE {} VARIABLE A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_6_U SOURCE {} VARIABLE A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME A_7_U SOURCE {} VARIABLE A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 1582 BRAM 8 URAM 0}} mm_Pipeline_VITIS_LOOP_97_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_315_p2 SOURCE gemm_no_taffoin2.c:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_1 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_2 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_3 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_4 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_5 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_6 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_7 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_8 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_9 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_10 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_11 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_12 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_13 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_14 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_15 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U663 SOURCE gemm_no_taffoin2.c:101 VARIABLE sum_16 LOOP VITIS_LOOP_97_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 0 BRAM 0 URAM 0}} mm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_1_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_2_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_3_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_4_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_5_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_6_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_7_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_8_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_9_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_10_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_11_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_12_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_13_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_14_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME D_15_U SOURCE gemm_no_taffoin2.c:52 VARIABLE D_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U682 SOURCE gemm_no_taffoin2.c:106 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 1588 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 866.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
Execute       syn_report -model mm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 38.89 MHz
Command     autosyn done; 40.57 sec.
Command   csynth_design done; 47.45 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 45.95 seconds. CPU system time: 1.34 seconds. Elapsed time: 47.45 seconds; current allocated memory: 114.441 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/gcc -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.autosim-tb.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/bruno/Documents/Vitis_HLS/2022.2/include -I include /home/bruno/Desktop/benchmarks/gemm_large/gemm_no_taffoin2.c -o /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c -std=gnu89 -D__DSP48E1__ > /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.autosim-tb.out.log 2> /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.autosim-tb.err.log 
INFO-FLOW: TB processing: /home/bruno/Desktop/benchmarks/gemm_large/gemm_no_taffoin2.c /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source /home/bruno/Desktop/benchmarks/gemm_large/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 6.23 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5.38 seconds. CPU system time: 0.93 seconds. Elapsed time: 6.23 seconds; current allocated memory: 2.102 MB.
Command ap_source done; error code: 1; 66.82 sec.
Execute cleanup_all 
