<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: LPUART Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___l_p_u_a_r_t___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">LPUART Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPUART Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___l_p_u_a_r_t___peripheral___access___layer.png" border="0" usemap="#agroup______l__p__u__a__r__t______peripheral______access______layer" alt=""/></div>
<map name="agroup______l__p__u__a__r__t______peripheral______access______layer" id="agroup______l__p__u__a__r__t______peripheral______access______layer">
<area shape="rect" title=" " alt="" coords="225,5,409,45"/>
<area shape="rect" href="group___l_p_u_a_r_t___register___masks.html" title=" " alt="" coords="457,13,628,38"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___l_p_u_a_r_t___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___register___masks.html">LPUART Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART - Size of Registers Arrays.  <a href="struct_l_p_u_a_r_t___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga928c2245e995db36b9e1e42ed00f7398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398">LPUART_INSTANCE_COUNT</a>&#160;&#160;&#160;(3u)</td></tr>
<tr class="memdesc:ga928c2245e995db36b9e1e42ed00f7398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the LPUART module.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398">More...</a><br /></td></tr>
<tr class="separator:ga928c2245e995db36b9e1e42ed00f7398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d65c662026d150cdf0aa1e586fde2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb">LPUART0_BASE</a>&#160;&#160;&#160;(0x4006A000u)</td></tr>
<tr class="memdesc:ga8d65c662026d150cdf0aa1e586fde2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPUART0 base address.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb">More...</a><br /></td></tr>
<tr class="separator:ga8d65c662026d150cdf0aa1e586fde2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2895bb50a19a21ddb954c28977629b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b">LPUART0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *)<a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb">LPUART0_BASE</a>)</td></tr>
<tr class="memdesc:ga5b2895bb50a19a21ddb954c28977629b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPUART0 base pointer.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b">More...</a><br /></td></tr>
<tr class="separator:ga5b2895bb50a19a21ddb954c28977629b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42584c807077cea9525819eaf29c7e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>&#160;&#160;&#160;(0x4006B000u)</td></tr>
<tr class="memdesc:ga42584c807077cea9525819eaf29c7e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPUART1 base address.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34">More...</a><br /></td></tr>
<tr class="separator:ga42584c807077cea9525819eaf29c7e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *)<a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>)</td></tr>
<tr class="memdesc:ga73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPUART1 base pointer.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">More...</a><br /></td></tr>
<tr class="separator:ga73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a4522c462710a2981143cbbadd7d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99">LPUART2_BASE</a>&#160;&#160;&#160;(0x4006C000u)</td></tr>
<tr class="memdesc:gac5a4522c462710a2981143cbbadd7d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPUART2 base address.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99">More...</a><br /></td></tr>
<tr class="separator:gac5a4522c462710a2981143cbbadd7d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb546d3c2b55e486a3d4711255c46fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9">LPUART2</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *)<a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99">LPUART2_BASE</a>)</td></tr>
<tr class="memdesc:gaeb546d3c2b55e486a3d4711255c46fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPUART2 base pointer.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9">More...</a><br /></td></tr>
<tr class="separator:gaeb546d3c2b55e486a3d4711255c46fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0c0d1905e4cb91614fe021176e8178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178">LPUART_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb">LPUART0_BASE</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99">LPUART2_BASE</a> }</td></tr>
<tr class="memdesc:ga5c0c0d1905e4cb91614fe021176e8178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of LPUART peripheral base addresses.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178">More...</a><br /></td></tr>
<tr class="separator:ga5c0c0d1905e4cb91614fe021176e8178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d9c24323d49602ca4e69ed873982de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de">LPUART_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b">LPUART0</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9">LPUART2</a> }</td></tr>
<tr class="memdesc:ga23d9c24323d49602ca4e69ed873982de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of LPUART peripheral base pointers.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de">More...</a><br /></td></tr>
<tr class="separator:ga23d9c24323d49602ca4e69ed873982de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cedaef64e624cb3f651b36bd46d31ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab">LPUART_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga3cedaef64e624cb3f651b36bd46d31ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the LPUART module.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab">More...</a><br /></td></tr>
<tr class="separator:ga3cedaef64e624cb3f651b36bd46d31ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3290bd65d1c90e3d7a179ee17d426a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46">LPUART_RX_TX_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga3290bd65d1c90e3d7a179ee17d426a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the RX_TX type of LPUART module.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46">More...</a><br /></td></tr>
<tr class="separator:ga3290bd65d1c90e3d7a179ee17d426a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc5deafd2728edf687f15b780aa116b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b">LPUART_RX_TX_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">LPUART2_RxTx_IRQn</a> }</td></tr>
<tr class="memdesc:ga5fc5deafd2728edf687f15b780aa116b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the LPUART peripheral type.  <a href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b">More...</a><br /></td></tr>
<tr class="separator:ga5fc5deafd2728edf687f15b780aa116b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab1637be1717d400faede611a8fbc25da"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a></td></tr>
<tr class="separator:gab1637be1717d400faede611a8fbc25da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5b2895bb50a19a21ddb954c28977629b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2895bb50a19a21ddb954c28977629b">&#9670;&nbsp;</a></span>LPUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART0&#160;&#160;&#160;((<a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *)<a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb">LPUART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPUART0 base pointer. </p>

</div>
</div>
<a id="ga8d65c662026d150cdf0aa1e586fde2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d65c662026d150cdf0aa1e586fde2cb">&#9670;&nbsp;</a></span>LPUART0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART0_BASE&#160;&#160;&#160;(0x4006A000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPUART0 base address. </p>

</div>
</div>
<a id="ga73eb37d103f4e4f2d18ec3d3f5208ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73eb37d103f4e4f2d18ec3d3f5208ab9">&#9670;&nbsp;</a></span>LPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART1&#160;&#160;&#160;((<a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *)<a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPUART1 base pointer. </p>

</div>
</div>
<a id="ga42584c807077cea9525819eaf29c7e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42584c807077cea9525819eaf29c7e34">&#9670;&nbsp;</a></span>LPUART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART1_BASE&#160;&#160;&#160;(0x4006B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPUART1 base address. </p>

</div>
</div>
<a id="gaeb546d3c2b55e486a3d4711255c46fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb546d3c2b55e486a3d4711255c46fc9">&#9670;&nbsp;</a></span>LPUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART2&#160;&#160;&#160;((<a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> *)<a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99">LPUART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPUART2 base pointer. </p>

</div>
</div>
<a id="gac5a4522c462710a2981143cbbadd7d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a4522c462710a2981143cbbadd7d99">&#9670;&nbsp;</a></span>LPUART2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART2_BASE&#160;&#160;&#160;(0x4006C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPUART2 base address. </p>

</div>
</div>
<a id="ga5c0c0d1905e4cb91614fe021176e8178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c0c0d1905e4cb91614fe021176e8178">&#9670;&nbsp;</a></span>LPUART_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb">LPUART0_BASE</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99">LPUART2_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of LPUART peripheral base addresses. </p>

</div>
</div>
<a id="ga23d9c24323d49602ca4e69ed873982de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23d9c24323d49602ca4e69ed873982de">&#9670;&nbsp;</a></span>LPUART_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b">LPUART0</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>, <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9">LPUART2</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of LPUART peripheral base pointers. </p>

</div>
</div>
<a id="ga928c2245e995db36b9e1e42ed00f7398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928c2245e995db36b9e1e42ed00f7398">&#9670;&nbsp;</a></span>LPUART_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART_INSTANCE_COUNT&#160;&#160;&#160;(3u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the LPUART module. </p>

</div>
</div>
<a id="ga3cedaef64e624cb3f651b36bd46d31ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cedaef64e624cb3f651b36bd46d31ab">&#9670;&nbsp;</a></span>LPUART_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART_IRQS_ARR_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the LPUART module. </p>

</div>
</div>
<a id="ga5fc5deafd2728edf687f15b780aa116b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc5deafd2728edf687f15b780aa116b">&#9670;&nbsp;</a></span>LPUART_RX_TX_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART_RX_TX_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">LPUART2_RxTx_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors for the LPUART peripheral type. </p>

</div>
</div>
<a id="ga3290bd65d1c90e3d7a179ee17d426a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3290bd65d1c90e3d7a179ee17d426a46">&#9670;&nbsp;</a></span>LPUART_RX_TX_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART_RX_TX_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the RX_TX type of LPUART module. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gab1637be1717d400faede611a8fbc25da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1637be1717d400faede611a8fbc25da">&#9670;&nbsp;</a></span>LPUART_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a> * <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gab1637be1717d400faede611a8fbc25da">LPUART_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
