ckid0_0:@|S:clk@|E:div_clk.flag@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:freq_test.flag.Q[0]@|E:freq_test.flag_cnt[1]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_3:@|S:div_clk.flag.Q[0]@|E:sel[1]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3
