#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5556c89dac20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5556c8c393d0 .scope module, "top_cmd_tb" "top_cmd_tb" 3 3;
 .timescale -9 -12;
P_0x5556c8ec6490 .param/l "CMD_ADDR" 1 3 140, C4<000000101100>;
P_0x5556c8ec64d0 .param/l "CMD_CFG" 1 3 138, C4<000000100100>;
P_0x5556c8ec6510 .param/l "CMD_DMY" 1 3 142, C4<000000110100>;
P_0x5556c8ec6550 .param/l "CMD_LEN" 1 3 141, C4<000000110000>;
P_0x5556c8ec6590 .param/l "CMD_OP" 1 3 139, C4<000000101000>;
P_0x5556c8ec65d0 .param/l "CS_CTRL" 1 3 137, C4<000000011000>;
P_0x5556c8ec6610 .param/l "CTRL" 1 3 135, C4<000000000100>;
P_0x5556c8ec6650 .param/l "DMA_ADDR" 1 3 144, C4<000000111100>;
P_0x5556c8ec6690 .param/l "DMA_CFG" 1 3 143, C4<000000111000>;
P_0x5556c8ec66d0 .param/l "DMA_LEN" 1 3 145, C4<000001000000>;
P_0x5556c8ec6710 .param/l "FIFO_RX" 1 3 147, C4<000001001000>;
P_0x5556c8ec6750 .param/l "FIFO_TX" 1 3 146, C4<000001000100>;
P_0x5556c8ec6790 .param/l "STATUS" 1 3 136, C4<000000001000>;
L_0x5556c8ed9940 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef42c0_0 .net8 *"_ivl_12", 0 0, L_0x5556c8ed9940;  1 drivers, strength-aware
L_0x5556c8cb82b0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef43c0_0 .net8 *"_ivl_14", 0 0, L_0x5556c8cb82b0;  1 drivers, strength-aware
v0x5556c8ef44a0_0 .var "clk", 0 0;
v0x5556c8ef4540_0 .net "cs_n", 0 0, L_0x5556c8f1d320;  1 drivers
v0x5556c8ef45e0_0 .var "dword", 31 0;
v0x5556c8ef46f0_0 .var/i "i", 31 0;
RS_0x7effb86b8078 .resolv tri, L_0x5556c8f06f40, L_0x5556c8f06fe0, L_0x5556c8f1ccf0;
I0x5556c8a50530 .island tran;
p0x7effb86b8078 .port I0x5556c8a50530, RS_0x7effb86b8078;
v0x5556c8ef47d0_0 .net8 "io", 3 0, p0x7effb86b8078;  3 drivers, strength-aware
v0x5556c8ef48e0_0 .net "irq", 0 0, L_0x5556c8f0b730;  1 drivers
v0x5556c8ef49d0_0 .net "m_araddr", 31 0, L_0x5556c8f10250;  1 drivers
v0x5556c8ef4a90_0 .net "m_arready", 0 0, v0x5556c8ef2100_0;  1 drivers
v0x5556c8ef4b30_0 .net "m_arvalid", 0 0, L_0x5556c8f10300;  1 drivers
v0x5556c8ef4bd0_0 .net "m_awaddr", 31 0, L_0x5556c8f10710;  1 drivers
v0x5556c8ef4c90_0 .net "m_awready", 0 0, v0x5556c8ef2490_0;  1 drivers
v0x5556c8ef4d30_0 .net "m_awvalid", 0 0, L_0x5556c8f10810;  1 drivers
v0x5556c8ef4dd0_0 .net "m_bready", 0 0, L_0x5556c8f10c10;  1 drivers
v0x5556c8ef4e70_0 .net "m_bresp", 1 0, v0x5556c8ef2710_0;  1 drivers
v0x5556c8ef4f30_0 .net "m_bvalid", 0 0, v0x5556c8ef27d0_0;  1 drivers
v0x5556c8ef50e0_0 .net "m_rdata", 31 0, v0x5556c8ef2b90_0;  1 drivers
v0x5556c8ef51a0_0 .net "m_rready", 0 0, L_0x5556c8f10400;  1 drivers
v0x5556c8ef5240_0 .net "m_rresp", 1 0, v0x5556c8ef2de0_0;  1 drivers
v0x5556c8ef5300_0 .net "m_rvalid", 0 0, v0x5556c8ef2ef0_0;  1 drivers
v0x5556c8ef53a0_0 .net "m_wdata", 31 0, L_0x5556c8f10980;  1 drivers
v0x5556c8ef5460_0 .net "m_wready", 0 0, v0x5556c8ef3180_0;  1 drivers
v0x5556c8ef5500_0 .net "m_wstrb", 3 0, L_0x5556c8f10910;  1 drivers
v0x5556c8ef55c0_0 .net "m_wvalid", 0 0, L_0x5556c8f10a80;  1 drivers
v0x5556c8ef5660_0 .var "paddr", 11 0;
v0x5556c8ef5720_0 .var "penable", 0 0;
v0x5556c8ef57c0_0 .net "prdata", 31 0, v0x5556c8dd6110_0;  1 drivers
L_0x7effb86661c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef5880_0 .net "pready", 0 0, L_0x7effb86661c8;  1 drivers
v0x5556c8ef5920_0 .var "psel", 0 0;
v0x5556c8ef59c0_0 .net "pslverr", 0 0, v0x5556c8e14c70_0;  1 drivers
v0x5556c8ef5a60_0 .var "pstrb", 3 0;
v0x5556c8ef5b20_0 .var "pwdata", 31 0;
v0x5556c8ef5c30_0 .var "pwrite", 0 0;
v0x5556c8ef5d20_0 .var "resetn", 0 0;
o0x7effb86b85e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5556c8ef5dc0_0 .net "s_araddr", 31 0, o0x7effb86b85e8;  0 drivers
v0x5556c8ef5ed0_0 .net "s_arready", 0 0, v0x5556c8ecad80_0;  1 drivers
o0x7effb86b8648 .functor BUFZ 1, C4<z>; HiZ drive
v0x5556c8ef5fc0_0 .net "s_arvalid", 0 0, o0x7effb86b8648;  0 drivers
L_0x7effb8666018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef60b0_0 .net "s_awaddr", 31 0, L_0x7effb8666018;  1 drivers
v0x5556c8ef61c0_0 .net "s_awready", 0 0, v0x5556c8ecb110_0;  1 drivers
L_0x7effb8666060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef62b0_0 .net "s_awvalid", 0 0, L_0x7effb8666060;  1 drivers
L_0x7effb8666180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef63a0_0 .net "s_bready", 0 0, L_0x7effb8666180;  1 drivers
v0x5556c8ef6490_0 .net "s_bresp", 1 0, v0x5556c8ecb2f0_0;  1 drivers
v0x5556c8ef65a0_0 .net "s_bvalid", 0 0, v0x5556c8ecb4d0_0;  1 drivers
v0x5556c8ef6690_0 .net "s_rdata", 31 0, v0x5556c8eccab0_0;  1 drivers
o0x7effb86b8d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5556c8ef67a0_0 .net "s_rready", 0 0, o0x7effb86b8d08;  0 drivers
v0x5556c8ef6890_0 .net "s_rresp", 1 0, v0x5556c8eccc90_0;  1 drivers
v0x5556c8ef69a0_0 .net "s_rvalid", 0 0, v0x5556c8eccd30_0;  1 drivers
L_0x7effb86660a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef6a90_0 .net "s_wdata", 31 0, L_0x7effb86660a8;  1 drivers
v0x5556c8ef6ba0_0 .net "s_wready", 0 0, v0x5556c8ecd2d0_0;  1 drivers
L_0x7effb86660f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef6c90_0 .net "s_wstrb", 3 0, L_0x7effb86660f0;  1 drivers
L_0x7effb8666138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef6da0_0 .net "s_wvalid", 0 0, L_0x7effb8666138;  1 drivers
v0x5556c8ef6e90_0 .net "sclk", 0 0, L_0x5556c8f1d190;  1 drivers
L_0x5556c8f06f40 .part/pv L_0x5556c8ed9940, 3, 1, 4;
L_0x5556c8f06fe0 .part/pv L_0x5556c8cb82b0, 2, 1, 4;
p0x7effb86bc668 .port I0x5556c8a50530, L_0x5556c8f1eb40;
 .tranvp 4 1 0, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86bc668;
p0x7effb86bc9c8 .port I0x5556c8a50530, L_0x5556c8f1ea00;
 .tranvp 4 1 1, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86bc9c8;
p0x7effb86bd058 .port I0x5556c8a50530, L_0x5556c8f1ece0;
 .tranvp 4 1 2, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86bd058;
p0x7effb86bc7b8 .port I0x5556c8a50530, L_0x5556c8f1ef20;
 .tranvp 4 1 3, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86bc7b8;
S_0x5556c8c39880 .scope task, "apb_read" "apb_read" 3 124, 3 124 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8d6fe50_0 .var "addr", 11 0;
v0x5556c8d3ddf0_0 .var "data", 31 0;
E_0x5556c8a4fda0 .event posedge, v0x5556c88dfb10_0;
TD_top_cmd_tb.apb_read ;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5c30_0, 0;
    %load/vec4 v0x5556c8d6fe50_0;
    %assign/vec4 v0x5556c8ef5660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8ef5a60_0, 0;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef57c0_0;
    %store/vec4 v0x5556c8d3ddf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5556c8ef5660_0, 0;
    %end;
S_0x5556c8c38a70 .scope task, "apb_write" "apb_write" 3 115, 3 115 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8d3cc90_0 .var "addr", 11 0;
v0x5556c8d3bb30_0 .var "data", 31 0;
TD_top_cmd_tb.apb_write ;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5c30_0, 0;
    %load/vec4 v0x5556c8d3cc90_0;
    %assign/vec4 v0x5556c8ef5660_0, 0;
    %load/vec4 v0x5556c8d3bb30_0;
    %assign/vec4 v0x5556c8ef5b20_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5556c8ef5a60_0, 0;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5c30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5556c8ef5660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ef5b20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8ef5a60_0, 0;
    %end;
S_0x5556c8c396f0 .scope task, "cfg_cmd" "cfg_cmd" 3 158, 3 158 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8d3a9d0_0 .var "addr", 31 0;
v0x5556c898ebb0_0 .var "addr_bytes", 1 0;
v0x5556c89c4880_0 .var "cfg", 31 0;
v0x5556c8d01740_0 .var "dummies", 3 0;
v0x5556c8d78440_0 .var "is_write", 0 0;
v0x5556c8cf2630_0 .var "lanes_addr", 1 0;
v0x5556c8cf5870_0 .var "lanes_cmd", 1 0;
v0x5556c8d0e020_0 .var "lanes_data", 1 0;
v0x5556c8d1c190_0 .var "len", 31 0;
v0x5556c8d13200_0 .var "mode", 7 0;
v0x5556c8d0d280_0 .var "op", 31 0;
v0x5556c8ea58e0_0 .var "opcode", 7 0;
TD_top_cmd_tb.cfg_cmd ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x5556c8d78440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8d01740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c898ebb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8d0e020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cf2630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cf5870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c89c4880_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5556c8d13200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8ea58e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5556c8d0d280_0, 0, 32;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c89c4880_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c8d0d280_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c8d3a9d0_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c8d1c190_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
S_0x5556c8c39bc0 .scope task, "cfg_dma" "cfg_dma" 3 175, 3 175 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8ea9c50_0 .var "addr", 31 0;
v0x5556c8cbb900_0 .var "burst_words", 3 0;
v0x5556c8cbc080_0 .var "d", 31 0;
v0x5556c8cbc570_0 .var "dir_read_to_mem", 0 0;
v0x5556c8d7c7f0_0 .var "incr", 0 0;
v0x5556c8d7e0d0_0 .var "len", 31 0;
TD_top_cmd_tb.cfg_dma ;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0x5556c8d7c7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cbc570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cbb900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8cbc080_0, 0, 32;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c8cbc080_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c8ea9c50_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %load/vec4 v0x5556c8d7e0d0_0;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
S_0x5556c8e64670 .scope task, "ctrl_dma_enable" "ctrl_dma_enable" 3 155, 3 155 0, S_0x5556c8c393d0;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_dma_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 65, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
S_0x5556c8e14fb0 .scope task, "ctrl_enable" "ctrl_enable" 3 150, 3 150 0, S_0x5556c8c393d0;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
S_0x5556c8e147f0 .scope task, "ctrl_set_mode0" "ctrl_set_mode0" 3 153, 3 153 0, S_0x5556c8c393d0;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_set_mode0 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
S_0x5556c8e14410 .scope task, "ctrl_trigger" "ctrl_trigger" 3 154, 3 154 0, S_0x5556c8c393d0;
 .timescale -9 -12;
TD_top_cmd_tb.ctrl_trigger ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
S_0x5556c8e14030 .scope begin, "drain_after_id" "drain_after_id" 3 234, 3 234 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8ea2b70_0 .var "fstat", 31 0;
v0x5556c8ea8e70_0 .var/i "k", 31 0;
S_0x5556c8e13c50 .scope module, "dut" "qspi_controller" 3 69, 4 7 0, S_0x5556c8c393d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x5556c8e9f280 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x5556c8e9f2c0 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x5556c8e9f300 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x5556c8e9f340 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x5556c8e9f380 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x5556c8e9f3c0 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x5556c8e9f400 .param/l "LEVEL_WIDTH" 1 4 120, +C4<00000000000000000000000000000101>;
L_0x5556c8f0bfc0 .functor OR 1, v0x5556c899d990_0, v0x5556c8cd7b50_0, C4<0>, C4<0>;
L_0x5556c8f0c080 .functor OR 1, L_0x5556c8f0bfc0, v0x5556c8ecb430_0, C4<0>, C4<0>;
L_0x5556c8f0c320 .functor OR 1, L_0x5556c8f10610, L_0x5556c8f07670, C4<0>, C4<0>;
L_0x5556c8f0ccc0 .functor OR 1, L_0x5556c8f07890, L_0x5556c8f10da0, C4<0>, C4<0>;
L_0x5556c8f0cd80 .functor OR 1, L_0x5556c8f0ccc0, v0x5556c8ecc330_0, C4<0>, C4<0>;
L_0x5556c8f0ce90 .functor NOT 1, L_0x5556c8f08ec0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0cf90 .functor AND 1, v0x5556c8e272c0_0, L_0x5556c8f0ce90, C4<1>, C4<1>;
L_0x5556c8f0d000 .functor NOT 1, v0x5556c8ecb430_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0d0c0 .functor AND 1, L_0x5556c8f0cf90, L_0x5556c8f0d000, C4<1>, C4<1>;
L_0x5556c8f10e10 .functor NOT 1, L_0x5556c8f08ec0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10e80 .functor AND 1, L_0x5556c8f095f0, L_0x5556c8f10e10, C4<1>, C4<1>;
L_0x5556c8f12420 .functor OR 1, v0x5556c8a53b70_0, v0x5556c8eccdd0_0, C4<0>, C4<0>;
L_0x5556c8f12f50 .functor NOT 1, L_0x5556c8f0ac90, C4<0>, C4<0>, C4<0>;
L_0x5556c8f130f0 .functor BUFZ 1, L_0x5556c8f08fc0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f12580 .functor BUFZ 1, L_0x5556c8f099a0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f132a0 .functor BUFZ 1, L_0x5556c8f090f0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f13d90 .functor BUFZ 1, L_0x5556c8f09290, C4<0>, C4<0>, C4<0>;
L_0x5556c8f14170 .functor AND 1, v0x5556c8a53b70_0, L_0x5556c8f0ac90, C4<1>, C4<1>;
L_0x5556c8f14370 .functor AND 1, L_0x5556c8f14170, L_0x5556c8f14280, C4<1>, C4<1>;
L_0x5556c8f14480 .functor NOT 1, v0x5556c8ecb430_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f145a0 .functor AND 1, L_0x5556c8f1c340, L_0x5556c8f14480, C4<1>, C4<1>;
L_0x5556c8f14660 .functor OR 1, L_0x5556c8f145a0, L_0x5556c8f14370, C4<0>, C4<0>;
L_0x7effb8667020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ecdcd0_0 .net/2u *"_ivl_100", 31 0, L_0x7effb8667020;  1 drivers
v0x5556c8ecdd70_0 .net *"_ivl_102", 0 0, L_0x5556c8f14280;  1 drivers
v0x5556c8ecde10_0 .net *"_ivl_106", 0 0, L_0x5556c8f14480;  1 drivers
v0x5556c8ecdeb0_0 .net *"_ivl_108", 0 0, L_0x5556c8f145a0;  1 drivers
v0x5556c8ecdf50_0 .net *"_ivl_28", 0 0, L_0x5556c8f0ccc0;  1 drivers
v0x5556c8ecdff0_0 .net *"_ivl_32", 0 0, L_0x5556c8f0ce90;  1 drivers
v0x5556c8ece090_0 .net *"_ivl_34", 0 0, L_0x5556c8f0cf90;  1 drivers
v0x5556c8ece130_0 .net *"_ivl_36", 0 0, L_0x5556c8f0d000;  1 drivers
v0x5556c8ece1d0_0 .net *"_ivl_40", 0 0, L_0x5556c8f10e10;  1 drivers
L_0x7effb8666e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c8ece270_0 .net/2u *"_ivl_46", 1 0, L_0x7effb8666e70;  1 drivers
L_0x7effb8666eb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c8ece310_0 .net/2u *"_ivl_50", 1 0, L_0x7effb8666eb8;  1 drivers
v0x5556c8ece3b0_0 .net *"_ivl_6", 0 0, L_0x5556c8f0bfc0;  1 drivers
L_0x7effb8666f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556c8ece450_0 .net/2u *"_ivl_62", 0 0, L_0x7effb8666f00;  1 drivers
v0x5556c8ece4f0_0 .net *"_ivl_64", 0 0, L_0x5556c8f12f50;  1 drivers
L_0x7effb8666f48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ece590_0 .net/2u *"_ivl_78", 31 0, L_0x7effb8666f48;  1 drivers
L_0x7effb8666f90 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5556c8ece630_0 .net/2u *"_ivl_82", 31 0, L_0x7effb8666f90;  1 drivers
L_0x7effb8666fd8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ece6d0_0 .net/2u *"_ivl_86", 28 0, L_0x7effb8666fd8;  1 drivers
v0x5556c8ece770_0 .net *"_ivl_98", 0 0, L_0x5556c8f14170;  1 drivers
v0x5556c8ece810_0 .net "addr_bytes_w", 1 0, L_0x5556c8f0a9a0;  1 drivers
v0x5556c8ece8b0_0 .net "addr_lanes_w", 1 0, L_0x5556c8f0a750;  1 drivers
v0x5556c8ece950_0 .net "burst_size_w", 3 0, L_0x5556c8f0b230;  1 drivers
v0x5556c8ece9f0_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  1 drivers
v0x5556c8ecea90_0 .net "clk_div_w", 2 0, L_0x5556c8f09860;  1 drivers
v0x5556c8eceb30_0 .net "cmd_addr_w", 31 0, v0x5556c8d2e730_0;  1 drivers
v0x5556c8ecebd0_0 .net "cmd_busy_w", 0 0, v0x5556c899d990_0;  1 drivers
v0x5556c8ecec70_0 .net "cmd_done_set_w", 0 0, v0x5556c89cfe30_0;  1 drivers
v0x5556c8eced10_0 .net "cmd_lanes_w", 1 0, L_0x5556c8f0a420;  1 drivers
v0x5556c8ecedb0_0 .net "cmd_len_w", 31 0, v0x5556c8a496f0_0;  1 drivers
v0x5556c8ecee50_0 .net "cmd_start_pulse", 0 0, L_0x5556c8f0d0c0;  1 drivers
v0x5556c8eceef0_0 .var "cmd_start_q", 0 0;
v0x5556c8ecef90_0 .net "cmd_start_w", 0 0, v0x5556c8e272c0_0;  1 drivers
v0x5556c8ecf030_0 .net "cmd_trigger_clr_w", 0 0, v0x5556c8842540_0;  1 drivers
v0x5556c8ecf0d0_0 .net "cpha_w", 0 0, L_0x5556c8f09290;  1 drivers
v0x5556c8ecf170_0 .net "cpol_w", 0 0, L_0x5556c8f090f0;  1 drivers
v0x5556c8ecf210_0 .net "cs_auto_w", 0 0, L_0x5556c8f099a0;  1 drivers
v0x5556c8ecf2b0_0 .net "cs_delay_w", 1 0, L_0x5556c8f09900;  1 drivers
v0x5556c8ecf350_0 .net "cs_level_w", 1 0, L_0x5556c8f09a40;  1 drivers
v0x5556c8ecf3f0_0 .net "cs_n", 0 0, L_0x5556c8f1d320;  alias, 1 drivers
v0x5556c8ecf490_0 .net "cs_n_int", 0 0, v0x5556c8e0f0b0_0;  1 drivers
v0x5556c8ecf530_0 .net "data_lanes_w", 1 0, L_0x5556c8f0a900;  1 drivers
v0x5556c8ecf5d0_0 .net "dma_addr_w", 31 0, L_0x5556c8f0b6c0;  1 drivers
v0x5556c8ecf670_0 .net "dma_axi_err_w", 0 0, v0x5556c8cc6c30_0;  1 drivers
v0x5556c8ecf710_0 .net "dma_busy_w", 0 0, v0x5556c8cd7b50_0;  1 drivers
v0x5556c8ecf7b0_0 .net "dma_dir_w", 0 0, L_0x5556c8f0b420;  1 drivers
v0x5556c8ecf850_0 .net "dma_done_set_w", 0 0, v0x5556c8cd4620_0;  1 drivers
v0x5556c8ecf8f0_0 .net "dma_en_w", 0 0, L_0x5556c8f095f0;  1 drivers
v0x5556c8ecf990_0 .net "dma_len_w", 31 0, L_0x5556c8f0b820;  1 drivers
v0x5556c8ecfa30_0 .net "dummy_cycles_w", 3 0, L_0x5556c8f0abf0;  1 drivers
v0x5556c8ecfad0_0 .net "enable_w", 0 0, L_0x5556c8f08490;  1 drivers
v0x5556c8ecfb70_0 .net "extra_dummy_w", 7 0, L_0x5556c8f0b190;  1 drivers
v0x5556c8ecfc10_0 .net "fifo_rx_empty_w", 0 0, L_0x5556c8f0cb30;  1 drivers
v0x5556c8ecfcb0_0 .net "fifo_rx_full_w", 0 0, L_0x5556c8f0c7f0;  1 drivers
v0x5556c8ecfd50_0 .var "fifo_rx_level_q", 4 0;
v0x5556c8ecfdf0_0 .net "fifo_rx_level_w", 4 0, v0x5556c8d1fed0_0;  1 drivers
v0x5556c8ecfe90_0 .net "fifo_rx_rd_data_w", 31 0, v0x5556c8d1faf0_0;  1 drivers
v0x5556c8ecff30_0 .net "fifo_rx_re_csr_w", 0 0, L_0x5556c8f07890;  1 drivers
v0x5556c8ecffd0_0 .net "fifo_rx_re_dma_w", 0 0, L_0x5556c8f10da0;  1 drivers
v0x5556c8ed0070_0 .net "fifo_tx_data_csr_w", 31 0, L_0x5556c8f077d0;  1 drivers
v0x5556c8ed0110_0 .net "fifo_tx_data_dma_w", 31 0, L_0x5556c8f10550;  1 drivers
v0x5556c8ed01b0_0 .net "fifo_tx_data_w", 31 0, L_0x5556c8f0c430;  1 drivers
v0x5556c8ed0250_0 .net "fifo_tx_empty_w", 0 0, L_0x5556c8f0c6b0;  1 drivers
v0x5556c8ed02f0_0 .net "fifo_tx_full_w", 0 0, L_0x5556c8f0c570;  1 drivers
v0x5556c8ed0390_0 .net "fifo_tx_level_w", 4 0, v0x5556c8d14ca0_0;  1 drivers
v0x5556c8ed0430_0 .net "fifo_tx_rd_data_w", 31 0, v0x5556c8d14920_0;  1 drivers
v0x5556c8ed04d0_0 .net "fifo_tx_rd_en_w", 0 0, L_0x5556c8f14660;  1 drivers
v0x5556c8ed0980_0 .net "fifo_tx_we_csr_w", 0 0, L_0x5556c8f07670;  1 drivers
v0x5556c8ed0a20_0 .net "fifo_tx_we_dma_w", 0 0, L_0x5556c8f10610;  1 drivers
v0x5556c8ed0ac0_0 .net "fifo_tx_we_w", 0 0, L_0x5556c8f0c320;  1 drivers
v0x5556c8ed0b60_0 .net "fsm_addr_bytes_w", 1 0, L_0x5556c8f12ae0;  1 drivers
v0x5556c8ed0c00_0 .net "fsm_addr_lanes_w", 1 0, L_0x5556c8f12700;  1 drivers
v0x5556c8ed0ca0_0 .net "fsm_addr_w", 31 0, L_0x5556c8f13640;  1 drivers
v0x5556c8ed0d40_0 .net "fsm_clk_div_w", 31 0, L_0x5556c8f13b30;  1 drivers
v0x5556c8ed0de0_0 .net "fsm_cmd_lanes_w", 1 0, L_0x5556c8f11fc0;  1 drivers
v0x5556c8ed0e80_0 .net "fsm_cpha_w", 0 0, L_0x5556c8f13d90;  1 drivers
v0x5556c8ed0f20_0 .net "fsm_cpol_w", 0 0, L_0x5556c8f132a0;  1 drivers
v0x5556c8ed0fc0_0 .net "fsm_cs_auto_w", 0 0, L_0x5556c8f12580;  1 drivers
v0x5556c8ed1060_0 .net "fsm_data_lanes_w", 1 0, L_0x5556c8f128d0;  1 drivers
v0x5556c8ed1100_0 .net "fsm_dir_w", 0 0, L_0x5556c8f13050;  1 drivers
v0x5556c8ed11a0_0 .var "fsm_done_q", 0 0;
v0x5556c8ed1240_0 .net "fsm_done_w", 0 0, L_0x5556c8f157b0;  1 drivers
v0x5556c8ed12e0_0 .net "fsm_dummy_cycles_w", 3 0, L_0x5556c8f12e20;  1 drivers
v0x5556c8ed1380_0 .net "fsm_len_w", 31 0, L_0x5556c8f137f0;  1 drivers
v0x5556c8ed1420_0 .net "fsm_mode_bits_w", 7 0, L_0x5556c8f13480;  1 drivers
v0x5556c8ed14c0_0 .net "fsm_mode_en_w", 0 0, L_0x5556c8f12c10;  1 drivers
v0x5556c8ed1560_0 .net "fsm_opcode_w", 7 0, L_0x5556c8f13200;  1 drivers
v0x5556c8ed1600_0 .net "fsm_quad_en_w", 0 0, L_0x5556c8f130f0;  1 drivers
v0x5556c8ed16a0_0 .net "fsm_rx_data_w", 31 0, v0x5556c89cf4c0_0;  1 drivers
v0x5556c8ed1740_0 .var "fsm_rx_wen_q", 0 0;
v0x5556c8ed17e0_0 .net "fsm_rx_wen_w", 0 0, v0x5556c89cf650_0;  1 drivers
v0x5556c8ed1880_0 .net "fsm_start_from_cmd", 0 0, v0x5556c8a53b70_0;  1 drivers
v0x5556c8ed1920_0 .var "fsm_start_q", 0 0;
v0x5556c8ed19c0_0 .net "fsm_start_w", 0 0, L_0x5556c8f12420;  1 drivers
v0x5556c8ed1a60_0 .net "fsm_tx_data_w", 31 0, L_0x5556c8f13e50;  1 drivers
v0x5556c8ed1b00_0 .net "fsm_tx_empty_w", 0 0, L_0x5556c8f13fe0;  1 drivers
v0x5556c8ed1ba0_0 .net "fsm_tx_ren_w", 0 0, L_0x5556c8f1c340;  1 drivers
v0x5556c8ed1c40_0 .net "fsm_xip_cont_w", 0 0, L_0x5556c8f13160;  1 drivers
v0x5556c8ed1ce0_0 .net "hold_en_w", 0 0, L_0x5556c8f097c0;  1 drivers
v0x5556c8ed1d80_0 .net "incr_addr_w", 0 0, L_0x5556c8f0b4c0;  1 drivers
v0x5556c8ed1e20_0 .net8 "io", 3 0, p0x7effb86b8078;  alias, 3 drivers, strength-aware
v0x5556c8ed1ec0_0 .net "irq", 0 0, L_0x5556c8f0b730;  alias, 1 drivers
v0x5556c8ed1f60_0 .net "is_write_w", 0 0, L_0x5556c8f0ac90;  1 drivers
v0x5556c8ed2000_0 .net "m_axi_araddr", 31 0, L_0x5556c8f10250;  alias, 1 drivers
v0x5556c8ed20a0_0 .net "m_axi_arready", 0 0, v0x5556c8ef2100_0;  alias, 1 drivers
v0x5556c8ed2140_0 .net "m_axi_arvalid", 0 0, L_0x5556c8f10300;  alias, 1 drivers
v0x5556c8ed21e0_0 .net "m_axi_awaddr", 31 0, L_0x5556c8f10710;  alias, 1 drivers
v0x5556c8ed2280_0 .net "m_axi_awready", 0 0, v0x5556c8ef2490_0;  alias, 1 drivers
v0x5556c8ed2320_0 .net "m_axi_awvalid", 0 0, L_0x5556c8f10810;  alias, 1 drivers
v0x5556c8ed23c0_0 .net "m_axi_bready", 0 0, L_0x5556c8f10c10;  alias, 1 drivers
v0x5556c8ed2460_0 .net "m_axi_bresp", 1 0, v0x5556c8ef2710_0;  alias, 1 drivers
v0x5556c8ed2500_0 .net "m_axi_bvalid", 0 0, v0x5556c8ef27d0_0;  alias, 1 drivers
v0x5556c8ed25a0_0 .net "m_axi_rdata", 31 0, v0x5556c8ef2b90_0;  alias, 1 drivers
v0x5556c8ed2640_0 .net "m_axi_rready", 0 0, L_0x5556c8f10400;  alias, 1 drivers
v0x5556c8ed26e0_0 .net "m_axi_rresp", 1 0, v0x5556c8ef2de0_0;  alias, 1 drivers
v0x5556c8ed2780_0 .net "m_axi_rvalid", 0 0, v0x5556c8ef2ef0_0;  alias, 1 drivers
v0x5556c8ed2820_0 .net "m_axi_wdata", 31 0, L_0x5556c8f10980;  alias, 1 drivers
v0x5556c8ed28c0_0 .net "m_axi_wready", 0 0, v0x5556c8ef3180_0;  alias, 1 drivers
v0x5556c8ed2960_0 .net "m_axi_wstrb", 3 0, L_0x5556c8f10910;  alias, 1 drivers
v0x5556c8ed2a00_0 .net "m_axi_wvalid", 0 0, L_0x5556c8f10a80;  alias, 1 drivers
v0x5556c8ed2aa0_0 .net "mode_bits_w", 7 0, L_0x5556c8f0ae60;  1 drivers
v0x5556c8ed2b40_0 .net "mode_en_cfg_w", 0 0, L_0x5556c8f09220;  1 drivers
v0x5556c8ed2be0_0 .net "mode_en_w", 0 0, L_0x5556c8f09690;  1 drivers
v0x5556c8ed2c80_0 .net "opcode_w", 7 0, L_0x5556c8f0aad0;  1 drivers
v0x5556c8ed2d20_0 .net "paddr", 11 0, v0x5556c8ef5660_0;  1 drivers
v0x5556c8ed2dc0_0 .net "penable", 0 0, v0x5556c8ef5720_0;  1 drivers
v0x5556c8ed2e60_0 .net "prdata", 31 0, v0x5556c8dd6110_0;  alias, 1 drivers
v0x5556c8ed2f00_0 .net "pready", 0 0, L_0x7effb86661c8;  alias, 1 drivers
v0x5556c8ed2fa0_0 .net "prefetch_tx_w", 0 0, L_0x5556c8f14370;  1 drivers
v0x5556c8ed3040_0 .net "psel", 0 0, v0x5556c8ef5920_0;  1 drivers
v0x5556c8ed30e0_0 .net "pslverr", 0 0, v0x5556c8e14c70_0;  alias, 1 drivers
v0x5556c8ed3990_0 .net "pstrb", 3 0, v0x5556c8ef5a60_0;  1 drivers
v0x5556c8ed3a30_0 .net "pwdata", 31 0, v0x5556c8ef5b20_0;  1 drivers
v0x5556c8ed3ad0_0 .net "pwrite", 0 0, v0x5556c8ef5c30_0;  1 drivers
v0x5556c8ed3b70_0 .net "quad_en_w", 0 0, L_0x5556c8f08fc0;  1 drivers
v0x5556c8ed3c10_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  1 drivers
v0x5556c8ed3cb0_0 .net "s_axi_araddr", 31 0, o0x7effb86b85e8;  alias, 0 drivers
v0x5556c8ed3d50_0 .net "s_axi_arready", 0 0, v0x5556c8ecad80_0;  alias, 1 drivers
v0x5556c8ed3df0_0 .net "s_axi_arvalid", 0 0, o0x7effb86b8648;  alias, 0 drivers
v0x5556c8ed3e90_0 .net "s_axi_awaddr", 31 0, L_0x7effb8666018;  alias, 1 drivers
v0x5556c8ed3f30_0 .net "s_axi_awready", 0 0, v0x5556c8ecb110_0;  alias, 1 drivers
v0x5556c8ed3fd0_0 .net "s_axi_awvalid", 0 0, L_0x7effb8666060;  alias, 1 drivers
v0x5556c8ed4070_0 .net "s_axi_bready", 0 0, L_0x7effb8666180;  alias, 1 drivers
v0x5556c8ed4110_0 .net "s_axi_bresp", 1 0, v0x5556c8ecb2f0_0;  alias, 1 drivers
v0x5556c8ed41b0_0 .net "s_axi_bvalid", 0 0, v0x5556c8ecb4d0_0;  alias, 1 drivers
v0x5556c8ed4250_0 .net "s_axi_rdata", 31 0, v0x5556c8eccab0_0;  alias, 1 drivers
v0x5556c8ed42f0_0 .net "s_axi_rready", 0 0, o0x7effb86b8d08;  alias, 0 drivers
v0x5556c8ed4390_0 .net "s_axi_rresp", 1 0, v0x5556c8eccc90_0;  alias, 1 drivers
v0x5556c8ed4430_0 .net "s_axi_rvalid", 0 0, v0x5556c8eccd30_0;  alias, 1 drivers
v0x5556c8ed44d0_0 .net "s_axi_wdata", 31 0, L_0x7effb86660a8;  alias, 1 drivers
v0x5556c8ed4570_0 .net "s_axi_wready", 0 0, v0x5556c8ecd2d0_0;  alias, 1 drivers
v0x5556c8ed4610_0 .net "s_axi_wstrb", 3 0, L_0x7effb86660f0;  alias, 1 drivers
v0x5556c8ed46b0_0 .net "s_axi_wvalid", 0 0, L_0x7effb8666138;  alias, 1 drivers
v0x5556c8ed4750_0 .net "sclk", 0 0, L_0x5556c8f1d190;  alias, 1 drivers
v0x5556c8ed47f0_0 .net "sclk_int", 0 0, L_0x5556c8f14c90;  1 drivers
L_0x7effb86665b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8ed4890_0 .net "wp_en_w", 0 0, L_0x7effb86665b8;  1 drivers
v0x5556c8ed4930_0 .net "xip_active_w", 0 0, v0x5556c8ecd4b0_0;  1 drivers
v0x5556c8ed49d0_0 .net "xip_addr_bytes_w", 1 0, L_0x5556c8f09be0;  1 drivers
v0x5556c8ed4a70_0 .net "xip_busy_w", 0 0, v0x5556c8ecb430_0;  1 drivers
v0x5556c8ed4b10_0 .net "xip_cont_read_w", 0 0, L_0x5556c8f09fa0;  1 drivers
v0x5556c8ed4bb0_0 .net "xip_data_lanes_w", 1 0, L_0x5556c8f09d40;  1 drivers
v0x5556c8ed4c50_0 .net "xip_dummy_cycles_w", 3 0, L_0x5556c8f09e30;  1 drivers
v0x5556c8ed4cf0_0 .net "xip_en_w", 0 0, L_0x5556c8f08ec0;  1 drivers
v0x5556c8ed4d90_0 .net "xip_fifo_rx_re_w", 0 0, v0x5556c8ecc330_0;  1 drivers
v0x5556c8ed4e30_0 .net "xip_mode_bits_w", 7 0, L_0x5556c8f0a5b0;  1 drivers
v0x5556c8ed4ed0_0 .net "xip_mode_en_w", 0 0, L_0x5556c8f0a160;  1 drivers
v0x5556c8ed4f70_0 .net "xip_read_op_w", 7 0, L_0x5556c8f0a380;  1 drivers
v0x5556c8ed5010_0 .net "xip_start_w", 0 0, v0x5556c8eccdd0_0;  1 drivers
v0x5556c8ed50b0_0 .net "xip_tx_data_w", 31 0, v0x5556c8eccf10_0;  1 drivers
v0x5556c8ed5150_0 .net "xip_tx_empty_w", 0 0, v0x5556c8eccfb0_0;  1 drivers
v0x5556c8ed51f0_0 .net "xip_write_en_w", 0 0, L_0x5556c8f0a2e0;  1 drivers
v0x5556c8ed5290_0 .net "xip_write_op_w", 7 0, L_0x5556c8f0a510;  1 drivers
L_0x5556c8f0c1e0 .part v0x5556c8d14ca0_0, 0, 4;
L_0x5556c8f0c280 .part v0x5556c8d1fed0_0, 0, 4;
L_0x5556c8f0c430 .functor MUXZ 32, L_0x5556c8f077d0, L_0x5556c8f10550, L_0x5556c8f10610, C4<>;
L_0x5556c8f11fc0 .functor MUXZ 2, L_0x5556c8f0a420, L_0x7effb8666e70, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f12700 .functor MUXZ 2, L_0x5556c8f0a750, L_0x7effb8666eb8, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f128d0 .functor MUXZ 2, L_0x5556c8f0a900, L_0x5556c8f09d40, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f12ae0 .functor MUXZ 2, L_0x5556c8f0a9a0, L_0x5556c8f09be0, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f12c10 .functor MUXZ 1, L_0x5556c8f09220, L_0x5556c8f0a160, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f12e20 .functor MUXZ 4, L_0x5556c8f0abf0, L_0x5556c8f09e30, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13050 .functor MUXZ 1, L_0x5556c8f12f50, L_0x7effb8666f00, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13160 .functor MUXZ 1, L_0x5556c8f09fa0, L_0x5556c8f09fa0, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13200 .functor MUXZ 8, L_0x5556c8f0aad0, L_0x5556c8f0a380, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13480 .functor MUXZ 8, L_0x5556c8f0ae60, L_0x5556c8f0a5b0, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13640 .functor MUXZ 32, v0x5556c8d2e730_0, L_0x7effb8666f48, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f137f0 .functor MUXZ 32, v0x5556c8a496f0_0, L_0x7effb8666f90, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13b30 .concat [ 3 29 0 0], L_0x5556c8f09860, L_0x7effb8666fd8;
L_0x5556c8f13e50 .functor MUXZ 32, v0x5556c8d14920_0, v0x5556c8eccf10_0, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f13fe0 .functor MUXZ 1, L_0x5556c8f0c6b0, v0x5556c8eccfb0_0, v0x5556c8ecb430_0, C4<>;
L_0x5556c8f14280 .cmp/ne 32, v0x5556c8a496f0_0, L_0x7effb8667020;
p0x7effb86b6ff8 .port I0x5556c8a50530, L_0x5556c8f15580;
 .tranvp 4 1 0, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86b6ff8;
p0x7effb86b7028 .port I0x5556c8a50530, L_0x5556c8f15910;
 .tranvp 4 1 1, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86b7028;
p0x7effb86b7058 .port I0x5556c8a50530, L_0x5556c8f15c70;
 .tranvp 4 1 2, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86b7058;
p0x7effb86b7088 .port I0x5556c8a50530, L_0x5556c8f16070;
 .tranvp 4 1 3, I0x5556c8a50530, p0x7effb86b8078 p0x7effb86b7088;
S_0x5556c8e15710 .scope module, "u_cmd_engine" "cmd_engine" 4 369, 5 9 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 32 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x5556c88cf920 .param/l "ADDR_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x5556c8f0d6c0 .functor BUFZ 2, v0x5556c89c0480_0, C4<00>, C4<00>, C4<00>;
L_0x5556c8f0db30 .functor BUFZ 2, v0x5556c88f68a0_0, C4<00>, C4<00>, C4<00>;
L_0x5556c8f0dba0 .functor BUFZ 2, v0x5556c8a4e5e0_0, C4<00>, C4<00>, C4<00>;
L_0x5556c8f0dc10 .functor BUFZ 2, v0x5556c899d230_0, C4<00>, C4<00>, C4<00>;
L_0x5556c8f0dc80 .functor BUFZ 1, v0x5556c8a52590_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0dd30 .functor BUFZ 4, v0x5556c8a4e170_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5556c8f0dda0 .functor NOT 1, v0x5556c8a4a460_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0de60 .functor BUFZ 1, v0x5556c8a56280_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0df00 .functor BUFZ 1, v0x5556c8a53080_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0e030 .functor BUFZ 1, v0x5556c8a52bd0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0e100 .functor BUFZ 8, v0x5556c8a54ca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5556c8f0e240 .functor BUFZ 8, v0x5556c8a55ab0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5556c8f0e310 .functor BUFZ 32, v0x5556c89cfa80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f0e1d0 .functor BUFZ 32, v0x5556c8a55920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f0e4c0 .functor BUFZ 32, v0x5556c89d0cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f0e620 .functor BUFZ 1, v0x5556c8a533a0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0e6f0 .functor BUFZ 1, v0x5556c8a490f0_0, C4<0>, C4<0>, C4<0>;
v0x5556c8ebd7e0_0 .net *"_ivl_10", 4 0, L_0x5556c8f0d580;  1 drivers
v0x5556c8ebf010_0 .net *"_ivl_15", 0 0, L_0x5556c8f0d7d0;  1 drivers
L_0x7effb86669f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5556c8ec1610_0 .net/2u *"_ivl_16", 3 0, L_0x7effb86669f0;  1 drivers
v0x5556c8ec2ee0_0 .net *"_ivl_19", 3 0, L_0x5556c8f0d8c0;  1 drivers
L_0x7effb8666960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8ec54b0_0 .net/2u *"_ivl_2", 0 0, L_0x7effb8666960;  1 drivers
v0x5556c8eaeaa0_0 .net *"_ivl_4", 4 0, L_0x5556c8f0d320;  1 drivers
L_0x7effb86669a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8eb5bb0_0 .net/2u *"_ivl_6", 0 0, L_0x7effb86669a8;  1 drivers
v0x5556c894b610_0 .net *"_ivl_9", 3 0, L_0x5556c8f0d450;  1 drivers
v0x5556c899d5c0_0 .net "addr_bytes_i", 1 0, L_0x5556c8f0a9a0;  alias, 1 drivers
v0x5556c899ce50_0 .net "addr_bytes_o", 1 0, L_0x5556c8f0dc10;  1 drivers
v0x5556c899d230_0 .var "addr_bytes_r", 1 0;
v0x5556c8913470_0 .net "addr_lanes_i", 1 0, L_0x5556c8f0a750;  alias, 1 drivers
v0x5556c8904cb0_0 .net "addr_lanes_o", 1 0, L_0x5556c8f0db30;  1 drivers
v0x5556c88f68a0_0 .var "addr_lanes_r", 1 0;
v0x5556c8a0d610_0 .net "addr_o", 31 0, L_0x5556c8f0e310;  1 drivers
v0x5556c89cfa80_0 .var "addr_r", 31 0;
v0x5556c88e9160_0 .net "busy_o", 0 0, v0x5556c899d990_0;  alias, 1 drivers
v0x5556c899d990_0 .var "busy_r", 0 0;
v0x5556c88dfb10_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c88dfec0_0 .net "clk_div_i", 2 0, L_0x5556c8f09860;  alias, 1 drivers
v0x5556c89ee330_0 .net "clk_div_o", 31 0, L_0x5556c8f0e4c0;  1 drivers
v0x5556c89d0cf0_0 .var "clk_div_r", 31 0;
v0x5556c89d01e0_0 .net "cmd_addr_i", 31 0, v0x5556c8d2e730_0;  alias, 1 drivers
v0x5556c89cfe30_0 .var "cmd_done_set_o", 0 0;
v0x5556c88e8db0_0 .net "cmd_lanes_i", 1 0, L_0x5556c8f0a420;  alias, 1 drivers
v0x5556c89c0870_0 .net "cmd_lanes_o", 1 0, L_0x5556c8f0d6c0;  1 drivers
v0x5556c89c0480_0 .var "cmd_lanes_r", 1 0;
v0x5556c88c8e70_0 .net "cmd_len_i", 31 0, v0x5556c8a496f0_0;  alias, 1 drivers
v0x5556c88aa6c0_0 .net "cmd_start_i", 0 0, L_0x5556c8f0d0c0;  alias, 1 drivers
v0x5556c8842540_0 .var "cmd_trigger_clr_o", 0 0;
v0x5556c895df90_0 .net "cpha_i", 0 0, L_0x5556c8f09290;  alias, 1 drivers
v0x5556c895dbe0_0 .net "cpha_o", 0 0, L_0x5556c8f0e6f0;  1 drivers
v0x5556c8a490f0_0 .var "cpha_r", 0 0;
v0x5556c8a536c0_0 .net "cpol_i", 0 0, L_0x5556c8f090f0;  alias, 1 drivers
v0x5556c8a4d570_0 .net "cpol_o", 0 0, L_0x5556c8f0e620;  1 drivers
v0x5556c8a533a0_0 .var "cpol_r", 0 0;
v0x5556c8a53210_0 .net "cs_auto_i", 0 0, L_0x5556c8f099a0;  alias, 1 drivers
v0x5556c8a493e0_0 .net "cs_auto_o", 0 0, L_0x5556c8f0df00;  1 drivers
v0x5556c8a53080_0 .var "cs_auto_r", 0 0;
v0x5556c8a53d00_0 .net "data_lanes_i", 1 0, L_0x5556c8f0a900;  alias, 1 drivers
v0x5556c8a54b10_0 .net "data_lanes_o", 1 0, L_0x5556c8f0dba0;  1 drivers
v0x5556c8a4e5e0_0 .var "data_lanes_r", 1 0;
v0x5556c8a541b0_0 .net "dir_o", 0 0, L_0x5556c8f0dda0;  1 drivers
v0x5556c8a55150_0 .net "done_i", 0 0, L_0x5556c8f157b0;  alias, 1 drivers
v0x5556c8a4dd60_0 .net "dummy_cycles_i", 3 0, L_0x5556c8f0abf0;  alias, 1 drivers
v0x5556c8a4d950_0 .net "dummy_cycles_o", 3 0, L_0x5556c8f0dd30;  1 drivers
v0x5556c8a4e170_0 .var "dummy_cycles_r", 3 0;
v0x5556c8a54020_0 .net "dummy_eff", 3 0, L_0x5556c8f0d9a0;  1 drivers
v0x5556c8a52d60_0 .net "dummy_sum", 4 0, L_0x5556c8f0d620;  1 drivers
v0x5556c8a49f10_0 .net "extra_dummy_i", 7 0, L_0x5556c8f0b190;  alias, 1 drivers
v0x5556c8a4a300_0 .net "is_write_i", 0 0, L_0x5556c8f0ac90;  alias, 1 drivers
v0x5556c8a4a460_0 .var "is_write_r", 0 0;
v0x5556c8a49bf0_0 .net "len_o", 31 0, L_0x5556c8f0e1d0;  1 drivers
v0x5556c8a55920_0 .var "len_r", 31 0;
v0x5556c8a55790_0 .net "mode_bits_i", 7 0, L_0x5556c8f0ae60;  alias, 1 drivers
v0x5556c8a547f0_0 .net "mode_bits_o", 7 0, L_0x5556c8f0e240;  1 drivers
v0x5556c8a55ab0_0 .var "mode_bits_r", 7 0;
v0x5556c8a544d0_0 .net "mode_en_i", 0 0, L_0x5556c8f09220;  alias, 1 drivers
v0x5556c8a53850_0 .net "mode_en_o", 0 0, L_0x5556c8f0dc80;  1 drivers
v0x5556c8a52590_0 .var "mode_en_r", 0 0;
v0x5556c8a55600_0 .net "opcode_i", 7 0, L_0x5556c8f0aad0;  alias, 1 drivers
v0x5556c8a52a40_0 .net "opcode_o", 7 0, L_0x5556c8f0e100;  1 drivers
v0x5556c8a54ca0_0 .var "opcode_r", 7 0;
v0x5556c8a53530_0 .net "quad_en_i", 0 0, L_0x5556c8f08fc0;  alias, 1 drivers
v0x5556c8a552e0_0 .net "quad_en_o", 0 0, L_0x5556c8f0de60;  1 drivers
v0x5556c8a56280_0 .var "quad_en_r", 0 0;
v0x5556c8a539e0_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8a53b70_0 .var "start_o", 0 0;
v0x5556c8a54660_0 .net "xip_cont_read_i", 0 0, L_0x5556c8f09fa0;  alias, 1 drivers
v0x5556c8a53e90_0 .net "xip_cont_read_o", 0 0, L_0x5556c8f0e030;  1 drivers
v0x5556c8a52bd0_0 .var "xip_cont_read_r", 0 0;
L_0x5556c8f0d320 .concat [ 4 1 0 0], L_0x5556c8f0abf0, L_0x7effb8666960;
L_0x5556c8f0d450 .part L_0x5556c8f0b190, 0, 4;
L_0x5556c8f0d580 .concat [ 4 1 0 0], L_0x5556c8f0d450, L_0x7effb86669a8;
L_0x5556c8f0d620 .arith/sum 5, L_0x5556c8f0d320, L_0x5556c8f0d580;
L_0x5556c8f0d7d0 .part L_0x5556c8f0d620, 4, 1;
L_0x5556c8f0d8c0 .part L_0x5556c8f0d620, 0, 4;
L_0x5556c8f0d9a0 .functor MUXZ 4, L_0x5556c8f0d8c0, L_0x7effb86669f0, L_0x5556c8f0d7d0, C4<>;
S_0x5556c8e0f850 .scope module, "u_csr" "csr" 4 244, 6 10 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "mode_en_o";
    .port_info 20 /OUTPUT 1 "hold_en_o";
    .port_info 21 /OUTPUT 1 "wp_en_o";
    .port_info 22 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 23 /OUTPUT 3 "clk_div_o";
    .port_info 24 /OUTPUT 1 "cs_auto_o";
    .port_info 25 /OUTPUT 2 "cs_level_o";
    .port_info 26 /OUTPUT 2 "cs_delay_o";
    .port_info 27 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 28 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 29 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 30 /OUTPUT 1 "xip_cont_read_o";
    .port_info 31 /OUTPUT 1 "xip_mode_en_o";
    .port_info 32 /OUTPUT 1 "xip_write_en_o";
    .port_info 33 /OUTPUT 8 "xip_read_op_o";
    .port_info 34 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 35 /OUTPUT 8 "xip_write_op_o";
    .port_info 36 /OUTPUT 2 "cmd_lanes_o";
    .port_info 37 /OUTPUT 2 "addr_lanes_o";
    .port_info 38 /OUTPUT 2 "data_lanes_o";
    .port_info 39 /OUTPUT 2 "addr_bytes_o";
    .port_info 40 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 41 /OUTPUT 4 "dummy_cycles_o";
    .port_info 42 /OUTPUT 1 "is_write_o";
    .port_info 43 /OUTPUT 8 "opcode_o";
    .port_info 44 /OUTPUT 8 "mode_bits_o";
    .port_info 45 /OUTPUT 32 "cmd_addr_o";
    .port_info 46 /OUTPUT 32 "cmd_len_o";
    .port_info 47 /OUTPUT 8 "extra_dummy_o";
    .port_info 48 /OUTPUT 4 "burst_size_o";
    .port_info 49 /OUTPUT 1 "dma_dir_o";
    .port_info 50 /OUTPUT 1 "incr_addr_o";
    .port_info 51 /OUTPUT 32 "dma_addr_o";
    .port_info 52 /OUTPUT 32 "dma_len_o";
    .port_info 53 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 54 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 55 /INPUT 32 "fifo_rx_data_i";
    .port_info 56 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 57 /OUTPUT 5 "int_en_o";
    .port_info 58 /INPUT 1 "cmd_done_set_i";
    .port_info 59 /INPUT 1 "dma_done_set_i";
    .port_info 60 /INPUT 1 "err_set_i";
    .port_info 61 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 62 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 63 /INPUT 1 "busy_i";
    .port_info 64 /INPUT 1 "xip_active_i";
    .port_info 65 /INPUT 1 "cmd_done_i";
    .port_info 66 /INPUT 1 "dma_done_i";
    .port_info 67 /INPUT 4 "tx_level_i";
    .port_info 68 /INPUT 4 "rx_level_i";
    .port_info 69 /INPUT 1 "tx_empty_i";
    .port_info 70 /INPUT 1 "rx_full_i";
    .port_info 71 /INPUT 1 "timeout_i";
    .port_info 72 /INPUT 1 "overrun_i";
    .port_info 73 /INPUT 1 "underrun_i";
    .port_info 74 /INPUT 1 "axi_err_i";
    .port_info 75 /OUTPUT 1 "irq";
P_0x5556c8ec6f70 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x5556c8ec6fb0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x5556c8ec6ff0 .param/l "CLK_DIV_ADDR" 1 6 131, C4<000000010100>;
P_0x5556c8ec7030 .param/l "CMD_ADDR_ADDR" 1 6 137, C4<000000101100>;
P_0x5556c8ec7070 .param/l "CMD_CFG_ADDR" 1 6 135, C4<000000100100>;
P_0x5556c8ec70b0 .param/l "CMD_DUMMY_ADDR" 1 6 139, C4<000000110100>;
P_0x5556c8ec70f0 .param/l "CMD_LEN_ADDR" 1 6 138, C4<000000110000>;
P_0x5556c8ec7130 .param/l "CMD_OP_ADDR" 1 6 136, C4<000000101000>;
P_0x5556c8ec7170 .param/l "CS_CTRL_ADDR" 1 6 132, C4<000000011000>;
P_0x5556c8ec71b0 .param/l "CTRL_ADDR" 1 6 127, C4<000000000100>;
P_0x5556c8ec71f0 .param/l "DMA_CFG_ADDR" 1 6 140, C4<000000111000>;
P_0x5556c8ec7230 .param/l "DMA_DST_ADDR" 1 6 141, C4<000000111100>;
P_0x5556c8ec7270 .param/l "DMA_LEN_ADDR" 1 6 142, C4<000001000000>;
P_0x5556c8ec72b0 .param/l "ERR_STAT_ADDR" 1 6 146, C4<000001010000>;
P_0x5556c8ec72f0 .param/l "FIFO_RX_ADDR" 1 6 144, C4<000001001000>;
P_0x5556c8ec7330 .param/l "FIFO_STAT_ADDR" 1 6 145, C4<000001001100>;
P_0x5556c8ec7370 .param/l "FIFO_TX_ADDR" 1 6 143, C4<000001000100>;
P_0x5556c8ec73b0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x5556c8ec73f0 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x5556c8ec7430 .param/l "ID_ADDR" 1 6 126, C4<000000000000>;
P_0x5556c8ec7470 .param/l "ID_VALUE" 1 6 158, C4<00011010000000000001000010000001>;
P_0x5556c8ec74b0 .param/l "INT_EN_ADDR" 1 6 129, C4<000000001100>;
P_0x5556c8ec74f0 .param/l "INT_STAT_ADDR" 1 6 130, C4<000000010000>;
P_0x5556c8ec7530 .param/l "STATUS_ADDR" 1 6 128, C4<000000001000>;
P_0x5556c8ec7570 .param/l "WIN" 1 6 123, +C4<00000000000000000000000000001100>;
P_0x5556c8ec75b0 .param/l "XIP_CFG_ADDR" 1 6 133, C4<000000011100>;
P_0x5556c8ec75f0 .param/l "XIP_CMD_ADDR" 1 6 134, C4<000000100000>;
L_0x5556c8cb8610 .functor NOT 1, v0x5556c8ef5720_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8c37f90 .functor AND 1, v0x5556c8ef5920_0, L_0x5556c8cb8610, C4<1>, C4<1>;
L_0x5556c8c31fe0 .functor AND 1, v0x5556c8ef5920_0, v0x5556c8ef5720_0, C4<1>, C4<1>;
L_0x5556c8ec6170 .functor AND 1, L_0x5556c8c31fe0, v0x5556c8ef5c30_0, C4<1>, C4<1>;
L_0x5556c8ec61e0 .functor NOT 1, v0x5556c8ef5c30_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f072c0 .functor AND 1, L_0x5556c8c31fe0, L_0x5556c8ec61e0, C4<1>, C4<1>;
L_0x5556c8f07330 .functor BUFZ 12, v0x5556c8ef5660_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5556c8f073a0 .functor AND 1, L_0x5556c8ec6170, v0x5556c8d142f0_0, C4<1>, C4<1>;
L_0x5556c8f07410 .functor NOT 1, v0x5556c8cef090_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f07480 .functor AND 1, L_0x5556c8f073a0, L_0x5556c8f07410, C4<1>, C4<1>;
L_0x5556c8f07670 .functor AND 1, L_0x5556c8f07480, L_0x5556c8f07580, C4<1>, C4<1>;
L_0x5556c8f077d0 .functor BUFZ 32, v0x5556c8ef5b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f07900 .functor AND 1, L_0x5556c8f072c0, v0x5556c8d142f0_0, C4<1>, C4<1>;
L_0x5556c8f07b00 .functor AND 1, L_0x5556c8f07900, L_0x5556c8f07a10, C4<1>, C4<1>;
L_0x5556c8f07890 .functor AND 1, L_0x5556c8f07b00, L_0x5556c8f07c90, C4<1>, C4<1>;
L_0x5556c8f07f10 .functor AND 1, L_0x5556c8f07480, L_0x5556c8f07e20, C4<1>, C4<1>;
L_0x5556c8f08150 .functor AND 1, L_0x5556c8f07f10, L_0x5556c8f08060, C4<1>, C4<1>;
L_0x5556c8f083d0 .functor AND 1, L_0x5556c8f08150, L_0x5556c8f08260, C4<1>, C4<1>;
L_0x5556c8f085d0 .functor AND 1, L_0x5556c8f083d0, L_0x5556c8f08530, C4<1>, C4<1>;
L_0x5556c8f08820 .functor NOT 1, L_0x5556c8f086e0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f08990 .functor AND 1, L_0x5556c8f085d0, L_0x5556c8f08820, C4<1>, C4<1>;
L_0x5556c8f08aa0 .functor NOT 1, L_0x5556c8f0c080, C4<0>, C4<0>, C4<0>;
L_0x5556c8f08bd0 .functor AND 1, L_0x5556c8f08990, L_0x5556c8f08aa0, C4<1>, C4<1>;
L_0x5556c8f09220 .functor BUFZ 1, L_0x5556c8f09690, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0b6c0 .functor BUFZ 32, v0x5556c8cb7280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f0b820 .functor BUFZ 32, v0x5556c8d6f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f0bc30 .functor AND 5, L_0x5556c8f0b930, L_0x5556c8f0bb90, C4<11111>, C4<11111>;
L_0x7effb8666330 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a55c40_0 .net "CLKDIV_WMASK", 31 0, L_0x7effb8666330;  1 drivers
L_0x7effb8666450 .functor BUFT 1, C4<00000000000000000001111111111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a55dd0_0 .net "CMDCFG_WMASK", 31 0, L_0x7effb8666450;  1 drivers
L_0x7effb86664e0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a52720_0 .net "CMDDMY_WMASK", 31 0, L_0x7effb86664e0;  1 drivers
L_0x7effb8666498 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a54e30_0 .net "CMDOP_WMASK", 31 0, L_0x7effb8666498;  1 drivers
L_0x7effb8666378 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a4b000_0 .net "CSCTRL_WMASK", 31 0, L_0x7effb8666378;  1 drivers
L_0x7effb86662e8 .functor BUFT 1, C4<00000000000000000000001011111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a528b0_0 .net "CTRL_WMASK", 31 0, L_0x7effb86662e8;  1 drivers
L_0x7effb8666528 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a54fc0_0 .net "DMACFG_WMASK", 31 0, L_0x7effb8666528;  1 drivers
L_0x7effb86663c0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a54340_0 .net "XIPCFG_WMASK", 31 0, L_0x7effb86663c0;  1 drivers
L_0x7effb8666408 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5556c8a52270_0 .net "XIPCMD_WMASK", 31 0, L_0x7effb8666408;  1 drivers
v0x5556c8a55470_0 .net *"_ivl_0", 0 0, L_0x5556c8cb8610;  1 drivers
v0x5556c8a52400_0 .net *"_ivl_175", 4 0, L_0x5556c8f0b930;  1 drivers
v0x5556c8a4ab90_0 .net *"_ivl_177", 4 0, L_0x5556c8f0bb90;  1 drivers
v0x5556c8a4b5c0_0 .net *"_ivl_178", 4 0, L_0x5556c8f0bc30;  1 drivers
v0x5556c8a4cbb0_0 .net *"_ivl_18", 0 0, L_0x5556c8f073a0;  1 drivers
v0x5556c8a4cec0_0 .net *"_ivl_20", 0 0, L_0x5556c8f07410;  1 drivers
L_0x7effb8666258 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x5556c8a4cd10_0 .net/2u *"_ivl_24", 11 0, L_0x7effb8666258;  1 drivers
v0x5556c8a4d3e0_0 .net *"_ivl_26", 0 0, L_0x5556c8f07580;  1 drivers
v0x5556c8a4b1e0_0 .net *"_ivl_33", 0 0, L_0x5556c8f07900;  1 drivers
L_0x7effb86662a0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x5556c8a4a880_0 .net/2u *"_ivl_34", 11 0, L_0x7effb86662a0;  1 drivers
v0x5556c8a4b390_0 .net *"_ivl_36", 0 0, L_0x5556c8f07a10;  1 drivers
v0x5556c8a4d220_0 .net *"_ivl_39", 0 0, L_0x5556c8f07b00;  1 drivers
v0x5556c8a4c9c0_0 .net *"_ivl_41", 0 0, L_0x5556c8f07c90;  1 drivers
L_0x7effb8666570 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x5556c8a4a700_0 .net/2u *"_ivl_62", 11 0, L_0x7effb8666570;  1 drivers
v0x5556c8a4ad80_0 .net *"_ivl_64", 0 0, L_0x5556c8f07e20;  1 drivers
v0x5556c8a4bee0_0 .net *"_ivl_66", 0 0, L_0x5556c8f07f10;  1 drivers
v0x5556c8a4c090_0 .net *"_ivl_69", 0 0, L_0x5556c8f08060;  1 drivers
v0x5556c8a4c1f0_0 .net *"_ivl_70", 0 0, L_0x5556c8f08150;  1 drivers
v0x5556c8a4d070_0 .net *"_ivl_73", 0 0, L_0x5556c8f08260;  1 drivers
v0x5556c8a4b7a0_0 .net *"_ivl_77", 0 0, L_0x5556c8f08530;  1 drivers
v0x5556c8eb7e30_0 .net *"_ivl_78", 0 0, L_0x5556c8f085d0;  1 drivers
v0x5556c8eb9b30_0 .net *"_ivl_8", 0 0, L_0x5556c8ec61e0;  1 drivers
v0x5556c8ebbdb0_0 .net *"_ivl_81", 0 0, L_0x5556c8f086e0;  1 drivers
v0x5556c8c001e0_0 .net *"_ivl_82", 0 0, L_0x5556c8f08820;  1 drivers
v0x5556c8a4b9e0_0 .net *"_ivl_84", 0 0, L_0x5556c8f08990;  1 drivers
v0x5556c8a4bd80_0 .net *"_ivl_86", 0 0, L_0x5556c8f08aa0;  1 drivers
v0x5556c8a4bb90_0 .net "a", 11 0, L_0x5556c8f07330;  1 drivers
v0x5556c8eb2280_0 .net "access_phase", 0 0, L_0x5556c8c31fe0;  1 drivers
v0x5556c8ea1100_0 .net "addr_bytes_o", 1 0, L_0x5556c8f0a9a0;  alias, 1 drivers
v0x5556c8ea75f0_0 .net "addr_lanes_o", 1 0, L_0x5556c8f0a750;  alias, 1 drivers
v0x5556c8eab0f0_0 .net "axi_err_i", 0 0, v0x5556c8cc6c30_0;  alias, 1 drivers
v0x5556c8eb0680_0 .net "burst_size_o", 3 0, L_0x5556c8f0b230;  alias, 1 drivers
v0x5556c8cf8830_0 .net "busy_i", 0 0, L_0x5556c8f0c080;  1 drivers
v0x5556c897e970_0 .net "clk_div_o", 2 0, L_0x5556c8f09860;  alias, 1 drivers
v0x5556c898ae10_0 .var "clk_div_reg", 31 0;
v0x5556c8e13a40_0 .net "cmd_addr_o", 31 0, v0x5556c8d2e730_0;  alias, 1 drivers
v0x5556c8d2e730_0 .var "cmd_addr_reg", 31 0;
v0x5556c8d207d0_0 .var "cmd_cfg_reg", 31 0;
L_0x7effb86666d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8d1d860_0 .net "cmd_done_i", 0 0, L_0x7effb86666d8;  1 drivers
v0x5556c8d38930_0 .var "cmd_done_latched", 0 0;
v0x5556c8cf9c00_0 .net "cmd_done_set_i", 0 0, v0x5556c89cfe30_0;  alias, 1 drivers
v0x5556c894eea0_0 .var "cmd_dummy_reg", 31 0;
v0x5556c899c9a0_0 .net "cmd_lanes_o", 1 0, L_0x5556c8f0a420;  alias, 1 drivers
v0x5556c8a48880_0 .net "cmd_len_o", 31 0, v0x5556c8a496f0_0;  alias, 1 drivers
v0x5556c8a496f0_0 .var "cmd_len_reg", 31 0;
v0x5556c8a48f50_0 .var "cmd_op_reg", 31 0;
v0x5556c8cbc770_0 .net "cmd_start_o", 0 0, v0x5556c8e272c0_0;  alias, 1 drivers
v0x5556c8e26dd0_0 .net "cmd_trig_ok", 0 0, L_0x5556c8f08bd0;  1 drivers
v0x5556c8e272c0_0 .var "cmd_trig_q", 0 0;
v0x5556c8e68880_0 .net "cmd_trig_wr", 0 0, L_0x5556c8f083d0;  1 drivers
v0x5556c8de9580_0 .net "cmd_trigger_clr_i", 0 0, v0x5556c8842540_0;  alias, 1 drivers
v0x5556c8de2340_0 .net "cpha_o", 0 0, L_0x5556c8f09290;  alias, 1 drivers
v0x5556c8d9b290_0 .net "cpol_o", 0 0, L_0x5556c8f090f0;  alias, 1 drivers
v0x5556c8d73f80_0 .net "cs_auto_o", 0 0, L_0x5556c8f099a0;  alias, 1 drivers
v0x5556c8d2a680_0 .var "cs_ctrl_reg", 31 0;
v0x5556c8cb8770_0 .net "cs_delay_o", 1 0, L_0x5556c8f09900;  alias, 1 drivers
v0x5556c88c8cb0_0 .net "cs_level_o", 1 0, L_0x5556c8f09a40;  alias, 1 drivers
v0x5556c8cb8410_0 .var "ctrl_reg", 31 0;
v0x5556c8cb6b80_0 .net "data_lanes_o", 1 0, L_0x5556c8f0a900;  alias, 1 drivers
v0x5556c8cb7ba0_0 .net "dma_addr_o", 31 0, L_0x5556c8f0b6c0;  alias, 1 drivers
v0x5556c8cb7280_0 .var "dma_addr_reg", 31 0;
v0x5556c8a52070_0 .var "dma_cfg_reg", 31 0;
v0x5556c8e9fa90_0 .net "dma_dir_o", 0 0, L_0x5556c8f0b420;  alias, 1 drivers
L_0x7effb8666720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8e2d8a0_0 .net "dma_done_i", 0 0, L_0x7effb8666720;  1 drivers
v0x5556c8d70de0_0 .var "dma_done_latched", 0 0;
v0x5556c8a499d0_0 .net "dma_done_set_i", 0 0, v0x5556c8cd4620_0;  alias, 1 drivers
v0x5556c8cbc3b0_0 .net "dma_en_o", 0 0, L_0x5556c8f095f0;  alias, 1 drivers
v0x5556c8cc2a50_0 .net "dma_len_o", 31 0, L_0x5556c8f0b820;  alias, 1 drivers
v0x5556c8d6f2a0_0 .var "dma_len_reg", 31 0;
v0x5556c8d01eb0_0 .net "dummy_cycles_o", 3 0, L_0x5556c8f0abf0;  alias, 1 drivers
v0x5556c8ceb5d0_0 .net "enable_o", 0 0, L_0x5556c8f08490;  alias, 1 drivers
L_0x7effb8666600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8d6eda0_0 .net "err_set_i", 0 0, L_0x7effb8666600;  1 drivers
v0x5556c8ceebe0_0 .var "err_stat_reg", 31 0;
v0x5556c8d2b720_0 .net "extra_dummy_o", 7 0, L_0x5556c8f0b190;  alias, 1 drivers
v0x5556c8e0c2b0_0 .net "fifo_rx_data_i", 31 0, v0x5556c8d1faf0_0;  alias, 1 drivers
v0x5556c8e15330_0 .var "fifo_rx_data_q", 31 0;
L_0x7effb8666690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8e162b0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7effb8666690;  1 drivers
v0x5556c8e9e9d0_0 .var "fifo_rx_pop_seen", 0 0;
v0x5556c8cdec50_0 .net "fifo_rx_re_o", 0 0, L_0x5556c8f07890;  alias, 1 drivers
v0x5556c8cde2a0_0 .var "fifo_rx_re_q", 0 0;
v0x5556c8cddaf0_0 .net "fifo_tx_data_o", 31 0, L_0x5556c8f077d0;  alias, 1 drivers
L_0x7effb8666648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8d6d070_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7effb8666648;  1 drivers
v0x5556c8d5b3a0_0 .net "fifo_tx_we_o", 0 0, L_0x5556c8f07670;  alias, 1 drivers
v0x5556c8d58200_0 .net "hold_en_o", 0 0, L_0x5556c8f097c0;  alias, 1 drivers
v0x5556c8d9aae0_0 .net "incr_addr_o", 0 0, L_0x5556c8f0b4c0;  alias, 1 drivers
v0x5556c8dadf70_0 .net "int_en_o", 4 0, L_0x5556c8f0b890;  1 drivers
v0x5556c8db43f0_0 .var "int_en_reg", 31 0;
v0x5556c8db9440_0 .var "int_stat_reg", 31 0;
v0x5556c8dc29c0_0 .net "irq", 0 0, L_0x5556c8f0b730;  alias, 1 drivers
v0x5556c8dc51d0_0 .net "is_write_o", 0 0, L_0x5556c8f0ac90;  alias, 1 drivers
v0x5556c8dc6270_0 .net "lsb_first_o", 0 0, L_0x5556c8f093c0;  1 drivers
v0x5556c8dc6310_0 .net "mode_bits_o", 7 0, L_0x5556c8f0ae60;  alias, 1 drivers
v0x5556c8dcb7d0_0 .net "mode_en_cfg_o", 0 0, L_0x5556c8f09220;  alias, 1 drivers
v0x5556c8dce6e0_0 .net "mode_en_o", 0 0, L_0x5556c8f09690;  alias, 1 drivers
v0x5556c8dce780_0 .net "opcode_o", 7 0, L_0x5556c8f0aad0;  alias, 1 drivers
L_0x7effb86667b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8dcfcb0_0 .net "overrun_i", 0 0, L_0x7effb86667b0;  1 drivers
v0x5556c8dcfd50_0 .net "paddr", 11 0, v0x5556c8ef5660_0;  alias, 1 drivers
v0x5556c8dd4c10_0 .net "pclk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8dd6070_0 .net "penable", 0 0, v0x5556c8ef5720_0;  alias, 1 drivers
v0x5556c8dd6110_0 .var "prdata", 31 0;
v0x5556c8de1b00_0 .net "pready", 0 0, L_0x7effb86661c8;  alias, 1 drivers
v0x5556c8de1ba0_0 .net "presetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8e14bd0_0 .net "psel", 0 0, v0x5556c8ef5920_0;  alias, 1 drivers
v0x5556c8e14c70_0 .var "pslverr", 0 0;
v0x5556c8e15ed0_0 .net "pstrb", 3 0, v0x5556c8ef5a60_0;  alias, 1 drivers
L_0x7effb8666210 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5556c8e0a030_0 .net "pstrb_eff", 3 0, L_0x7effb8666210;  1 drivers
v0x5556c8df9080_0 .net "pwdata", 31 0, v0x5556c8ef5b20_0;  alias, 1 drivers
v0x5556c8e009c0_0 .net "pwrite", 0 0, v0x5556c8ef5c30_0;  alias, 1 drivers
v0x5556c8e9dcf0_0 .net "quad_en_o", 0 0, L_0x5556c8f08fc0;  alias, 1 drivers
v0x5556c8e9dd90_0 .net "read_phase", 0 0, L_0x5556c8f072c0;  1 drivers
v0x5556c8cef090_0 .var "ro_addr", 0 0;
v0x5556c8cef7c0_0 .net "rx_full_i", 0 0, L_0x5556c8f0c7f0;  alias, 1 drivers
v0x5556c8cf2bb0_0 .net "rx_level_i", 3 0, L_0x5556c8f0c280;  1 drivers
v0x5556c8d093a0_0 .net "setup_phase", 0 0, L_0x5556c8c37f90;  1 drivers
L_0x7effb8666768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8d022a0_0 .net "timeout_i", 0 0, L_0x7effb8666768;  1 drivers
v0x5556c8cc2260_0 .net "tx_empty_i", 0 0, L_0x5556c8f0c6b0;  alias, 1 drivers
v0x5556c8ccef50_0 .net "tx_level_i", 3 0, L_0x5556c8f0c1e0;  1 drivers
L_0x7effb86667f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8cebec0_0 .net "underrun_i", 0 0, L_0x7effb86667f8;  1 drivers
v0x5556c8d142f0_0 .var "valid_addr", 0 0;
v0x5556c8d140b0_0 .net "wp_en_o", 0 0, L_0x7effb86665b8;  alias, 1 drivers
v0x5556c8d14150_0 .net "wr_ok", 0 0, L_0x5556c8f07480;  1 drivers
v0x5556c8dab970_0 .net "write_phase", 0 0, L_0x5556c8ec6170;  1 drivers
v0x5556c8daba30_0 .net "xip_active_i", 0 0, v0x5556c8ecd4b0_0;  alias, 1 drivers
v0x5556c8e0ce20_0 .net "xip_addr_bytes_o", 1 0, L_0x5556c8f09be0;  alias, 1 drivers
v0x5556c8e0dae0_0 .var "xip_cfg_reg", 31 0;
v0x5556c8e0d5e0_0 .var "xip_cmd_reg", 31 0;
v0x5556c8e0d0e0_0 .net "xip_cont_read_o", 0 0, L_0x5556c8f09fa0;  alias, 1 drivers
v0x5556c8cbd000_0 .net "xip_data_lanes_o", 1 0, L_0x5556c8f09d40;  alias, 1 drivers
v0x5556c8cbd0c0_0 .net "xip_dummy_cycles_o", 3 0, L_0x5556c8f09e30;  alias, 1 drivers
v0x5556c8e04840_0 .net "xip_en_o", 0 0, L_0x5556c8f08ec0;  alias, 1 drivers
v0x5556c8e04900_0 .net "xip_mode_bits_o", 7 0, L_0x5556c8f0a5b0;  alias, 1 drivers
v0x5556c8e042d0_0 .net "xip_mode_en_o", 0 0, L_0x5556c8f0a160;  alias, 1 drivers
v0x5556c8e04370_0 .net "xip_read_op_o", 7 0, L_0x5556c8f0a380;  alias, 1 drivers
v0x5556c8cbe2e0_0 .net "xip_write_en_o", 0 0, L_0x5556c8f0a2e0;  alias, 1 drivers
v0x5556c8cbe3a0_0 .net "xip_write_op_o", 7 0, L_0x5556c8f0a510;  alias, 1 drivers
E_0x5556c8a47f10/0 .event edge, v0x5556c8e9dd90_0, v0x5556c8d142f0_0, v0x5556c8a4bb90_0, v0x5556c8cb8410_0;
E_0x5556c8a47f10/1 .event edge, v0x5556c8cf2bb0_0, v0x5556c8ccef50_0, v0x5556c8cf8830_0, v0x5556c8daba30_0;
E_0x5556c8a47f10/2 .event edge, v0x5556c8d38930_0, v0x5556c8d70de0_0, v0x5556c8db43f0_0, v0x5556c8db9440_0;
E_0x5556c8a47f10/3 .event edge, v0x5556c898ae10_0, v0x5556c8d2a680_0, v0x5556c8e0dae0_0, v0x5556c8e0d5e0_0;
E_0x5556c8a47f10/4 .event edge, v0x5556c8d207d0_0, v0x5556c8a48f50_0, v0x5556c8d2e730_0, v0x5556c8a496f0_0;
E_0x5556c8a47f10/5 .event edge, v0x5556c894eea0_0, v0x5556c8a52070_0, v0x5556c8cb7280_0, v0x5556c8d6f2a0_0;
E_0x5556c8a47f10/6 .event edge, v0x5556c8e15330_0, v0x5556c8cef7c0_0, v0x5556c8cc2260_0, v0x5556c8ceebe0_0;
E_0x5556c8a47f10 .event/or E_0x5556c8a47f10/0, E_0x5556c8a47f10/1, E_0x5556c8a47f10/2, E_0x5556c8a47f10/3, E_0x5556c8a47f10/4, E_0x5556c8a47f10/5, E_0x5556c8a47f10/6;
E_0x5556c8866250/0 .event negedge, v0x5556c8a539e0_0;
E_0x5556c8866250/1 .event posedge, v0x5556c88dfb10_0;
E_0x5556c8866250 .event/or E_0x5556c8866250/0, E_0x5556c8866250/1;
E_0x5556c8ec5f90/0 .event edge, v0x5556c8dab970_0, v0x5556c8d142f0_0, v0x5556c8cef090_0, v0x5556c8a4bb90_0;
E_0x5556c8ec5f90/1 .event edge, v0x5556c8e0a030_0, v0x5556c8df9080_0, v0x5556c8cf8830_0;
E_0x5556c8ec5f90 .event/or E_0x5556c8ec5f90/0, E_0x5556c8ec5f90/1;
E_0x5556c8ec5fd0 .event edge, v0x5556c8a4bb90_0;
L_0x5556c8f07580 .cmp/eq 12, L_0x5556c8f07330, L_0x7effb8666258;
L_0x5556c8f07a10 .cmp/eq 12, L_0x5556c8f07330, L_0x7effb86662a0;
L_0x5556c8f07c90 .reduce/nor v0x5556c8e9e9d0_0;
L_0x5556c8f07e20 .cmp/eq 12, L_0x5556c8f07330, L_0x7effb8666570;
L_0x5556c8f08060 .part L_0x7effb8666210, 1, 1;
L_0x5556c8f08260 .part v0x5556c8ef5b20_0, 8, 1;
L_0x5556c8f08530 .part v0x5556c8cb8410_0, 0, 1;
L_0x5556c8f086e0 .part v0x5556c8cb8410_0, 1, 1;
L_0x5556c8f08490 .part v0x5556c8cb8410_0, 0, 1;
L_0x5556c8f08ec0 .part v0x5556c8cb8410_0, 1, 1;
L_0x5556c8f08fc0 .part v0x5556c8cb8410_0, 2, 1;
L_0x5556c8f090f0 .part v0x5556c8cb8410_0, 3, 1;
L_0x5556c8f09290 .part v0x5556c8cb8410_0, 4, 1;
L_0x5556c8f093c0 .part v0x5556c8cb8410_0, 5, 1;
L_0x5556c8f095f0 .part v0x5556c8cb8410_0, 6, 1;
L_0x5556c8f09690 .part v0x5556c8cb8410_0, 7, 1;
L_0x5556c8f097c0 .part v0x5556c8cb8410_0, 9, 1;
L_0x5556c8f09860 .part v0x5556c898ae10_0, 0, 3;
L_0x5556c8f099a0 .part v0x5556c8d2a680_0, 0, 1;
L_0x5556c8f09a40 .part v0x5556c8d2a680_0, 1, 2;
L_0x5556c8f09900 .part v0x5556c8d2a680_0, 3, 2;
L_0x5556c8f09be0 .part v0x5556c8e0dae0_0, 0, 2;
L_0x5556c8f09d40 .part v0x5556c8e0dae0_0, 2, 2;
L_0x5556c8f09e30 .part v0x5556c8e0dae0_0, 4, 4;
L_0x5556c8f09fa0 .part v0x5556c8e0dae0_0, 8, 1;
L_0x5556c8f0a160 .part v0x5556c8e0dae0_0, 9, 1;
L_0x5556c8f0a2e0 .part v0x5556c8e0dae0_0, 10, 1;
L_0x5556c8f0a380 .part v0x5556c8e0d5e0_0, 0, 8;
L_0x5556c8f0a510 .part v0x5556c8e0d5e0_0, 8, 8;
L_0x5556c8f0a5b0 .part v0x5556c8e0d5e0_0, 16, 8;
L_0x5556c8f0a420 .part v0x5556c8d207d0_0, 0, 2;
L_0x5556c8f0a750 .part v0x5556c8d207d0_0, 2, 2;
L_0x5556c8f0a900 .part v0x5556c8d207d0_0, 4, 2;
L_0x5556c8f0a9a0 .part v0x5556c8d207d0_0, 6, 2;
L_0x5556c8f0abf0 .part v0x5556c8d207d0_0, 8, 4;
L_0x5556c8f0ac90 .part v0x5556c8d207d0_0, 12, 1;
L_0x5556c8f0aad0 .part v0x5556c8a48f50_0, 0, 8;
L_0x5556c8f0ae60 .part v0x5556c8a48f50_0, 8, 8;
L_0x5556c8f0b190 .part v0x5556c894eea0_0, 0, 8;
L_0x5556c8f0b230 .part v0x5556c8a52070_0, 0, 4;
L_0x5556c8f0b420 .part v0x5556c8a52070_0, 4, 1;
L_0x5556c8f0b4c0 .part v0x5556c8a52070_0, 5, 1;
L_0x5556c8f0b890 .part v0x5556c8db43f0_0, 0, 5;
L_0x5556c8f0b930 .part v0x5556c8db43f0_0, 0, 5;
L_0x5556c8f0bb90 .part v0x5556c8db9440_0, 0, 5;
L_0x5556c8f0b730 .reduce/or L_0x5556c8f0bc30;
S_0x5556c8d21230 .scope begin, "$unm_blk_37" "$unm_blk_37" 6 310, 6 310 0, S_0x5556c8e0f850;
 .timescale 0 0;
v0x5556c8a560f0_0 .var "next_ctrl", 31 0;
S_0x5556c8d23e40 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x5556c8e0f850;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x5556c8d23e40
v0x5556c8a54980_0 .var "cur", 31 0;
v0x5556c8a52ef0_0 .var "data", 31 0;
TD_top_cmd_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x5556c8a52ef0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x5556c8a54980_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x5556c8a52ef0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x5556c8a54980_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x5556c8a52ef0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x5556c8a54980_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x5556c8a52ef0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x5556c8a54980_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x5556c8d1db00 .scope module, "u_dma_engine" "dma_engine" 4 422, 7 16 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x5556c8d953f0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x5556c8d95430 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x5556c8d95470 .param/l "S_DONE" 1 7 205, C4<101>;
P_0x5556c8d954b0 .param/l "S_IDLE" 1 7 200, C4<000>;
P_0x5556c8d954f0 .param/l "S_RUN_RD" 1 7 202, C4<010>;
P_0x5556c8d95530 .param/l "S_RUN_WR" 1 7 204, C4<100>;
P_0x5556c8d95570 .param/l "S_WAIT_RD" 1 7 201, C4<001>;
P_0x5556c8d955b0 .param/l "S_WAIT_WR" 1 7 203, C4<011>;
P_0x5556c8d955f0 .param/l "TX_DEPTH_LEVEL" 1 7 91, C4<10000>;
P_0x5556c8d95630 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x5556c8f0eb20 .functor NOT 1, v0x5556c8cd3980_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f0eb90 .functor AND 1, L_0x5556c8f10e80, L_0x5556c8f0eb20, C4<1>, C4<1>;
L_0x5556c8f0f8d0 .functor NOT 1, v0x5556c8ef5d20_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f100c0 .functor NOT 1, v0x5556c8ef5d20_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10250 .functor BUFZ 32, v0x5556c8cbdba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f10300 .functor BUFZ 1, v0x5556c8cbd820_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10400 .functor BUFZ 1, v0x5556c8cac0c0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10550 .functor BUFZ 32, v0x5556c8e05bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f10610 .functor BUFZ 1, v0x5556c8d30c80_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10710 .functor BUFZ 32, v0x5556c8ced180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f10810 .functor BUFZ 1, v0x5556c8d2fac0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10980 .functor BUFZ 32, v0x5556c8cebbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f10a80 .functor BUFZ 1, v0x5556c8d743b0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10910 .functor BUFZ 4, v0x5556c8ceddf0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5556c8f10c10 .functor BUFZ 1, v0x5556c8d2f540_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f10da0 .functor BUFZ 1, v0x5556c8d2cb90_0, C4<0>, C4<0>, C4<0>;
L_0x7effb8666a38 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d30390_0 .net/2u *"_ivl_0", 4 0, L_0x7effb8666a38;  1 drivers
v0x5556c8d74140_0 .net *"_ivl_10", 0 0, L_0x5556c8f0eb20;  1 drivers
v0x5556c8ced770_0 .net *"_ivl_16", 29 0, L_0x5556c8f0ecb0;  1 drivers
L_0x7effb8666ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c8ced470_0 .net *"_ivl_18", 1 0, L_0x7effb8666ac8;  1 drivers
L_0x7effb8666b10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d1d5b0_0 .net/2u *"_ivl_20", 3 0, L_0x7effb8666b10;  1 drivers
v0x5556c8d20540_0 .net *"_ivl_22", 0 0, L_0x5556c8f0ef50;  1 drivers
L_0x7effb8666b58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5556c8d20600_0 .net/2u *"_ivl_24", 3 0, L_0x7effb8666b58;  1 drivers
v0x5556c8d1d210_0 .net *"_ivl_28", 31 0, L_0x5556c8f0f240;  1 drivers
L_0x7effb8666ba0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d1e940_0 .net *"_ivl_31", 27 0, L_0x7effb8666ba0;  1 drivers
v0x5556c8d39960_0 .net *"_ivl_35", 3 0, L_0x5556c8f0f510;  1 drivers
L_0x7effb8666be8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d39070_0 .net/2u *"_ivl_38", 27 0, L_0x7effb8666be8;  1 drivers
L_0x7effb8666a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d38b80_0 .net/2u *"_ivl_4", 4 0, L_0x7effb8666a80;  1 drivers
v0x5556c8d37530_0 .net *"_ivl_40", 31 0, L_0x5556c8f0f6a0;  1 drivers
v0x5556c8d13a70_0 .net *"_ivl_44", 29 0, L_0x5556c8f0f7e0;  1 drivers
L_0x7effb8666c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c8d0dbb0_0 .net *"_ivl_46", 1 0, L_0x7effb8666c30;  1 drivers
L_0x7effb8666c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8d0d420_0 .net/2u *"_ivl_48", 0 0, L_0x7effb8666c78;  1 drivers
L_0x7effb8666cc0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d084f0_0 .net/2u *"_ivl_52", 4 0, L_0x7effb8666cc0;  1 drivers
v0x5556c8d08590_0 .net *"_ivl_54", 4 0, L_0x5556c8f0fbf0;  1 drivers
v0x5556c8d03d80_0 .var "addr_r", 31 0;
v0x5556c8d03e20_0 .net "araddr_o", 31 0, L_0x5556c8f10250;  alias, 1 drivers
v0x5556c8cc7e30_0 .net "araddr_w", 31 0, v0x5556c8cbdba0_0;  1 drivers
v0x5556c8cc7ef0_0 .net "arready_i", 0 0, v0x5556c8ef2100_0;  alias, 1 drivers
v0x5556c8cc1280_0 .net "arvalid_o", 0 0, L_0x5556c8f10300;  alias, 1 drivers
v0x5556c8cc1320_0 .net "arvalid_w", 0 0, v0x5556c8cbd820_0;  1 drivers
v0x5556c8cc79b0_0 .net "awaddr_o", 31 0, L_0x5556c8f10710;  alias, 1 drivers
v0x5556c8cc7a50_0 .net "awaddr_w", 31 0, v0x5556c8ced180_0;  1 drivers
v0x5556c8cc7530_0 .net "awready_i", 0 0, v0x5556c8ef2490_0;  alias, 1 drivers
v0x5556c8cc70b0_0 .net "awvalid_o", 0 0, L_0x5556c8f10810;  alias, 1 drivers
v0x5556c8cc7150_0 .net "awvalid_w", 0 0, v0x5556c8d2fac0_0;  1 drivers
v0x5556c8cc6c30_0 .var "axi_err_o", 0 0;
v0x5556c8cc67b0_0 .net "beats_level", 4 0, L_0x5556c8f0fa80;  1 drivers
v0x5556c8cc6850_0 .net "beats_w", 3 0, L_0x5556c8f0f5b0;  1 drivers
v0x5556c8cc6330_0 .net "bready_o", 0 0, L_0x5556c8f10c10;  alias, 1 drivers
v0x5556c8cc63d0_0 .net "bready_w", 0 0, v0x5556c8d2f540_0;  1 drivers
v0x5556c8cc5eb0_0 .net "bresp_i", 1 0, v0x5556c8ef2710_0;  alias, 1 drivers
v0x5556c8cc5f50_0 .var "burst_len_r", 31 0;
v0x5556c8cc5ac0_0 .net "burst_size_i", 3 0, L_0x5556c8f0b230;  alias, 1 drivers
v0x5556c8cc0e40_0 .var "burst_size_r", 3 0;
v0x5556c8cc0f00_0 .net "burst_words_w", 3 0, L_0x5556c8f0f070;  1 drivers
v0x5556c8cd7a90_0 .net "busy_o", 0 0, v0x5556c8cd7b50_0;  alias, 1 drivers
v0x5556c8cd7b50_0 .var "busy_r", 0 0;
v0x5556c8cd6410_0 .net "bvalid_i", 0 0, v0x5556c8ef27d0_0;  alias, 1 drivers
v0x5556c8cd64b0_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8cd5f70_0 .net "data_out_w", 31 0, v0x5556c8e05bb0_0;  1 drivers
v0x5556c8cd4ed0_0 .net "dma_addr_i", 31 0, L_0x5556c8f0b6c0;  alias, 1 drivers
v0x5556c8cd4580_0 .net "dma_dir_i", 0 0, L_0x5556c8f0b420;  alias, 1 drivers
v0x5556c8cd4620_0 .var "dma_done_set_o", 0 0;
v0x5556c8cd3980_0 .var "dma_en_d", 0 0;
v0x5556c8cd3a20_0 .net "dma_en_i", 0 0, L_0x5556c8f10e80;  1 drivers
v0x5556c8cd3540_0 .net "dma_len_i", 31 0, L_0x5556c8f0b820;  alias, 1 drivers
v0x5556c8cd35e0_0 .net "fifo_rx_data_i", 31 0, v0x5556c8d1faf0_0;  alias, 1 drivers
v0x5556c8cd30a0_0 .net "fifo_rx_re_o", 0 0, L_0x5556c8f10da0;  alias, 1 drivers
v0x5556c8cd3140_0 .net "fifo_tx_data_o", 31 0, L_0x5556c8f10550;  alias, 1 drivers
v0x5556c8cd2c60_0 .net "fifo_tx_we_o", 0 0, L_0x5556c8f10610;  alias, 1 drivers
v0x5556c8cd2d00_0 .net "incr_addr_i", 0 0, L_0x5556c8f0b4c0;  alias, 1 drivers
v0x5556c8cd2820_0 .var "incr_addr_r", 0 0;
v0x5556c8cd28c0_0 .net "len_w", 31 0, L_0x5556c8f0f940;  1 drivers
v0x5556c8cd2380_0 .net "rd_done", 0 0, v0x5556c8e04b00_0;  1 drivers
v0x5556c8cd1010_0 .net "rd_en_w", 0 0, v0x5556c8d2cb90_0;  1 drivers
v0x5556c8cd0bd0_0 .var "rd_start", 0 0;
v0x5556c8cd0730_0 .net "rdata_i", 31 0, v0x5556c8ef2b90_0;  alias, 1 drivers
v0x5556c8cc1df0_0 .var "rem_bytes_r", 31 0;
v0x5556c8cc1e90_0 .net "rem_lt_burst", 0 0, L_0x5556c8f0f380;  1 drivers
v0x5556c8cd02f0_0 .net "rem_words_w", 31 0, L_0x5556c8f0edb0;  1 drivers
v0x5556c8cd03b0_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8ccfeb0_0 .net "rready_o", 0 0, L_0x5556c8f10400;  alias, 1 drivers
v0x5556c8ccff70_0 .net "rready_w", 0 0, v0x5556c8cac0c0_0;  1 drivers
v0x5556c8ccf940_0 .net "rresp_i", 1 0, v0x5556c8ef2de0_0;  alias, 1 drivers
v0x5556c8ccfa00_0 .net "rvalid_i", 0 0, v0x5556c8ef2ef0_0;  alias, 1 drivers
v0x5556c8ccf4a0_0 .net "rx_data_ok", 0 0, L_0x5556c8f0feb0;  1 drivers
v0x5556c8ccf540_0 .net "rx_empty", 0 0, L_0x5556c8f0e930;  1 drivers
v0x5556c8cfb380_0 .net "rx_level_i", 4 0, v0x5556c8d1fed0_0;  alias, 1 drivers
v0x5556c8cfb420_0 .net "start_pulse", 0 0, L_0x5556c8f0eb90;  1 drivers
v0x5556c8d6ef10_0 .var "state", 2 0;
v0x5556c8d6efd0_0 .net "tx_full", 0 0, L_0x5556c8f0e890;  1 drivers
v0x5556c8e0c770_0 .net "tx_level_i", 4 0, v0x5556c8d14ca0_0;  alias, 1 drivers
v0x5556c8e0c830_0 .net "tx_space_ok", 0 0, L_0x5556c8f0fd30;  1 drivers
v0x5556c8e0f3f0_0 .net "wdata_o", 31 0, L_0x5556c8f10980;  alias, 1 drivers
v0x5556c8d13380_0 .net "wdata_w", 31 0, v0x5556c8cebbc0_0;  1 drivers
v0x5556c8d13440_0 .net "wr_done", 0 0, v0x5556c8d2d530_0;  1 drivers
v0x5556c8e09b80_0 .net "wr_en_w", 0 0, v0x5556c8d30c80_0;  1 drivers
v0x5556c8e09c50_0 .var "wr_start", 0 0;
v0x5556c8d02a90_0 .net "wready_i", 0 0, v0x5556c8ef3180_0;  alias, 1 drivers
v0x5556c8d02b60_0 .net "wstrb_o", 3 0, L_0x5556c8f10910;  alias, 1 drivers
v0x5556c8d08f20_0 .net "wstrb_w", 3 0, v0x5556c8ceddf0_0;  1 drivers
v0x5556c8d08ff0_0 .net "wvalid_o", 0 0, L_0x5556c8f10a80;  alias, 1 drivers
v0x5556c8d05cf0_0 .net "wvalid_w", 0 0, v0x5556c8d743b0_0;  1 drivers
L_0x5556c8f0e890 .cmp/eq 5, v0x5556c8d14ca0_0, L_0x7effb8666a38;
L_0x5556c8f0e930 .cmp/eq 5, v0x5556c8d1fed0_0, L_0x7effb8666a80;
L_0x5556c8f0ecb0 .part v0x5556c8cc1df0_0, 2, 30;
L_0x5556c8f0edb0 .concat [ 30 2 0 0], L_0x5556c8f0ecb0, L_0x7effb8666ac8;
L_0x5556c8f0ef50 .cmp/eq 4, v0x5556c8cc0e40_0, L_0x7effb8666b10;
L_0x5556c8f0f070 .functor MUXZ 4, v0x5556c8cc0e40_0, L_0x7effb8666b58, L_0x5556c8f0ef50, C4<>;
L_0x5556c8f0f240 .concat [ 4 28 0 0], L_0x5556c8f0f070, L_0x7effb8666ba0;
L_0x5556c8f0f380 .cmp/gt 32, L_0x5556c8f0f240, L_0x5556c8f0edb0;
L_0x5556c8f0f510 .part L_0x5556c8f0edb0, 0, 4;
L_0x5556c8f0f5b0 .functor MUXZ 4, L_0x5556c8f0f070, L_0x5556c8f0f510, L_0x5556c8f0f380, C4<>;
L_0x5556c8f0f6a0 .concat [ 4 28 0 0], L_0x5556c8f0f5b0, L_0x7effb8666be8;
L_0x5556c8f0f7e0 .part L_0x5556c8f0f6a0, 0, 30;
L_0x5556c8f0f940 .concat [ 2 30 0 0], L_0x7effb8666c30, L_0x5556c8f0f7e0;
L_0x5556c8f0fa80 .concat [ 4 1 0 0], L_0x5556c8f0f5b0, L_0x7effb8666c78;
L_0x5556c8f0fbf0 .arith/sub 5, L_0x7effb8666cc0, L_0x5556c8f0fa80;
L_0x5556c8f0fd30 .cmp/ge 5, L_0x5556c8f0fbf0, v0x5556c8d14ca0_0;
L_0x5556c8f0feb0 .cmp/ge 5, v0x5556c8d1fed0_0, L_0x5556c8f0fa80;
L_0x5556c8f0ff80 .part v0x5556c8cc5f50_0, 0, 16;
L_0x5556c8f10130 .part v0x5556c8cc5f50_0, 0, 16;
S_0x5556c8d1dee0 .scope module, "u_axi_read_block" "axi_read_block" 7 142, 7 315 0, S_0x5556c8d1db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x5556c887e570 .param/l "ADDR" 1 7 337, C4<01>;
P_0x5556c887e5b0 .param/l "DATA" 1 7 337, C4<10>;
P_0x5556c887e5f0 .param/l "IDLE" 1 7 337, C4<00>;
P_0x5556c887e630 .param/l "RESP" 1 7 337, C4<11>;
v0x5556c8cbd380_0 .net "addr", 31 0, v0x5556c8d03d80_0;  1 drivers
v0x5556c8e9deb0_0 .var "addr_reg", 31 0;
v0x5556c8cbdba0_0 .var "araddr", 31 0;
v0x5556c8cbdc60_0 .net "arready", 0 0, v0x5556c8ef2100_0;  alias, 1 drivers
v0x5556c8cbd820_0 .var "arvalid", 0 0;
v0x5556c8e9ec70_0 .var "busy", 0 0;
v0x5556c8e9ed30_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8cbdf40_0 .var "count", 15 0;
v0x5556c8e05bb0_0 .var "data_out", 31 0;
v0x5556c8e04b00_0 .var "done", 0 0;
v0x5556c8e04bc0_0 .net "full", 0 0, L_0x5556c8f0e890;  alias, 1 drivers
v0x5556c8cadfc0_0 .net "rdata", 31 0, v0x5556c8ef2b90_0;  alias, 1 drivers
v0x5556c8cac000_0 .net "reset", 0 0, L_0x5556c8f0f8d0;  1 drivers
v0x5556c8cac0c0_0 .var "rready", 0 0;
v0x5556c8d32530_0 .net "rvalid", 0 0, v0x5556c8ef2ef0_0;  alias, 1 drivers
v0x5556c8d325d0_0 .net "start", 0 0, v0x5556c8cd0bd0_0;  1 drivers
v0x5556c8d32070_0 .var "state", 1 0;
v0x5556c8d314c0_0 .net "transfer_size", 15 0, L_0x5556c8f0ff80;  1 drivers
v0x5556c8d30c80_0 .var "wr_en", 0 0;
S_0x5556c8d2ecf0 .scope module, "u_axi_write_block" "axi_write_block" 7 161, 7 404 0, S_0x5556c8d1db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x5556c8e6c200 .param/l "ADDR" 1 7 433, C4<01>;
P_0x5556c8e6c240 .param/l "DATA" 1 7 433, C4<10>;
P_0x5556c8e6c280 .param/l "IDLE" 1 7 433, C4<00>;
P_0x5556c8e6c2c0 .param/l "RESP" 1 7 433, C4<11>;
v0x5556c8d30430_0 .net "addr", 31 0, v0x5556c8d03d80_0;  alias, 1 drivers
v0x5556c8ced0c0_0 .var "addr_reg", 31 0;
v0x5556c8ced180_0 .var "awaddr", 31 0;
v0x5556c8d2fa00_0 .net "awready", 0 0, v0x5556c8ef2490_0;  alias, 1 drivers
v0x5556c8d2fac0_0 .var "awvalid", 0 0;
v0x5556c8d2f540_0 .var "bready", 0 0;
v0x5556c8d2f600_0 .var "busy", 0 0;
v0x5556c8d2f080_0 .net "bvalid", 0 0, v0x5556c8ef27d0_0;  alias, 1 drivers
v0x5556c8d2f140_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8d2d930_0 .var "count", 15 0;
v0x5556c8d2d470_0 .net "data_in", 31 0, v0x5556c8d1faf0_0;  alias, 1 drivers
v0x5556c8d2d530_0 .var "done", 0 0;
v0x5556c8d2cfb0_0 .net "empty", 0 0, L_0x5556c8f0e930;  alias, 1 drivers
v0x5556c8d2d070_0 .var "have_word", 0 0;
v0x5556c8d2caf0_0 .var "hold_bready", 0 0;
v0x5556c8d2cb90_0 .var "rd_en", 0 0;
v0x5556c8d2c5f0_0 .var "rd_pending", 0 0;
v0x5556c8d2c690_0 .net "reset", 0 0, L_0x5556c8f100c0;  1 drivers
v0x5556c8cf5f60_0 .net "start", 0 0, v0x5556c8e09c50_0;  1 drivers
v0x5556c8cf6020_0 .var "state", 1 0;
v0x5556c8cee540_0 .net "transfer_size", 15 0, L_0x5556c8f10130;  1 drivers
v0x5556c8cebbc0_0 .var "wdata", 31 0;
v0x5556c8cee240_0 .var "word_q", 31 0;
v0x5556c8cedd30_0 .net "wready", 0 0, v0x5556c8ef3180_0;  alias, 1 drivers
v0x5556c8ceddf0_0 .var "wstrb", 3 0;
v0x5556c8d743b0_0 .var "wvalid", 0 0;
S_0x5556c8d31960 .scope module, "u_fifo_rx" "fifo_rx" 4 350, 8 5 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x5556c8d06820 .param/l "AW" 1 8 26, +C4<00000000000000000000000000000100>;
P_0x5556c8d06860 .param/l "DEPTH" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x5556c8d068a0 .param/l "DEPTH_VAL" 1 8 27, C4<10000>;
P_0x5556c8d068e0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000100000>;
L_0x7effb86668d0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d20e50_0 .net/2u *"_ivl_0", 4 0, L_0x7effb86668d0;  1 drivers
L_0x7effb8666918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d20a70_0 .net/2u *"_ivl_4", 4 0, L_0x7effb8666918;  1 drivers
v0x5556c8d20b50_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8d20210_0 .var "count", 4 0;
v0x5556c8d202d0_0 .net "empty_o", 0 0, L_0x5556c8f0cb30;  alias, 1 drivers
v0x5556c8d1fe30_0 .net "full_o", 0 0, L_0x5556c8f0c7f0;  alias, 1 drivers
v0x5556c8d1fed0_0 .var "level_o", 4 0;
v0x5556c8d1fa50 .array "mem", 15 0, 31 0;
v0x5556c8d1faf0_0 .var "rd_data_o", 31 0;
v0x5556c8d1f670_0 .net "rd_en_i", 0 0, L_0x5556c8f0cd80;  1 drivers
v0x5556c8d1f730_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8d1f290_0 .var "rptr", 3 0;
v0x5556c8d1f370_0 .var "wptr", 3 0;
v0x5556c8d1eeb0_0 .net "wr_data_i", 31 0, v0x5556c89cf4c0_0;  alias, 1 drivers
v0x5556c8d1ef90_0 .net "wr_en_i", 0 0, v0x5556c89cf650_0;  alias, 1 drivers
L_0x5556c8f0c7f0 .cmp/eq 5, v0x5556c8d20210_0, L_0x7effb86668d0;
L_0x5556c8f0cb30 .cmp/eq 5, v0x5556c8d20210_0, L_0x7effb8666918;
S_0x5556c8d1e6a0 .scope module, "u_fifo_tx" "fifo_tx" 4 332, 9 5 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x5556c8d15aa0 .param/l "AW" 1 9 26, +C4<00000000000000000000000000000100>;
P_0x5556c8d15ae0 .param/l "DEPTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x5556c8d15b20 .param/l "DEPTH_VAL" 1 9 27, C4<10000>;
P_0x5556c8d15b60 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
L_0x7effb8666840 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d15720_0 .net/2u *"_ivl_0", 4 0, L_0x7effb8666840;  1 drivers
L_0x7effb8666888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d15800_0 .net/2u *"_ivl_4", 4 0, L_0x7effb8666888;  1 drivers
v0x5556c8d153a0_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8d15470_0 .var "count", 4 0;
v0x5556c8d15020_0 .net "empty_o", 0 0, L_0x5556c8f0c6b0;  alias, 1 drivers
v0x5556c8d15110_0 .net "full_o", 0 0, L_0x5556c8f0c570;  alias, 1 drivers
v0x5556c8d14ca0_0 .var "level_o", 4 0;
v0x5556c8d14d60 .array "mem", 15 0, 31 0;
v0x5556c8d14920_0 .var "rd_data_o", 31 0;
v0x5556c8d14a00_0 .net "rd_en_i", 0 0, L_0x5556c8f14660;  alias, 1 drivers
v0x5556c8d145a0_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8d14640_0 .var "rptr", 3 0;
v0x5556c8ccbcb0_0 .var "wptr", 3 0;
v0x5556c8ccbd90_0 .net "wr_data_i", 31 0, L_0x5556c8f0c430;  alias, 1 drivers
v0x5556c8cc42d0_0 .net "wr_en_i", 0 0, L_0x5556c8f0c320;  alias, 1 drivers
L_0x5556c8f0c570 .cmp/eq 5, v0x5556c8d15470_0, L_0x7effb8666840;
L_0x5556c8f0c6b0 .cmp/eq 5, v0x5556c8d15470_0, L_0x7effb8666888;
S_0x5556c8d15e20 .scope module, "u_qspi_fsm" "qspi_fsm" 4 558, 10 7 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 1 "xip_cont_read";
    .port_info 14 /INPUT 8 "cmd_opcode";
    .port_info 15 /INPUT 8 "mode_bits";
    .port_info 16 /INPUT 32 "addr";
    .port_info 17 /INPUT 32 "len_bytes";
    .port_info 18 /INPUT 32 "clk_div";
    .port_info 19 /INPUT 1 "cpol";
    .port_info 20 /INPUT 1 "cpha";
    .port_info 21 /INPUT 32 "tx_data_fifo";
    .port_info 22 /INPUT 1 "tx_empty";
    .port_info 23 /OUTPUT 1 "tx_ren";
    .port_info 24 /OUTPUT 32 "rx_data_fifo";
    .port_info 25 /OUTPUT 1 "rx_wen";
    .port_info 26 /INPUT 1 "rx_full";
    .port_info 27 /OUTPUT 1 "sclk";
    .port_info 28 /OUTPUT 1 "cs_n";
    .port_info 29 /INOUT 1 "io0";
    .port_info 30 /INOUT 1 "io1";
    .port_info 31 /INOUT 1 "io2";
    .port_info 32 /INOUT 1 "io3";
P_0x5556c8ea6140 .param/l "ADDR_BIT" 1 10 220, C4<0011>;
P_0x5556c8ea6180 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x5556c8ea61c0 .param/l "CMD_BIT" 1 10 219, C4<0010>;
P_0x5556c8ea6200 .param/l "CS_DONE" 1 10 225, C4<1000>;
P_0x5556c8ea6240 .param/l "CS_HOLD" 1 10 224, C4<0111>;
P_0x5556c8ea6280 .param/l "CS_SETUP" 1 10 218, C4<0001>;
P_0x5556c8ea62c0 .param/l "DATA_BIT" 1 10 223, C4<0110>;
P_0x5556c8ea6300 .param/l "DUMMY_BIT" 1 10 222, C4<0101>;
P_0x5556c8ea6340 .param/l "ERASE" 1 10 226, C4<1001>;
P_0x5556c8ea6380 .param/l "IDLE" 1 10 217, C4<0000>;
P_0x5556c8ea63c0 .param/l "MODE_BIT" 1 10 221, C4<0100>;
L_0x5556c8f14d30 .functor XNOR 1, v0x5556c88f64f0_0, L_0x5556c8f132a0, C4<0>, C4<0>;
L_0x5556c8f14e30 .functor AND 1, v0x5556c899bb80_0, L_0x5556c8f14d30, C4<1>, C4<1>;
L_0x5556c8f14ea0 .functor XOR 1, v0x5556c88f64f0_0, L_0x5556c8f132a0, C4<0>, C4<0>;
L_0x5556c8f14f60 .functor AND 1, v0x5556c899bb80_0, L_0x5556c8f14ea0, C4<1>, C4<1>;
L_0x5556c8f152e0 .functor BUFZ 1, L_0x5556c8f15070, C4<0>, C4<0>, C4<0>;
L_0x5556c8f157b0 .functor OR 1, L_0x5556c8f15f30, L_0x5556c8f16260, C4<0>, C4<0>;
L_0x5556c8f16930 .functor AND 1, L_0x5556c8f16630, L_0x5556c8f167f0, C4<1>, C4<1>;
L_0x5556c8f16bc0 .functor AND 1, L_0x5556c8f16930, L_0x5556c8f16a40, C4<1>, C4<1>;
L_0x5556c8f16e10 .functor AND 1, L_0x5556c8f16bc0, L_0x5556c8f16d20, C4<1>, C4<1>;
L_0x5556c8f17100 .functor AND 1, L_0x5556c8f16e10, L_0x5556c8f16f20, C4<1>, C4<1>;
L_0x5556c8f17210 .functor AND 1, L_0x5556c8f17100, L_0x5556c8f152e0, C4<1>, C4<1>;
L_0x5556c8f17460 .functor AND 1, L_0x5556c8f17210, L_0x5556c8f17010, C4<1>, C4<1>;
L_0x5556c8f17930 .functor AND 1, L_0x5556c8f17460, L_0x5556c8f17780, C4<1>, C4<1>;
L_0x5556c8f17b70 .functor AND 1, L_0x5556c8f17a40, L_0x5556c8f152e0, C4<1>, C4<1>;
L_0x5556c8f17710 .functor AND 1, L_0x5556c8f17b70, L_0x5556c8f17fd0, C4<1>, C4<1>;
L_0x5556c8f17e10 .functor AND 1, L_0x5556c8f17710, L_0x5556c8f181f0, C4<1>, C4<1>;
L_0x5556c8f18670 .functor AND 1, L_0x5556c8f17e10, L_0x5556c8f18400, C4<1>, C4<1>;
L_0x5556c8f188b0 .functor AND 1, L_0x5556c8f18670, L_0x5556c8f18780, C4<1>, C4<1>;
L_0x5556c8f18c50 .functor AND 1, L_0x5556c8f188b0, L_0x5556c8f18a60, C4<1>, C4<1>;
L_0x5556c8f18d10 .functor OR 1, L_0x5556c8f17930, L_0x5556c8f18c50, C4<0>, C4<0>;
L_0x5556c8f18f20 .functor AND 1, L_0x5556c8f189c0, L_0x5556c8f152e0, C4<1>, C4<1>;
L_0x5556c8f19310 .functor AND 1, L_0x5556c8f18f20, L_0x5556c8f193d0, C4<1>, C4<1>;
L_0x5556c8f198d0 .functor AND 1, L_0x5556c8f19310, L_0x5556c8f197e0, C4<1>, C4<1>;
L_0x5556c8f19c50 .functor AND 1, L_0x5556c8f198d0, L_0x5556c8f199e0, C4<1>, C4<1>;
L_0x5556c8f19ed0 .functor AND 1, L_0x5556c8f19c50, L_0x5556c8f19e30, C4<1>, C4<1>;
L_0x5556c8f19fe0 .functor OR 1, L_0x5556c8f18d10, L_0x5556c8f19ed0, C4<0>, C4<0>;
L_0x5556c8f1a450 .functor AND 1, L_0x5556c8f1a1d0, L_0x5556c8f152e0, C4<1>, C4<1>;
L_0x5556c8f1a600 .functor AND 1, L_0x5556c8f1a450, L_0x5556c8f1a510, C4<1>, C4<1>;
L_0x5556c8f1aa90 .functor AND 1, L_0x5556c8f1a600, L_0x5556c8f1a800, C4<1>, C4<1>;
L_0x5556c8f1ac40 .functor AND 1, L_0x5556c8f1aa90, L_0x5556c8f1aba0, C4<1>, C4<1>;
L_0x5556c8f1a710 .functor OR 1, L_0x5556c8f19fe0, L_0x5556c8f1ac40, C4<0>, C4<0>;
L_0x5556c8f1b310 .functor AND 1, L_0x5556c8f1aea0, L_0x5556c8f1b5d0, C4<1>, C4<1>;
L_0x5556c8f1b960 .functor AND 1, L_0x5556c8f1b310, L_0x5556c8f1bbf0, C4<1>, C4<1>;
L_0x5556c8f1c000 .functor AND 1, L_0x5556c8f1b960, L_0x5556c8f1bd80, C4<1>, C4<1>;
L_0x5556c8f1c230 .functor OR 1, L_0x5556c8f1a710, L_0x5556c8f1c000, C4<0>, C4<0>;
L_0x5556c8f1c340 .functor AND 1, L_0x5556c8f16590, L_0x5556c8f1c230, C4<1>, C4<1>;
L_0x7effb8667068 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5556c8cd4120_0 .net/2u *"_ivl_0", 1 0, L_0x7effb8667068;  1 drivers
L_0x7effb8667140 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfdbd0_0 .net/2u *"_ivl_10", 5 0, L_0x7effb8667140;  1 drivers
L_0x7effb8667338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfdcb0_0 .net/2u *"_ivl_100", 31 0, L_0x7effb8667338;  1 drivers
v0x5556c8cfd7f0_0 .net *"_ivl_102", 0 0, L_0x5556c8f16f20;  1 drivers
v0x5556c8cfd8b0_0 .net *"_ivl_105", 0 0, L_0x5556c8f17100;  1 drivers
v0x5556c8cfd410_0 .net *"_ivl_107", 0 0, L_0x5556c8f17210;  1 drivers
L_0x7effb8667380 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfd4d0_0 .net/2u *"_ivl_108", 2 0, L_0x7effb8667380;  1 drivers
v0x5556c8cfd030_0 .net *"_ivl_110", 5 0, L_0x5556c8f172d0;  1 drivers
v0x5556c8cfd110_0 .net *"_ivl_112", 5 0, L_0x5556c8f173c0;  1 drivers
L_0x7effb86673c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfcc50_0 .net/2u *"_ivl_114", 5 0, L_0x7effb86673c8;  1 drivers
v0x5556c8cfcd30_0 .net *"_ivl_116", 0 0, L_0x5556c8f17010;  1 drivers
v0x5556c8cfc870_0 .net *"_ivl_119", 0 0, L_0x5556c8f17460;  1 drivers
L_0x7effb8667188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfc930_0 .net/2u *"_ivl_12", 5 0, L_0x7effb8667188;  1 drivers
v0x5556c8cfc490_0 .net *"_ivl_121", 0 0, L_0x5556c8f17780;  1 drivers
v0x5556c8cfc550_0 .net *"_ivl_123", 0 0, L_0x5556c8f17930;  1 drivers
L_0x7effb8667410 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfc0b0_0 .net/2u *"_ivl_124", 3 0, L_0x7effb8667410;  1 drivers
v0x5556c8cfc190_0 .net *"_ivl_126", 0 0, L_0x5556c8f17a40;  1 drivers
v0x5556c8cfb8f0_0 .net *"_ivl_129", 0 0, L_0x5556c8f17b70;  1 drivers
L_0x7effb8667458 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cfb9b0_0 .net/2u *"_ivl_130", 2 0, L_0x7effb8667458;  1 drivers
v0x5556c8cfb0e0_0 .net *"_ivl_132", 5 0, L_0x5556c8f17c30;  1 drivers
v0x5556c8cfb1a0_0 .net *"_ivl_134", 5 0, L_0x5556c8f17e90;  1 drivers
v0x5556c8cfad00_0 .net *"_ivl_136", 0 0, L_0x5556c8f17fd0;  1 drivers
v0x5556c8cfadc0_0 .net *"_ivl_139", 0 0, L_0x5556c8f17710;  1 drivers
v0x5556c8cfa920_0 .net *"_ivl_14", 5 0, L_0x5556c8f14970;  1 drivers
v0x5556c8cfaa00_0 .net *"_ivl_141", 0 0, L_0x5556c8f181f0;  1 drivers
v0x5556c8e0e420_0 .net *"_ivl_143", 0 0, L_0x5556c8f17e10;  1 drivers
L_0x7effb86674a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8e0e4c0_0 .net/2u *"_ivl_144", 3 0, L_0x7effb86674a0;  1 drivers
v0x5556c8e03ae0_0 .net *"_ivl_146", 0 0, L_0x5556c8f18400;  1 drivers
v0x5556c8e03ba0_0 .net *"_ivl_149", 0 0, L_0x5556c8f18670;  1 drivers
L_0x7effb86674e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8e02e90_0 .net/2u *"_ivl_150", 31 0, L_0x7effb86674e8;  1 drivers
v0x5556c8e02f50_0 .net *"_ivl_152", 0 0, L_0x5556c8f18780;  1 drivers
v0x5556c8e02210_0 .net *"_ivl_155", 0 0, L_0x5556c8f188b0;  1 drivers
v0x5556c8e022b0_0 .net *"_ivl_157", 0 0, L_0x5556c8f18a60;  1 drivers
v0x5556c8e01590_0 .net *"_ivl_159", 0 0, L_0x5556c8f18c50;  1 drivers
v0x5556c8e01650_0 .net *"_ivl_161", 0 0, L_0x5556c8f18d10;  1 drivers
L_0x7effb8667530 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5556c8e005a0_0 .net/2u *"_ivl_162", 3 0, L_0x7effb8667530;  1 drivers
v0x5556c8e00660_0 .net *"_ivl_164", 0 0, L_0x5556c8f189c0;  1 drivers
v0x5556c8dfcdf0_0 .net *"_ivl_167", 0 0, L_0x5556c8f18f20;  1 drivers
L_0x7effb8667578 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556c8dfce90_0 .net/2u *"_ivl_168", 2 0, L_0x7effb8667578;  1 drivers
v0x5556c8dfae20_0 .net *"_ivl_170", 5 0, L_0x5556c8f19070;  1 drivers
v0x5556c8dfaee0_0 .net *"_ivl_172", 5 0, L_0x5556c8f19270;  1 drivers
L_0x7effb86675c0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5556c8e056a0_0 .net/2u *"_ivl_174", 5 0, L_0x7effb86675c0;  1 drivers
v0x5556c8e05780_0 .net *"_ivl_176", 0 0, L_0x5556c8f193d0;  1 drivers
v0x5556c8e05190_0 .net *"_ivl_179", 0 0, L_0x5556c8f19310;  1 drivers
L_0x7effb8667608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8e05250_0 .net/2u *"_ivl_180", 3 0, L_0x7effb8667608;  1 drivers
v0x5556c8d2e400_0 .net *"_ivl_182", 0 0, L_0x5556c8f197e0;  1 drivers
v0x5556c8d2e4c0_0 .net *"_ivl_185", 0 0, L_0x5556c8f198d0;  1 drivers
L_0x7effb8667650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d1c910_0 .net/2u *"_ivl_186", 31 0, L_0x7effb8667650;  1 drivers
v0x5556c8d1c9d0_0 .net *"_ivl_188", 0 0, L_0x5556c8f199e0;  1 drivers
v0x5556c8cf6bf0_0 .net *"_ivl_191", 0 0, L_0x5556c8f19c50;  1 drivers
v0x5556c8cf6c90_0 .net *"_ivl_193", 0 0, L_0x5556c8f19e30;  1 drivers
v0x5556c8cee840_0 .net *"_ivl_195", 0 0, L_0x5556c8f19ed0;  1 drivers
v0x5556c8cee900_0 .net *"_ivl_197", 0 0, L_0x5556c8f19fe0;  1 drivers
L_0x7effb8667698 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5556c8cee070_0 .net/2u *"_ivl_198", 3 0, L_0x7effb8667698;  1 drivers
v0x5556c8cee130_0 .net *"_ivl_2", 0 0, L_0x5556c8f141e0;  1 drivers
v0x5556c8d33fd0_0 .net *"_ivl_20", 0 0, L_0x5556c8f14d30;  1 drivers
v0x5556c8d34070_0 .net *"_ivl_200", 0 0, L_0x5556c8f1a1d0;  1 drivers
v0x5556c8d33420_0 .net *"_ivl_203", 0 0, L_0x5556c8f1a450;  1 drivers
L_0x7effb86676e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5556c8d334e0_0 .net/2u *"_ivl_204", 3 0, L_0x7effb86676e0;  1 drivers
v0x5556c8d3df90_0 .net *"_ivl_206", 0 0, L_0x5556c8f1a510;  1 drivers
v0x5556c8d3e050_0 .net *"_ivl_209", 0 0, L_0x5556c8f1a600;  1 drivers
L_0x7effb8667728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d3ce30_0 .net/2u *"_ivl_210", 31 0, L_0x7effb8667728;  1 drivers
v0x5556c8d3cef0_0 .net *"_ivl_212", 0 0, L_0x5556c8f1a800;  1 drivers
v0x5556c8d3bcd0_0 .net *"_ivl_215", 0 0, L_0x5556c8f1aa90;  1 drivers
v0x5556c8d3bd70_0 .net *"_ivl_217", 0 0, L_0x5556c8f1aba0;  1 drivers
v0x5556c88df720_0 .net *"_ivl_219", 0 0, L_0x5556c8f1ac40;  1 drivers
v0x5556c8d3ab70_0 .net *"_ivl_221", 0 0, L_0x5556c8f1a710;  1 drivers
L_0x7effb8667770 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5556c8d3ac30_0 .net/2u *"_ivl_222", 3 0, L_0x7effb8667770;  1 drivers
v0x5556c8d38620_0 .net *"_ivl_224", 0 0, L_0x5556c8f1aea0;  1 drivers
L_0x7effb86677b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d386e0_0 .net/2u *"_ivl_226", 2 0, L_0x7effb86677b8;  1 drivers
v0x5556c8d37dd0_0 .net *"_ivl_228", 5 0, L_0x5556c8f1b140;  1 drivers
v0x5556c8d37eb0_0 .net *"_ivl_230", 5 0, L_0x5556c8f1b270;  1 drivers
L_0x7effb8667800 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5556c8d36fb0_0 .net/2u *"_ivl_232", 5 0, L_0x7effb8667800;  1 drivers
v0x5556c8d37070_0 .net *"_ivl_234", 0 0, L_0x5556c8f1b5d0;  1 drivers
v0x5556c8d07360_0 .net *"_ivl_237", 0 0, L_0x5556c8f1b310;  1 drivers
L_0x7effb8667848 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5556c8d07400_0 .net/2u *"_ivl_238", 31 0, L_0x7effb8667848;  1 drivers
v0x5556c8d05280_0 .net *"_ivl_24", 0 0, L_0x5556c8f14ea0;  1 drivers
v0x5556c8d05320_0 .net *"_ivl_240", 31 0, L_0x5556c8f1b8c0;  1 drivers
v0x5556c8d03650_0 .net *"_ivl_242", 0 0, L_0x5556c8f1bbf0;  1 drivers
v0x5556c8d036f0_0 .net *"_ivl_245", 0 0, L_0x5556c8f1b960;  1 drivers
v0x5556c8cccca0_0 .net *"_ivl_247", 0 0, L_0x5556c8f1bd80;  1 drivers
v0x5556c8cccd60_0 .net *"_ivl_249", 0 0, L_0x5556c8f1c000;  1 drivers
v0x5556c8ccc790_0 .net *"_ivl_251", 0 0, L_0x5556c8f1c230;  1 drivers
v0x5556c8ccc830_0 .net *"_ivl_37", 0 0, L_0x5556c8f15440;  1 drivers
v0x5556c8ccc280_0 .net *"_ivl_39", 0 0, L_0x5556c8f154e0;  1 drivers
L_0x7effb86670b0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ccc340_0 .net/2u *"_ivl_4", 5 0, L_0x7effb86670b0;  1 drivers
o0x7effb86b6608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ccb790_0 name=_ivl_40
v0x5556c8ccb870_0 .net *"_ivl_45", 0 0, L_0x5556c8f156c0;  1 drivers
v0x5556c8cc99d0_0 .net *"_ivl_47", 0 0, L_0x5556c8f15820;  1 drivers
o0x7effb86b6698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8cc9a90_0 name=_ivl_48
v0x5556c8cc3de0_0 .net *"_ivl_53", 0 0, L_0x5556c8f15aa0;  1 drivers
v0x5556c8cc3ec0_0 .net *"_ivl_55", 0 0, L_0x5556c8f15b40;  1 drivers
o0x7effb86b6728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8cc3360_0 name=_ivl_56
L_0x7effb86670f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5556c8cc3420_0 .net/2u *"_ivl_6", 1 0, L_0x7effb86670f8;  1 drivers
v0x5556c8cc0950_0 .net *"_ivl_61", 0 0, L_0x5556c8f15e00;  1 drivers
v0x5556c8cc0a30_0 .net *"_ivl_63", 0 0, L_0x5556c8f15fd0;  1 drivers
o0x7effb86b67e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8cd68b0_0 name=_ivl_64
L_0x7effb86671d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cd6990_0 .net/2u *"_ivl_68", 3 0, L_0x7effb86671d0;  1 drivers
v0x5556c8cd49c0_0 .net *"_ivl_70", 0 0, L_0x5556c8f15f30;  1 drivers
L_0x7effb8667218 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5556c8cd4a60_0 .net/2u *"_ivl_72", 3 0, L_0x7effb8667218;  1 drivers
v0x5556c8cd3dc0_0 .net *"_ivl_74", 0 0, L_0x5556c8f16260;  1 drivers
v0x5556c8cd3e60_0 .net *"_ivl_79", 0 0, L_0x5556c8f16590;  1 drivers
v0x5556c8cd1de0_0 .net *"_ivl_8", 0 0, L_0x5556c8f148d0;  1 drivers
L_0x7effb8667260 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5556c8cd1ea0_0 .net/2u *"_ivl_80", 3 0, L_0x7effb8667260;  1 drivers
v0x5556c8cd18d0_0 .net *"_ivl_82", 0 0, L_0x5556c8f16630;  1 drivers
L_0x7effb86672a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cd1990_0 .net/2u *"_ivl_84", 5 0, L_0x7effb86672a8;  1 drivers
v0x5556c8cd1450_0 .net *"_ivl_86", 0 0, L_0x5556c8f167f0;  1 drivers
v0x5556c8cd1510_0 .net *"_ivl_89", 0 0, L_0x5556c8f16930;  1 drivers
v0x5556c8cceb00_0 .net *"_ivl_91", 0 0, L_0x5556c8f16a40;  1 drivers
v0x5556c8cceba0_0 .net *"_ivl_93", 0 0, L_0x5556c8f16bc0;  1 drivers
L_0x7effb86672f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8cce5f0_0 .net/2u *"_ivl_94", 3 0, L_0x7effb86672f0;  1 drivers
v0x5556c8cce6d0_0 .net *"_ivl_96", 0 0, L_0x5556c8f16d20;  1 drivers
v0x5556c8cce0e0_0 .net *"_ivl_99", 0 0, L_0x5556c8f16e10;  1 drivers
v0x5556c8cce1a0_0 .net "addr", 31 0, L_0x5556c8f13640;  alias, 1 drivers
v0x5556c8ccdbd0_0 .net "addr_bits", 5 0, L_0x5556c8f14b00;  1 drivers
v0x5556c8ccdcb0_0 .net "addr_bytes_sel", 1 0, L_0x5556c8f12ae0;  alias, 1 drivers
v0x5556c8ccd6c0_0 .var "addr_lanes_eff", 2 0;
v0x5556c8ccd780_0 .net "addr_lanes_sel", 1 0, L_0x5556c8f12700;  alias, 1 drivers
v0x5556c8ccd1b0_0 .var "bit_cnt", 5 0;
v0x5556c8ccd290_0 .var "bit_cnt_n", 5 0;
v0x5556c8cc19f0_0 .net "bit_tick", 0 0, L_0x5556c8f152e0;  1 drivers
v0x5556c8cc1a90_0 .var "byte_cnt", 31 0;
v0x5556c8e13860_0 .var "byte_cnt_n", 31 0;
v0x5556c8e13920_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8e12840_0 .net "clk_div", 31 0, L_0x5556c8f13b30;  alias, 1 drivers
v0x5556c8e12920_0 .var "cmd_lanes_eff", 2 0;
v0x5556c8e11880_0 .net "cmd_lanes_sel", 1 0, L_0x5556c8f11fc0;  alias, 1 drivers
v0x5556c8e11960_0 .net "cmd_opcode", 7 0, L_0x5556c8f13200;  alias, 1 drivers
v0x5556c8e10860_0 .net "cpha", 0 0, L_0x5556c8f13d90;  alias, 1 drivers
v0x5556c8e10900_0 .net "cpol", 0 0, L_0x5556c8f132a0;  alias, 1 drivers
v0x5556c8e0eff0_0 .net "cs_auto", 0 0, L_0x5556c8f12580;  alias, 1 drivers
v0x5556c8e0f0b0_0 .var "cs_n", 0 0;
v0x5556c8e0be30_0 .var "cs_n_n", 0 0;
v0x5556c8e0bef0_0 .var "data_lanes_eff", 2 0;
v0x5556c8e09540_0 .net "data_lanes_sel", 1 0, L_0x5556c8f128d0;  alias, 1 drivers
v0x5556c8e09620_0 .net "dir", 0 0, L_0x5556c8f13050;  alias, 1 drivers
v0x5556c8d23a20_0 .net "done", 0 0, L_0x5556c8f157b0;  alias, 1 drivers
v0x5556c8d23ac0_0 .var "dummy_cnt", 3 0;
v0x5556c8d223c0_0 .var "dummy_cnt_n", 3 0;
v0x5556c8d224a0_0 .net "dummy_cycles", 3 0, L_0x5556c8f12e20;  alias, 1 drivers
v0x5556c8d3f3c0_0 .var "in_bits", 3 0;
v0x5556c8d3f4a0_0 .net8 "io0", 0 0, p0x7effb86b6ff8;  1 drivers, strength-aware
v0x5556c8d54450_0 .net8 "io1", 0 0, p0x7effb86b7028;  1 drivers, strength-aware
v0x5556c8d54510_0 .net8 "io2", 0 0, p0x7effb86b7058;  1 drivers, strength-aware
v0x5556c8cf0210_0 .net8 "io3", 0 0, p0x7effb86b7088;  1 drivers, strength-aware
v0x5556c8cf02d0_0 .net "io_di", 3 0, L_0x5556c8f15350;  1 drivers
v0x5556c8cf3450_0 .var "io_oe", 3 0;
v0x5556c8cf3530_0 .var "io_oe_n", 3 0;
v0x5556c8cc56d0_0 .var "lanes", 2 0;
v0x5556c8cc57b0_0 .var "lanes_n", 2 0;
v0x5556c8cd8900_0 .net "leading_edge", 0 0, L_0x5556c8f14e30;  1 drivers
v0x5556c8cd89c0_0 .net "len_bytes", 31 0, L_0x5556c8f137f0;  alias, 1 drivers
v0x5556c8d31ce0_0 .net "mode_bits", 7 0, L_0x5556c8f13480;  alias, 1 drivers
v0x5556c8d31dc0_0 .net "mode_en", 0 0, L_0x5556c8f12c10;  alias, 1 drivers
v0x5556c89cf280_0 .var "out_bits", 3 0;
v0x5556c89cf360_0 .net "quad_en", 0 0, L_0x5556c8f130f0;  alias, 1 drivers
v0x5556c89cf420_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c89cf4c0_0 .var "rx_data_fifo", 31 0;
v0x5556c89cf5b0_0 .net "rx_full", 0 0, L_0x5556c8f0c7f0;  alias, 1 drivers
v0x5556c89cf650_0 .var "rx_wen", 0 0;
v0x5556c899b7c0_0 .var "rx_wen_q", 0 0;
v0x5556c899b860_0 .net "sample_pulse", 0 0, L_0x5556c8f15070;  1 drivers
v0x5556c899b920_0 .net "sclk", 0 0, L_0x5556c8f14c90;  alias, 1 drivers
v0x5556c899b9e0_0 .var "sclk_armed", 0 0;
v0x5556c899baa0_0 .var "sclk_cnt", 31 0;
v0x5556c899bb80_0 .var "sclk_edge", 0 0;
v0x5556c88f62b0_0 .var "sclk_en", 0 0;
v0x5556c88f6370_0 .var "sclk_en_n", 0 0;
v0x5556c88f6430_0 .var "sclk_q", 0 0;
v0x5556c88f64f0_0 .var "sclk_q_prev", 0 0;
v0x5556c88f65b0_0 .net "shift_pulse", 0 0, L_0x5556c8f151b0;  1 drivers
v0x5556c88f6670_0 .var "shreg", 31 0;
v0x5556c88f18b0_0 .var "shreg_n", 31 0;
v0x5556c88f1970_0 .net "start", 0 0, L_0x5556c8f12420;  alias, 1 drivers
v0x5556c88f1a30_0 .var "state", 3 0;
v0x5556c88f1b10_0 .var "state_n", 3 0;
v0x5556c88f1bf0_0 .var "state_q", 3 0;
v0x5556c88f1cd0_0 .net "trailing_edge", 0 0, L_0x5556c8f14f60;  1 drivers
v0x5556c8a04ae0_0 .net "tx_data_fifo", 31 0, L_0x5556c8f13e50;  alias, 1 drivers
v0x5556c8a04ba0_0 .net "tx_empty", 0 0, L_0x5556c8f13fe0;  alias, 1 drivers
v0x5556c8a04c60_0 .net "tx_ren", 0 0, L_0x5556c8f1c340;  alias, 1 drivers
v0x5556c8a04d20_0 .net "xip_cont_read", 0 0, L_0x5556c8f13160;  alias, 1 drivers
E_0x5556c8a4c520/0 .event edge, v0x5556c88f1a30_0, v0x5556c8cc56d0_0, v0x5556c88f6670_0, v0x5556c8ccd1b0_0;
E_0x5556c8a4c520/1 .event edge, v0x5556c8cc1a90_0, v0x5556c8d23ac0_0, v0x5556c8e0f0b0_0, v0x5556c88f1970_0;
E_0x5556c8a4c520/2 .event edge, v0x5556c8e12920_0, v0x5556c8e11960_0, v0x5556c899b860_0, v0x5556c8cc19f0_0;
E_0x5556c8a4c520/3 .event edge, v0x5556c89cf280_0, v0x5556c8ccd290_0, v0x5556c8ccdbd0_0, v0x5556c8ccd6c0_0;
E_0x5556c8a4c520/4 .event edge, v0x5556c8ccdcb0_0, v0x5556c8cce1a0_0, v0x5556c8d31dc0_0, v0x5556c8e0bef0_0;
E_0x5556c8a4c520/5 .event edge, v0x5556c8d31ce0_0, v0x5556c8d224a0_0, v0x5556c8cd89c0_0, v0x5556c8e09620_0;
E_0x5556c8a4c520/6 .event edge, v0x5556c8a04ae0_0, v0x5556c88f65b0_0, v0x5556c8d3f3c0_0, v0x5556c8cef7c0_0;
E_0x5556c8a4c520/7 .event edge, v0x5556c88f18b0_0, v0x5556c8e13860_0, v0x5556c8a04d20_0, v0x5556c8e0eff0_0;
E_0x5556c8a4c520/8 .event edge, v0x5556c8a04ba0_0;
E_0x5556c8a4c520 .event/or E_0x5556c8a4c520/0, E_0x5556c8a4c520/1, E_0x5556c8a4c520/2, E_0x5556c8a4c520/3, E_0x5556c8a4c520/4, E_0x5556c8a4c520/5, E_0x5556c8a4c520/6, E_0x5556c8a4c520/7, E_0x5556c8a4c520/8;
E_0x5556c8e15410 .event edge, v0x5556c8cc56d0_0, v0x5556c88f6670_0, v0x5556c8cf02d0_0;
E_0x5556c88e8a60/0 .event edge, v0x5556c8e11960_0, v0x5556c89cf360_0, v0x5556c8e11880_0, v0x5556c8ccd780_0;
E_0x5556c88e8a60/1 .event edge, v0x5556c8e09540_0;
E_0x5556c88e8a60 .event/or E_0x5556c88e8a60/0, E_0x5556c88e8a60/1;
L_0x5556c8f141e0 .cmp/eq 2, L_0x5556c8f12ae0, L_0x7effb8667068;
L_0x5556c8f148d0 .cmp/eq 2, L_0x5556c8f12ae0, L_0x7effb86670f8;
L_0x5556c8f14970 .functor MUXZ 6, L_0x7effb8667188, L_0x7effb8667140, L_0x5556c8f148d0, C4<>;
L_0x5556c8f14b00 .functor MUXZ 6, L_0x5556c8f14970, L_0x7effb86670b0, L_0x5556c8f141e0, C4<>;
L_0x5556c8f14c90 .functor MUXZ 1, L_0x5556c8f132a0, v0x5556c88f6430_0, v0x5556c88f62b0_0, C4<>;
L_0x5556c8f15070 .functor MUXZ 1, L_0x5556c8f14e30, L_0x5556c8f14f60, L_0x5556c8f13d90, C4<>;
L_0x5556c8f151b0 .functor MUXZ 1, L_0x5556c8f14f60, L_0x5556c8f14e30, L_0x5556c8f13d90, C4<>;
L_0x5556c8f15350 .concat [ 1 1 1 1], p0x7effb86b6ff8, p0x7effb86b7028, p0x7effb86b7058, p0x7effb86b7088;
L_0x5556c8f15440 .part v0x5556c8cf3450_0, 0, 1;
L_0x5556c8f154e0 .part v0x5556c89cf280_0, 0, 1;
L_0x5556c8f15580 .functor MUXZ 1, o0x7effb86b6608, L_0x5556c8f154e0, L_0x5556c8f15440, C4<>;
L_0x5556c8f156c0 .part v0x5556c8cf3450_0, 1, 1;
L_0x5556c8f15820 .part v0x5556c89cf280_0, 1, 1;
L_0x5556c8f15910 .functor MUXZ 1, o0x7effb86b6698, L_0x5556c8f15820, L_0x5556c8f156c0, C4<>;
L_0x5556c8f15aa0 .part v0x5556c8cf3450_0, 2, 1;
L_0x5556c8f15b40 .part v0x5556c89cf280_0, 2, 1;
L_0x5556c8f15c70 .functor MUXZ 1, o0x7effb86b6728, L_0x5556c8f15b40, L_0x5556c8f15aa0, C4<>;
L_0x5556c8f15e00 .part v0x5556c8cf3450_0, 3, 1;
L_0x5556c8f15fd0 .part v0x5556c89cf280_0, 3, 1;
L_0x5556c8f16070 .functor MUXZ 1, o0x7effb86b67e8, L_0x5556c8f15fd0, L_0x5556c8f15e00, C4<>;
L_0x5556c8f15f30 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb86671d0;
L_0x5556c8f16260 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb8667218;
L_0x5556c8f16590 .reduce/nor L_0x5556c8f13050;
L_0x5556c8f16630 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb8667260;
L_0x5556c8f167f0 .cmp/eq 6, L_0x5556c8f14b00, L_0x7effb86672a8;
L_0x5556c8f16a40 .reduce/nor L_0x5556c8f12c10;
L_0x5556c8f16d20 .cmp/eq 4, L_0x5556c8f12e20, L_0x7effb86672f0;
L_0x5556c8f16f20 .cmp/ne 32, L_0x5556c8f137f0, L_0x7effb8667338;
L_0x5556c8f172d0 .concat [ 3 3 0 0], v0x5556c8cc56d0_0, L_0x7effb8667380;
L_0x5556c8f173c0 .arith/sum 6, v0x5556c8ccd1b0_0, L_0x5556c8f172d0;
L_0x5556c8f17010 .cmp/ge 6, L_0x5556c8f173c0, L_0x7effb86673c8;
L_0x5556c8f17780 .reduce/nor L_0x5556c8f13fe0;
L_0x5556c8f17a40 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb8667410;
L_0x5556c8f17c30 .concat [ 3 3 0 0], v0x5556c8cc56d0_0, L_0x7effb8667458;
L_0x5556c8f17e90 .arith/sum 6, v0x5556c8ccd1b0_0, L_0x5556c8f17c30;
L_0x5556c8f17fd0 .cmp/ge 6, L_0x5556c8f17e90, L_0x5556c8f14b00;
L_0x5556c8f181f0 .reduce/nor L_0x5556c8f12c10;
L_0x5556c8f18400 .cmp/eq 4, L_0x5556c8f12e20, L_0x7effb86674a0;
L_0x5556c8f18780 .cmp/ne 32, L_0x5556c8f137f0, L_0x7effb86674e8;
L_0x5556c8f18a60 .reduce/nor L_0x5556c8f13fe0;
L_0x5556c8f189c0 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb8667530;
L_0x5556c8f19070 .concat [ 3 3 0 0], v0x5556c8cc56d0_0, L_0x7effb8667578;
L_0x5556c8f19270 .arith/sum 6, v0x5556c8ccd1b0_0, L_0x5556c8f19070;
L_0x5556c8f193d0 .cmp/ge 6, L_0x5556c8f19270, L_0x7effb86675c0;
L_0x5556c8f197e0 .cmp/eq 4, L_0x5556c8f12e20, L_0x7effb8667608;
L_0x5556c8f199e0 .cmp/ne 32, L_0x5556c8f137f0, L_0x7effb8667650;
L_0x5556c8f19e30 .reduce/nor L_0x5556c8f13fe0;
L_0x5556c8f1a1d0 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb8667698;
L_0x5556c8f1a510 .cmp/eq 4, v0x5556c8d23ac0_0, L_0x7effb86676e0;
L_0x5556c8f1a800 .cmp/ne 32, L_0x5556c8f137f0, L_0x7effb8667728;
L_0x5556c8f1aba0 .reduce/nor L_0x5556c8f13fe0;
L_0x5556c8f1aea0 .cmp/eq 4, v0x5556c88f1a30_0, L_0x7effb8667770;
L_0x5556c8f1b140 .concat [ 3 3 0 0], v0x5556c8cc56d0_0, L_0x7effb86677b8;
L_0x5556c8f1b270 .arith/sum 6, v0x5556c8ccd1b0_0, L_0x5556c8f1b140;
L_0x5556c8f1b5d0 .cmp/ge 6, L_0x5556c8f1b270, L_0x7effb8667800;
L_0x5556c8f1b8c0 .arith/sum 32, v0x5556c8cc1a90_0, L_0x7effb8667848;
L_0x5556c8f1bbf0 .cmp/gt 32, L_0x5556c8f137f0, L_0x5556c8f1b8c0;
L_0x5556c8f1bd80 .reduce/nor L_0x5556c8f13fe0;
S_0x5556c8d161a0 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 62, 10 62 0, S_0x5556c8d15e20;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x5556c8d161a0
v0x5556c8cd59a0_0 .var "sel", 1 0;
TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x5556c8cd59a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %load/vec4 v0x5556c89cf360_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %end;
S_0x5556c8d03000 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 73, 10 73 0, S_0x5556c8d15e20;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x5556c8d03000
v0x5556c8cd4040_0 .var "lanes", 2 0;
TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x5556c8cd4040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_10.18;
T_10.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_10.18;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %end;
S_0x5556c8d16520 .scope module, "u_qspi_io" "qspi_io" 4 597, 11 6 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "sclk_i";
    .port_info 3 /INPUT 1 "cs_n_i";
    .port_info 4 /INPUT 4 "io_oe_i";
    .port_info 5 /INPUT 4 "out_bits_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "cs_n_o";
    .port_info 8 /OUTPUT 4 "input_bits_o";
    .port_info 9 /INOUT 4 "io";
P_0x5556c8a5c4e0 .param/l "NUM_IO" 0 11 7, +C4<00000000000000000000000000000100>;
L_0x5556c8f1d190 .functor BUFZ 1, L_0x5556c8f14c90, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1d320 .functor BUFZ 1, v0x5556c8e0f0b0_0, C4<0>, C4<0>, C4<0>;
v0x5556c8ec9420_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8ec94c0_0 .net "cs_n_i", 0 0, v0x5556c8e0f0b0_0;  alias, 1 drivers
v0x5556c8ec9560_0 .net "cs_n_o", 0 0, L_0x5556c8f1d320;  alias, 1 drivers
v0x5556c8ec9600_0 .var "input_bits_o", 3 0;
v0x5556c8ec96a0_0 .net8 "io", 3 0, p0x7effb86b8078;  alias, 3 drivers, strength-aware
L_0x7effb8667890 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ec9740_0 .net "io_oe_i", 3 0, L_0x7effb8667890;  1 drivers
L_0x7effb86678d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5556c8ec97e0_0 .net "out_bits_i", 3 0, L_0x7effb86678d8;  1 drivers
v0x5556c8ec9880_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8ec9920_0 .net "sclk_i", 0 0, L_0x5556c8f14c90;  alias, 1 drivers
v0x5556c8ec99c0_0 .net "sclk_o", 0 0, L_0x5556c8f1d190;  alias, 1 drivers
L_0x5556c8f1c110 .part L_0x7effb8667890, 0, 1;
L_0x5556c8f1c5c0 .part L_0x7effb86678d8, 0, 1;
L_0x5556c8f1c750 .part L_0x7effb8667890, 1, 1;
L_0x5556c8f1c840 .part L_0x7effb86678d8, 1, 1;
L_0x5556c8f1ca70 .part L_0x7effb8667890, 2, 1;
L_0x5556c8f1cb10 .part L_0x7effb86678d8, 2, 1;
L_0x5556c8f1ccf0 .concat8 [ 1 1 1 1], L_0x5556c8f1c660, L_0x5556c8f1c930, L_0x5556c8f1cbb0, L_0x5556c8f1d0a0;
L_0x5556c8f1ce80 .part L_0x7effb8667890, 3, 1;
L_0x5556c8f1cf70 .part L_0x7effb86678d8, 3, 1;
S_0x5556c8d39520 .scope generate, "gen_io[0]" "gen_io[0]" 11 30, 11 30 0, S_0x5556c8d16520;
 .timescale 0 0;
P_0x5556c8a5c6b0 .param/l "i" 0 11 30, +C4<00>;
v0x5556c893c220_0 .net *"_ivl_0", 0 0, L_0x5556c8f1c110;  1 drivers
v0x5556c893c320_0 .net *"_ivl_1", 0 0, L_0x5556c8f1c5c0;  1 drivers
o0x7effb86b7d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c893c400_0 name=_ivl_2
v0x5556c893c4c0_0 .net *"_ivl_4", 0 0, L_0x5556c8f1c660;  1 drivers
L_0x5556c8f1c660 .functor MUXZ 1, o0x7effb86b7d78, L_0x5556c8f1c5c0, L_0x5556c8f1c110, C4<>;
S_0x5556c8d73750 .scope generate, "gen_io[1]" "gen_io[1]" 11 30, 11 30 0, S_0x5556c8d16520;
 .timescale 0 0;
P_0x5556c893c630 .param/l "i" 0 11 30, +C4<01>;
v0x5556c8a474a0_0 .net *"_ivl_0", 0 0, L_0x5556c8f1c750;  1 drivers
v0x5556c8a475a0_0 .net *"_ivl_1", 0 0, L_0x5556c8f1c840;  1 drivers
o0x7effb86b7e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8a47680_0 name=_ivl_2
v0x5556c8a47740_0 .net *"_ivl_4", 0 0, L_0x5556c8f1c930;  1 drivers
L_0x5556c8f1c930 .functor MUXZ 1, o0x7effb86b7e38, L_0x5556c8f1c840, L_0x5556c8f1c750, C4<>;
S_0x5556c8d1e2c0 .scope generate, "gen_io[2]" "gen_io[2]" 11 30, 11 30 0, S_0x5556c8d16520;
 .timescale 0 0;
P_0x5556c8a47890 .param/l "i" 0 11 30, +C4<010>;
v0x5556c8ec8d90_0 .net *"_ivl_0", 0 0, L_0x5556c8f1ca70;  1 drivers
v0x5556c8ec8e30_0 .net *"_ivl_1", 0 0, L_0x5556c8f1cb10;  1 drivers
o0x7effb86b7ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ec8ed0_0 name=_ivl_2
v0x5556c8ec8f70_0 .net *"_ivl_4", 0 0, L_0x5556c8f1cbb0;  1 drivers
L_0x5556c8f1cbb0 .functor MUXZ 1, o0x7effb86b7ef8, L_0x5556c8f1cb10, L_0x5556c8f1ca70, C4<>;
S_0x5556c8ec9010 .scope generate, "gen_io[3]" "gen_io[3]" 11 30, 11 30 0, S_0x5556c8d16520;
 .timescale 0 0;
P_0x5556c8a5e750 .param/l "i" 0 11 30, +C4<011>;
v0x5556c8ec91a0_0 .net *"_ivl_0", 0 0, L_0x5556c8f1ce80;  1 drivers
v0x5556c8ec9240_0 .net *"_ivl_1", 0 0, L_0x5556c8f1cf70;  1 drivers
o0x7effb86b7fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ec92e0_0 name=_ivl_2
v0x5556c8ec9380_0 .net *"_ivl_4", 0 0, L_0x5556c8f1d0a0;  1 drivers
L_0x5556c8f1d0a0 .functor MUXZ 1, o0x7effb86b7fb8, L_0x5556c8f1cf70, L_0x5556c8f1ce80, C4<>;
S_0x5556c8ec9a60 .scope module, "u_xip_engine" "xip_engine" 4 464, 12 18 0, S_0x5556c8e13c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x5556c8ec9bf0 .param/l "ADDR_WIDTH" 0 12 19, +C4<00000000000000000000000000100000>;
P_0x5556c8ec9c30 .param/l "S_IDLE" 1 12 136, C4<000>;
P_0x5556c8ec9c70 .param/l "S_RD_POP" 1 12 138, C4<010>;
P_0x5556c8ec9cb0 .param/l "S_RD_RESP" 1 12 139, C4<011>;
P_0x5556c8ec9cf0 .param/l "S_RD_WAIT" 1 12 137, C4<001>;
P_0x5556c8ec9d30 .param/l "S_WR_RESP" 1 12 141, C4<101>;
P_0x5556c8ec9d70 .param/l "S_WR_WAIT" 1 12 140, C4<100>;
L_0x5556c8f11040 .functor BUFZ 2, v0x5556c8ecbf70_0, C4<00>, C4<00>, C4<00>;
L_0x5556c8f110b0 .functor BUFZ 2, v0x5556c8eca9c0_0, C4<00>, C4<00>, C4<00>;
L_0x5556c8f11120 .functor BUFZ 1, v0x5556c8ecc6f0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f111c0 .functor BUFZ 4, v0x5556c8ecc1f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5556c8f11230 .functor NOT 1, v0x5556c8ecc3d0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f112a0 .functor BUFZ 1, v0x5556c8ecca10_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f11310 .functor BUFZ 1, v0x5556c8ecbe30_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f11400 .functor BUFZ 1, v0x5556c8ecd730_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f114a0 .functor BUFZ 8, v0x5556c8ecc830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5556c8f115d0 .functor BUFZ 8, v0x5556c8ecc5b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5556c8f116a0 .functor BUFZ 32, v0x5556c8ecaba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f11810 .functor BUFZ 32, v0x5556c8ecb750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5556c8f118e0 .functor BUFZ 1, v0x5556c8ecbc50_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f11770 .functor BUFZ 1, v0x5556c8ecba70_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f11b10 .functor AND 1, L_0x5556c8f11a10, L_0x5556c8f08ec0, C4<1>, C4<1>;
L_0x5556c8f11cb0 .functor AND 1, L_0x5556c8f11b10, L_0x5556c8f11c10, C4<1>, C4<1>;
L_0x5556c8f11f00 .functor AND 1, L_0x5556c8f11dc0, L_0x5556c8f08ec0, C4<1>, C4<1>;
L_0x5556c8f12060 .functor AND 1, L_0x5556c8f11f00, L_0x5556c8f0a2e0, C4<1>, C4<1>;
L_0x5556c8f121f0 .functor AND 1, L_0x5556c8f12060, L_0x5556c8f12120, C4<1>, C4<1>;
L_0x5556c8f12360 .functor BUFZ 1, L_0x5556c8f121f0, C4<0>, C4<0>, C4<0>;
L_0x7effb8666de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556c8eca380_0 .net/2u *"_ivl_36", 2 0, L_0x7effb8666de0;  1 drivers
v0x5556c8eca420_0 .net *"_ivl_38", 0 0, L_0x5556c8f11a10;  1 drivers
v0x5556c8eca4c0_0 .net *"_ivl_41", 0 0, L_0x5556c8f11b10;  1 drivers
v0x5556c8eca560_0 .net *"_ivl_43", 0 0, L_0x5556c8f11c10;  1 drivers
L_0x7effb8666e28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556c8eca600_0 .net/2u *"_ivl_46", 2 0, L_0x7effb8666e28;  1 drivers
v0x5556c8eca6a0_0 .net *"_ivl_48", 0 0, L_0x5556c8f11dc0;  1 drivers
v0x5556c8eca740_0 .net *"_ivl_51", 0 0, L_0x5556c8f11f00;  1 drivers
v0x5556c8eca7e0_0 .net *"_ivl_53", 0 0, L_0x5556c8f12060;  1 drivers
v0x5556c8eca880_0 .net *"_ivl_55", 0 0, L_0x5556c8f12120;  1 drivers
v0x5556c8eca920_0 .net "addr_bytes_o", 1 0, L_0x5556c8f110b0;  1 drivers
v0x5556c8eca9c0_0 .var "addr_bytes_r", 1 0;
L_0x7effb8666d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c8ecaa60_0 .net "addr_lanes_o", 1 0, L_0x7effb8666d50;  1 drivers
v0x5556c8ecab00_0 .net "addr_o", 31 0, L_0x5556c8f116a0;  1 drivers
v0x5556c8ecaba0_0 .var "addr_r", 31 0;
v0x5556c8ecac40_0 .net "ar_ready_w", 0 0, L_0x5556c8f11cb0;  1 drivers
v0x5556c8ecace0_0 .net "araddr_i", 31 0, o0x7effb86b85e8;  alias, 0 drivers
v0x5556c8ecad80_0 .var "arready_o", 0 0;
v0x5556c8ecaf30_0 .net "arvalid_i", 0 0, o0x7effb86b8648;  alias, 0 drivers
v0x5556c8ecafd0_0 .net "aw_ready_w", 0 0, L_0x5556c8f121f0;  1 drivers
v0x5556c8ecb070_0 .net "awaddr_i", 31 0, L_0x7effb8666018;  alias, 1 drivers
v0x5556c8ecb110_0 .var "awready_o", 0 0;
v0x5556c8ecb1b0_0 .net "awvalid_i", 0 0, L_0x7effb8666060;  alias, 1 drivers
v0x5556c8ecb250_0 .net "bready_i", 0 0, L_0x7effb8666180;  alias, 1 drivers
v0x5556c8ecb2f0_0 .var "bresp_o", 1 0;
v0x5556c8ecb390_0 .net "busy_o", 0 0, v0x5556c8ecb430_0;  alias, 1 drivers
v0x5556c8ecb430_0 .var "busy_r", 0 0;
v0x5556c8ecb4d0_0 .var "bvalid_o", 0 0;
v0x5556c8ecb570_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8ecb610_0 .net "clk_div_i", 2 0, L_0x5556c8f09860;  alias, 1 drivers
v0x5556c8ecb6b0_0 .net "clk_div_o", 31 0, L_0x5556c8f11810;  1 drivers
v0x5556c8ecb750_0 .var "clk_div_r", 31 0;
v0x5556c8ecb7f0_0 .net "cmd_busy_i", 0 0, v0x5556c899d990_0;  alias, 1 drivers
L_0x7effb8666d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556c8ecb890_0 .net "cmd_lanes_o", 1 0, L_0x7effb8666d08;  1 drivers
v0x5556c8ecb930_0 .net "cpha_i", 0 0, L_0x5556c8f09290;  alias, 1 drivers
v0x5556c8ecb9d0_0 .net "cpha_o", 0 0, L_0x5556c8f11770;  1 drivers
v0x5556c8ecba70_0 .var "cpha_r", 0 0;
v0x5556c8ecbb10_0 .net "cpol_i", 0 0, L_0x5556c8f090f0;  alias, 1 drivers
v0x5556c8ecbbb0_0 .net "cpol_o", 0 0, L_0x5556c8f118e0;  1 drivers
v0x5556c8ecbc50_0 .var "cpol_r", 0 0;
v0x5556c8ecbcf0_0 .net "cs_auto_i", 0 0, L_0x5556c8f099a0;  alias, 1 drivers
v0x5556c8ecbd90_0 .net "cs_auto_o", 0 0, L_0x5556c8f11310;  1 drivers
v0x5556c8ecbe30_0 .var "cs_auto_r", 0 0;
v0x5556c8ecbed0_0 .net "data_lanes_o", 1 0, L_0x5556c8f11040;  1 drivers
v0x5556c8ecbf70_0 .var "data_lanes_r", 1 0;
v0x5556c8ecc010_0 .net "dir_o", 0 0, L_0x5556c8f11230;  1 drivers
v0x5556c8ecc0b0_0 .net "done_i", 0 0, L_0x5556c8f157b0;  alias, 1 drivers
v0x5556c8ecc150_0 .net "dummy_cycles_o", 3 0, L_0x5556c8f111c0;  1 drivers
v0x5556c8ecc1f0_0 .var "dummy_cycles_r", 3 0;
v0x5556c8ecc290_0 .net "fifo_rx_data_i", 31 0, v0x5556c8d1faf0_0;  alias, 1 drivers
v0x5556c8ecc330_0 .var "fifo_rx_re_o", 0 0;
v0x5556c8ecc3d0_0 .var "is_write_r", 0 0;
L_0x7effb8666d98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5556c8ecc470_0 .net "len_o", 31 0, L_0x7effb8666d98;  1 drivers
v0x5556c8ecc510_0 .net "mode_bits_o", 7 0, L_0x5556c8f115d0;  1 drivers
v0x5556c8ecc5b0_0 .var "mode_bits_r", 7 0;
v0x5556c8ecc650_0 .net "mode_en_o", 0 0, L_0x5556c8f11120;  1 drivers
v0x5556c8ecc6f0_0 .var "mode_en_r", 0 0;
v0x5556c8ecc790_0 .net "opcode_o", 7 0, L_0x5556c8f114a0;  1 drivers
v0x5556c8ecc830_0 .var "opcode_r", 7 0;
v0x5556c8ecc8d0_0 .net "quad_en_i", 0 0, L_0x5556c8f08fc0;  alias, 1 drivers
v0x5556c8ecc970_0 .net "quad_en_o", 0 0, L_0x5556c8f112a0;  1 drivers
v0x5556c8ecca10_0 .var "quad_en_r", 0 0;
v0x5556c8eccab0_0 .var "rdata_o", 31 0;
v0x5556c8eccb50_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8eccbf0_0 .net "rready_i", 0 0, o0x7effb86b8d08;  alias, 0 drivers
v0x5556c8eccc90_0 .var "rresp_o", 1 0;
v0x5556c8eccd30_0 .var "rvalid_o", 0 0;
v0x5556c8eccdd0_0 .var "start_o", 0 0;
v0x5556c8ecce70_0 .var "state", 2 0;
v0x5556c8eccf10_0 .var "tx_data_o", 31 0;
v0x5556c8eccfb0_0 .var "tx_empty_o", 0 0;
v0x5556c8ecd050_0 .net "tx_ren_i", 0 0, L_0x5556c8f1c340;  alias, 1 drivers
v0x5556c8ecd0f0_0 .net "w_ready_w", 0 0, L_0x5556c8f12360;  1 drivers
v0x5556c8ecd190_0 .net "wdata_i", 31 0, L_0x7effb86660a8;  alias, 1 drivers
v0x5556c8ecd230_0 .var "wdata_r", 31 0;
v0x5556c8ecd2d0_0 .var "wready_o", 0 0;
v0x5556c8ecd370_0 .net "wstrb_i", 3 0, L_0x7effb86660f0;  alias, 1 drivers
v0x5556c8ecd410_0 .net "wvalid_i", 0 0, L_0x7effb8666138;  alias, 1 drivers
v0x5556c8ecd4b0_0 .var "xip_active_o", 0 0;
v0x5556c8ecd550_0 .net "xip_addr_bytes_i", 1 0, L_0x5556c8f09be0;  alias, 1 drivers
v0x5556c8ecd5f0_0 .net "xip_cont_read_i", 0 0, L_0x5556c8f09fa0;  alias, 1 drivers
v0x5556c8ecd690_0 .net "xip_cont_read_o", 0 0, L_0x5556c8f11400;  1 drivers
v0x5556c8ecd730_0 .var "xip_cont_read_r", 0 0;
v0x5556c8ecd7d0_0 .net "xip_data_lanes_i", 1 0, L_0x5556c8f09d40;  alias, 1 drivers
v0x5556c8ecd870_0 .net "xip_dummy_cycles_i", 3 0, L_0x5556c8f09e30;  alias, 1 drivers
v0x5556c8ecd910_0 .net "xip_en_i", 0 0, L_0x5556c8f08ec0;  alias, 1 drivers
v0x5556c8ecd9b0_0 .net "xip_mode_bits_i", 7 0, L_0x5556c8f0a5b0;  alias, 1 drivers
v0x5556c8ecda50_0 .net "xip_mode_en_i", 0 0, L_0x5556c8f0a160;  alias, 1 drivers
v0x5556c8ecdaf0_0 .net "xip_read_op_i", 7 0, L_0x5556c8f0a380;  alias, 1 drivers
v0x5556c8ecdb90_0 .net "xip_write_en_i", 0 0, L_0x5556c8f0a2e0;  alias, 1 drivers
v0x5556c8ecdc30_0 .net "xip_write_op_i", 7 0, L_0x5556c8f0a510;  alias, 1 drivers
L_0x5556c8f11a10 .cmp/eq 3, v0x5556c8ecce70_0, L_0x7effb8666de0;
L_0x5556c8f11c10 .reduce/nor v0x5556c899d990_0;
L_0x5556c8f11dc0 .cmp/eq 3, v0x5556c8ecce70_0, L_0x7effb8666e28;
L_0x5556c8f12120 .reduce/nor v0x5556c899d990_0;
S_0x5556c8e15af0 .scope begin, "fast_wait" "fast_wait" 3 248, 3 248 0, S_0x5556c8c393d0;
 .timescale -9 -12;
S_0x5556c8ed54c0 .scope module, "flash" "MX25L6436F" 3 97, 13 55 0, S_0x5556c8c393d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCLK";
    .port_info 1 /INPUT 1 "CS";
    .port_info 2 /INOUT 1 "SI";
    .port_info 3 /INOUT 1 "SO";
    .port_info 4 /INOUT 1 "WP";
    .port_info 5 /INOUT 1 "SIO3";
P_0x5556c8ed5650 .param/l "A_MSB" 0 13 78, +C4<00000000000000000000000000010110>;
P_0x5556c8ed5690 .param/l "A_MSB_OTP" 0 13 80, +C4<00000000000000000000000000001001>;
P_0x5556c8ed56d0 .param/l "A_MSB_SFDP" 0 13 83, +C4<00000000000000000000000000000110>;
P_0x5556c8ed5710 .param/l "BE" 0 13 211, C4<11011000>;
P_0x5556c8ed5750 .param/l "BE2" 0 13 203, C4<01010010>;
P_0x5556c8ed5790 .param/l "Bank_MSB" 0 13 86, +C4<00000000000000000000000000000011>;
P_0x5556c8ed57d0 .param/l "Bank_NUM" 0 13 87, +C4<00000000000000000000000000010000>;
P_0x5556c8ed5810 .param/l "Block_MSB" 0 13 88, +C4<00000000000000000000000000000110>;
P_0x5556c8ed5850 .param/l "Block_NUM" 0 13 89, +C4<00000000000000000000000010000000>;
P_0x5556c8ed5890 .param/l "Buffer_Num" 0 13 85, +C4<00000000000000000000000100000000>;
P_0x5556c8ed58d0 .param/l "CE1" 0 13 204, C4<01100000>;
P_0x5556c8ed5910 .param/l "CE2" 0 13 205, C4<11000111>;
P_0x5556c8ed5950 .param/l "Clock" 0 13 139, +C4<00000000000000000000000000110010>;
P_0x5556c8ed5990 .param/l "DP" 0 13 207, C4<10111001>;
P_0x5556c8ed59d0 .param/l "DREAD" 0 13 220, C4<00111011>;
P_0x5556c8ed5a10 .param/l "ENSO" 0 13 213, C4<10110001>;
P_0x5556c8ed5a50 .param/l "ERS_Count_BE" 0 13 142, +C4<0000000000000000000000000000000000000000000000000001001110001000>;
P_0x5556c8ed5a90 .param/l "ERS_Count_BE32K" 0 13 140, +C4<0000000000000000000000000000000000000000000000000000101011110000>;
P_0x5556c8ed5ad0 .param/l "ERS_Count_SE" 0 13 141, +C4<0000000000000000000000000000000000000000000000000000000111110100>;
P_0x5556c8ed5b10 .param/l "ESSPB" 0 13 225, C4<11100100>;
P_0x5556c8ed5b50 .param/l "EXSO" 0 13 214, C4<11000001>;
P_0x5556c8ed5b90 .param/l "Echip_Count" 0 13 143, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000001100001101010000000>;
P_0x5556c8ed5bd0 .param/l "FASTREAD1X" 0 13 201, C4<00001011>;
P_0x5556c8ed5c10 .param/l "FIOPGM0" 0 13 218, C4<00111000>;
P_0x5556c8ed5c50 .param/l "GBLK" 0 13 231, C4<01111110>;
P_0x5556c8ed5c90 .param/l "GBULK" 0 13 232, C4<10011000>;
P_0x5556c8ed5cd0 .param/l "ID_Device" 0 13 95, C4<00010110>;
P_0x5556c8ed5d10 .param/l "ID_MXIC" 0 13 94, C4<11000010>;
P_0x5556c8ed5d50 .param/str "Init_File" 0 13 102, "none";
P_0x5556c8ed5d90 .param/str "Init_File_SFDP" 0 13 104, "none";
P_0x5556c8ed5dd0 .param/str "Init_File_Secu" 0 13 103, "none";
P_0x5556c8ed5e10 .param/l "Memory_Density" 0 13 97, C4<00010111>;
P_0x5556c8ed5e50 .param/l "Memory_Type" 0 13 96, C4<00100000>;
P_0x5556c8ed5e90 .param/l "NOP" 0 13 234, C4<00000000>;
P_0x5556c8ed5ed0 .param/l "PP" 0 13 206, C4<00000010>;
P_0x5556c8ed5f10 .param/l "QREAD" 0 13 221, C4<01101011>;
P_0x5556c8ed5f50 .param/l "RDCR" 0 13 199, C4<00010101>;
P_0x5556c8ed5f90 .param/l "RDDPB" 0 13 230, C4<11100000>;
P_0x5556c8ed5fd0 .param/l "RDID" 0 13 196, C4<10011111>;
P_0x5556c8ed6010 .param/l "RDP" 0 13 208, C4<10101011>;
P_0x5556c8ed6050 .param/l "RDSCUR" 0 13 216, C4<00101011>;
P_0x5556c8ed6090 .param/l "RDSPB" 0 13 226, C4<11100010>;
P_0x5556c8ed60d0 .param/l "RDSR" 0 13 197, C4<00000101>;
P_0x5556c8ed6110 .param/l "READ1X" 0 13 200, C4<00000011>;
P_0x5556c8ed6150 .param/l "READ2X" 0 13 212, C4<10111011>;
P_0x5556c8ed6190 .param/l "READ4X" 0 13 217, C4<11101011>;
P_0x5556c8ed61d0 .param/l "REMS" 0 13 210, C4<10010000>;
P_0x5556c8ed6210 .param/l "RES" 0 13 209, C4<10101011>;
P_0x5556c8ed6250 .param/l "RESU" 0 13 239, C4<00110000>;
P_0x5556c8ed6290 .param/l "RESU1" 0 13 240, C4<01111010>;
P_0x5556c8ed62d0 .param/l "RST" 0 13 236, C4<10011001>;
P_0x5556c8ed6310 .param/l "RSTEN" 0 13 235, C4<01100110>;
P_0x5556c8ed6350 .param/l "SBL" 0 13 241, C4<01110111>;
P_0x5556c8ed6390 .param/l "SBL1" 0 13 242, C4<11000000>;
P_0x5556c8ed63d0 .param/l "SE" 0 13 202, C4<00100000>;
P_0x5556c8ed6410 .param/l "SFDP_READ" 0 13 219, C4<01011010>;
P_0x5556c8ed6450 .param/l "SFDP_TOP_Add" 0 13 84, C4<1111111>;
P_0x5556c8ed6490 .param/l "SUSP" 0 13 237, C4<10110000>;
P_0x5556c8ed64d0 .param/l "SUSP1" 0 13 238, C4<01110101>;
P_0x5556c8ed6510 .param/l "Sector_MSB" 0 13 82, +C4<00000000000000000000000000001010>;
P_0x5556c8ed6550 .param/l "Secur_TOP_Add" 0 13 81, C4<1111111111>;
P_0x5556c8ed6590 .param/l "TOP_Add" 0 13 79, C4<11111111111111111111111>;
P_0x5556c8ed65d0 .param/l "WPSEL" 0 13 222, C4<01101000>;
P_0x5556c8ed6610 .param/l "WRDI" 0 13 195, C4<00000100>;
P_0x5556c8ed6650 .param/l "WRDPB" 0 13 229, C4<11100001>;
P_0x5556c8ed6690 .param/l "WREN" 0 13 194, C4<00000110>;
P_0x5556c8ed66d0 .param/l "WRSCUR" 0 13 215, C4<00101111>;
P_0x5556c8ed6710 .param/l "WRSPB" 0 13 224, C4<11100011>;
P_0x5556c8ed6750 .param/l "WRSR" 0 13 198, C4<00000001>;
P_0x5556c8ed6790 .param/l "f4PP" 0 13 180, +C4<00000000000000000000000010000101>;
P_0x5556c8ed67d0 .param/l "fQSCLK" 0 13 174, +C4<00000000000000000000000001010000>;
P_0x5556c8ed6810 .param/l "fQSCLK2" 0 13 176, +C4<00000000000000000000000010000101>;
P_0x5556c8ed6850 .param/l "fQSCLK3" 0 13 178, +C4<00000000000000000000000010000101>;
P_0x5556c8ed6890 .param/l "fRSCLK" 0 13 152, +C4<00000000000000000000000000110010>;
P_0x5556c8ed68d0 .param/l "fSCLK" 0 13 150, +C4<00000000000000000000000010000101>;
P_0x5556c8ed6910 .param/l "fTSCLK" 0 13 168, +C4<00000000000000000000000001010000>;
P_0x5556c8ed6950 .param/l "fTSCLK2" 0 13 170, +C4<00000000000000000000000010000101>;
P_0x5556c8ed6990 .param/l "fTSCLK3" 0 13 172, +C4<00000000000000000000000010000101>;
P_0x5556c8ed69d0 .param/real "t4PP" 0 13 179, Cr<m7800000000000000gfc4>; value=7.50000
P_0x5556c8ed6a10 .param/l "tBE" 0 13 114, +C4<00001110111001101011001010000000>;
P_0x5556c8ed6a50 .param/l "tBE32" 0 13 115, +C4<00001000010110000011101100000000>;
P_0x5556c8ed6a90 .param/l "tBP" 0 13 112, +C4<00000000000000000010011100010000>;
P_0x5556c8ed6ad0 .param/l "tCE" 0 13 116, +C4<00000000000000000100111000100000>;
P_0x5556c8ed6b10 .param/real "tCH" 0 13 153, Cr<m6c28f5c28f5c2800gfc3>; value=3.38000
P_0x5556c8ed6b50 .param/l "tCHDX" 0 13 162, +C4<00000000000000000000000000000011>;
P_0x5556c8ed6b90 .param/l "tCHHH" 0 13 182, +C4<00000000000000000000000000000101>;
P_0x5556c8ed6bd0 .param/l "tCHHL" 0 13 184, +C4<00000000000000000000000000000101>;
P_0x5556c8ed6c10 .param/l "tCHSH" 0 13 163, +C4<00000000000000000000000000000100>;
P_0x5556c8ed6c50 .param/l "tCHSL" 0 13 158, +C4<00000000000000000000000000000100>;
P_0x5556c8ed6c90 .param/l "tCH_R" 0 13 155, +C4<00000000000000000000000000001001>;
P_0x5556c8ed6cd0 .param/real "tCL" 0 13 154, Cr<m6c28f5c28f5c2800gfc3>; value=3.38000
P_0x5556c8ed6d10 .param/l "tCLQV" 0 13 110, +C4<00000000000000000000000000000110>;
P_0x5556c8ed6d50 .param/l "tCLQX" 0 13 111, +C4<00000000000000000000000000000001>;
P_0x5556c8ed6d90 .param/l "tCL_R" 0 13 156, +C4<00000000000000000000000000001001>;
P_0x5556c8ed6dd0 .param/l "tDP" 0 13 185, +C4<00000000000000000010011100010000>;
P_0x5556c8ed6e10 .param/l "tDVCH" 0 13 161, +C4<00000000000000000000000000000010>;
P_0x5556c8ed6e50 .param/l "tERS" 0 13 134, +C4<00000000000000110000110101000000>;
P_0x5556c8ed6e90 .param/l "tERS_CHK" 0 13 130, +C4<00000000000000011000011010100000>;
P_0x5556c8ed6ed0 .param/l "tESL" 0 13 131, +C4<00000000000000000100111000100000>;
P_0x5556c8ed6f10 .param/l "tHHCH" 0 13 183, +C4<00000000000000000000000000000101>;
P_0x5556c8ed6f50 .param/l "tHHQX" 0 13 125, +C4<00000000000000000000000000001010>;
P_0x5556c8ed6f90 .param/l "tHLCH" 0 13 181, +C4<00000000000000000000000000000101>;
P_0x5556c8ed6fd0 .param/l "tHLQZ" 0 13 126, +C4<00000000000000000000000000001010>;
P_0x5556c8ed7010 .param/l "tPGM_CHK" 0 13 129, +C4<00000000000000000000011111010000>;
P_0x5556c8ed7050 .param/l "tPP" 0 13 117, +C4<00000000000001010000100100010000>;
P_0x5556c8ed7090 .param/l "tPRS" 0 13 133, +C4<00000000000000011000011010100000>;
P_0x5556c8ed70d0 .param/l "tPSL" 0 13 132, +C4<00000000000000000100111000100000>;
P_0x5556c8ed7110 .param/real "tQSCLK" 0 13 173, Cr<m6400000000000000gfc5>; value=12.5000
P_0x5556c8ed7150 .param/real "tQSCLK2" 0 13 175, Cr<m7800000000000000gfc4>; value=7.50000
P_0x5556c8ed7190 .param/real "tQSCLK3" 0 13 177, Cr<m7800000000000000gfc4>; value=7.50000
P_0x5556c8ed71d0 .param/l "tRCE" 0 13 124, +C4<00000000101101110001101100000000>;
P_0x5556c8ed7210 .param/l "tRCP" 0 13 123, +C4<00000000000000000100111000100000>;
P_0x5556c8ed7250 .param/l "tRCR" 0 13 122, +C4<00000000000000000100111000100000>;
P_0x5556c8ed7290 .param/l "tRES1" 0 13 186, +C4<00000000000000011000011010100000>;
P_0x5556c8ed72d0 .param/l "tRES2" 0 13 187, +C4<00000000000000011000011010100000>;
P_0x5556c8ed7310 .param/l "tRSCLK" 0 13 151, +C4<00000000000000000000000000010100>;
P_0x5556c8ed7350 .param/real "tSCLK" 0 13 149, Cr<m7800000000000000gfc4>; value=7.50000
P_0x5556c8ed7390 .param/l "tSE" 0 13 113, +C4<00000001011111010111100001000000>;
P_0x5556c8ed73d0 .param/l "tSHCH" 0 13 164, +C4<00000000000000000000000000000100>;
P_0x5556c8ed7410 .param/l "tSHQZ" 0 13 109, +C4<00000000000000000000000000001010>;
P_0x5556c8ed7450 .param/l "tSHSL_R" 0 13 159, +C4<00000000000000000000000000001111>;
P_0x5556c8ed7490 .param/l "tSHSL_W" 0 13 160, +C4<00000000000000000000000000110010>;
P_0x5556c8ed74d0 .param/l "tSHWL" 0 13 166, +C4<00000000000000000000000001100100>;
P_0x5556c8ed7510 .param/l "tSLCH" 0 13 157, +C4<00000000000000000000000000000100>;
P_0x5556c8ed7550 .param/real "tTSCLK" 0 13 167, Cr<m6400000000000000gfc5>; value=12.5000
P_0x5556c8ed7590 .param/real "tTSCLK2" 0 13 169, Cr<m7800000000000000gfc4>; value=7.50000
P_0x5556c8ed75d0 .param/real "tTSCLK3" 0 13 171, Cr<m7800000000000000gfc4>; value=7.50000
P_0x5556c8ed7610 .param/l "tVSL" 0 13 127, +C4<00000000000011000011010100000000>;
P_0x5556c8ed7650 .param/l "tW" 0 13 118, +C4<00000010011000100101101000000000>;
P_0x5556c8ed7690 .param/l "tWHSL" 0 13 165, +C4<00000000000000000000000000010100>;
P_0x5556c8ed76d0 .param/l "tWPS" 0 13 120, +C4<00000000000000000010011100010000>;
P_0x5556c8ed7710 .param/l "tWP_SRAM" 0 13 121, +C4<00000000000000000000001111101000>;
P_0x5556c8ed7750 .param/l "tWSR" 0 13 119, +C4<00000000000011110100001001000000>;
L_0x7effb8667920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1d420 .functor XNOR 1, v0x5556c8ee8f10_0, L_0x7effb8667920, C4<0>, C4<0>;
L_0x7effb86679b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1d530 .functor XNOR 1, v0x5556c8ee5f90_0, L_0x7effb86679b0, C4<0>, C4<0>;
L_0x7effb8667cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7effb86679f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1d5f0 .functor XNOR 1, L_0x7effb8667cc8, L_0x7effb86679f8, C4<0>, C4<0>;
L_0x5556c8f1d6b0 .functor AND 1, L_0x5556c8f1d530, L_0x5556c8f1d5f0, C4<1>, C4<1>;
L_0x5556c8f1d7c0 .functor AND 1, L_0x5556c8f1d6b0, v0x5556c8ee5930_0, C4<1>, C4<1>;
L_0x7effb8667a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1da60 .functor XNOR 1, L_0x5556c8f1d9c0, L_0x7effb8667a88, C4<0>, C4<0>;
L_0x7effb8667ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1db70 .functor XNOR 1, v0x5556c8ee61d0_0, L_0x7effb8667ad0, C4<0>, C4<0>;
L_0x5556c8f1dc30 .functor AND 1, L_0x5556c8f1da60, L_0x5556c8f1db70, C4<1>, C4<1>;
L_0x7effb8667b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1dfc0 .functor XNOR 1, L_0x5556c8f1ded0, L_0x7effb8667b60, C4<0>, C4<0>;
L_0x7effb8667ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1e0d0 .functor XNOR 1, L_0x5556c8f1d880, L_0x7effb8667ba8, C4<0>, C4<0>;
L_0x5556c8f1e1e0 .functor AND 1, L_0x5556c8f1dfc0, L_0x5556c8f1e0d0, C4<1>, C4<1>;
L_0x7effb8667bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1e2a0 .functor XNOR 1, v0x5556c8ee61d0_0, L_0x7effb8667bf0, C4<0>, C4<0>;
L_0x5556c8f1e420 .functor AND 1, L_0x5556c8f1e1e0, L_0x5556c8f1e2a0, C4<1>, C4<1>;
L_0x5556c8f1e990 .functor AND 1, v0x5556c8eea490_0, v0x5556c8ee71a0_0, C4<1>, C4<1>;
L_0x5556c8f1e3b0 .functor AND 1, v0x5556c8eea0b0_0, v0x5556c8ee71a0_0, C4<1>, C4<1>;
L_0x5556c8f1ebe0 .functor AND 1, v0x5556c8eecae0_0, v0x5556c8ee71a0_0, C4<1>, C4<1>;
L_0x5556c8f1ee20 .functor AND 1, v0x5556c8ee9cf0_0, v0x5556c8ee71a0_0, C4<1>, C4<1>;
L_0x5556c8f1efc0 .functor OR 1, L_0x5556c8f1f030, L_0x5556c8f1f100, C4<0>, C4<0>;
L_0x7effb8667d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1f820 .functor XNOR 1, L_0x5556c8f1f680, L_0x7effb8667d10, C4<0>, C4<0>;
L_0x7effb8667d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1f9b0 .functor XNOR 1, L_0x5556c8f1f910, L_0x7effb8667d58, C4<0>, C4<0>;
L_0x5556c8f1fba0 .functor OR 1, L_0x5556c8f1f820, L_0x5556c8f1f9b0, C4<0>, C4<0>;
L_0x7effb8667da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1fd60 .functor XNOR 1, L_0x5556c8f1f340, L_0x7effb8667da0, C4<0>, C4<0>;
L_0x5556c8f1ff30 .functor OR 1, L_0x5556c8f1fba0, L_0x5556c8f1fd60, C4<0>, C4<0>;
L_0x7effb8667de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f20040 .functor XNOR 1, L_0x5556c8f1f750, L_0x7effb8667de8, C4<0>, C4<0>;
L_0x5556c8f1fe70 .functor OR 1, L_0x5556c8f1ff30, L_0x5556c8f20040, C4<0>, C4<0>;
L_0x7effb8667e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f20270 .functor XNOR 1, v0x5556c8ee6110_0, L_0x7effb8667e30, C4<0>, C4<0>;
L_0x5556c8f20150 .functor NOT 1, v0x5556c8eeabf0_0, C4<0>, C4<0>, C4<0>;
L_0x7effb8667e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f20410 .functor XNOR 1, L_0x5556c8f1dd90, L_0x7effb8667e78, C4<0>, C4<0>;
L_0x7effb8667ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f1fcb0 .functor XNOR 1, L_0x5556c8f20640, L_0x7effb8667ec0, C4<0>, C4<0>;
L_0x5556c8f20840 .functor AND 1, L_0x5556c8f20410, L_0x5556c8f1fcb0, C4<1>, C4<1>;
L_0x5556c8f20a50 .functor OR 1, L_0x5556c8f20840, L_0x5556c8f20550, C4<0>, C4<0>;
L_0x5556c8f20b60 .functor OR 1, v0x5556c8ee7560_0, v0x5556c8ee7860_0, C4<0>, C4<0>;
L_0x5556c8f20ce0 .functor OR 1, v0x5556c8ee9270_0, v0x5556c8ee4db0_0, C4<0>, C4<0>;
L_0x5556c8f206e0 .functor OR 16, v0x5556c8eea7d0_0, v0x5556c8ee5bb0_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x5556c8f21100 .functor OR 16, v0x5556c8eea6f0_0, v0x5556c8ee5ad0_0, C4<0000000000000000>, C4<0000000000000000>;
L_0x5556c8f21200 .functor OR 126, v0x5556c8eea610_0, v0x5556c8ee59f0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5556c8f217e0 .functor AND 1, L_0x5556c8f21600, L_0x5556c8f1f5b0, C4<1>, C4<1>;
L_0x5556c8f21990 .functor BUFZ 1, v0x5556c8ee82e0_0, C4<0>, C4<0>, C4<0>;
L_0x7effb8667f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f21720 .functor XNOR 1, L_0x5556c8f21ba0, L_0x7effb8667f08, C4<0>, C4<0>;
L_0x5556c8f21e40 .functor AND 1, v0x5556c8ee8520_0, L_0x5556c8f21720, C4<1>, C4<1>;
L_0x7effb8667f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f22140 .functor XNOR 1, L_0x5556c8f22050, L_0x7effb8667f50, C4<0>, C4<0>;
L_0x5556c8f22280 .functor AND 1, v0x5556c8ee8520_0, L_0x5556c8f22140, C4<1>, C4<1>;
L_0x7effb8667f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f226a0 .functor XNOR 1, L_0x5556c8f224f0, L_0x7effb8667f98, C4<0>, C4<0>;
L_0x5556c8f227b0 .functor AND 1, v0x5556c8ee8820_0, L_0x5556c8f226a0, C4<1>, C4<1>;
L_0x7effb8667fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556c8f22ab0 .functor XNOR 1, L_0x5556c8f229e0, L_0x7effb8667fe0, C4<0>, C4<0>;
L_0x5556c8f22ba0 .functor AND 1, v0x5556c8ee8820_0, L_0x5556c8f22ab0, C4<1>, C4<1>;
L_0x5556c8f22e30 .functor BUFZ 1, v0x5556c8ee6c60_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f22ea0 .functor BUFZ 1, v0x5556c8ee6ea0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f230d0 .functor BUFZ 1, v0x5556c8ef12a0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f231a0 .functor BUFZ 1, v0x5556c8ef1420_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f23410 .functor BUFZ 1, v0x5556c8ef15a0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f234e0 .functor BUFZ 1, v0x5556c8ee7620_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f23760 .functor BUFZ 1, v0x5556c8ee8be0_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f23850 .functor BUFZ 1, v0x5556c8ee9f30_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f23ab0 .functor BUFZ 1, v0x5556c8eea310_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f23b80 .functor BUFZ 1, v0x5556c8eec960_0, C4<0>, C4<0>, C4<0>;
L_0x5556c8f23e20 .functor BUFZ 1, v0x5556c8ee9b70_0, C4<0>, C4<0>, C4<0>;
v0x5556c8ee4930_0 .var/i "AC_Check_File", 31 0;
v0x5556c8ee4a30 .array "ARRAY", 8388607 0, 7 0;
v0x5556c8ee4af0_0 .var "Address", 22 0;
v0x5556c8ee4be0_0 .var "BE32K_Mode", 0 0;
v0x5556c8ee4ca0_0 .var "BE64K_Mode", 0 0;
v0x5556c8ee4db0_0 .var "BE_Mode", 0 0;
v0x5556c8ee4e70_0 .var "Bank", 3 0;
v0x5556c8ee4f50_0 .var "Bank2", 3 0;
v0x5556c8ee5030_0 .var/i "Bit", 31 0;
v0x5556c8ee5110_0 .var/i "Bit_Tmp", 31 0;
v0x5556c8ee51f0_0 .var "Block", 6 0;
v0x5556c8ee52d0_0 .var "Block2", 7 0;
v0x5556c8ee53b0_0 .var/i "Burst_Length", 31 0;
v0x5556c8ee5490_0 .var "Byte_PGM_Mode", 0 0;
v0x5556c8ee5550_0 .var "CE_Mode", 0 0;
v0x5556c8ee5610_0 .var "CMD_BUS", 7 0;
v0x5556c8ee56f0_0 .var "CR", 7 0;
v0x5556c8ee57d0_0 .net "CS", 0 0, L_0x5556c8f1d320;  alias, 1 drivers
v0x5556c8ee5870_0 .net "CS_INT", 0 0, L_0x5556c8f1d880;  1 drivers
v0x5556c8ee5930_0 .var "Chip_EN", 0 0;
v0x5556c8ee59f0_0 .var "DPB_Reg", 126 1;
v0x5556c8ee5ad0_0 .var "DPB_Reg_BOT", 15 0;
v0x5556c8ee5bb0_0 .var "DPB_Reg_TOP", 15 0;
v0x5556c8ee5c90_0 .var "DP_Mode", 0 0;
v0x5556c8ee5d50_0 .net "Dis_CE", 0 0, L_0x5556c8f1fe70;  1 drivers
v0x5556c8ee5e10_0 .net "Dis_WRSR", 0 0, L_0x5556c8f20a50;  1 drivers
v0x5556c8ee5ed0 .array "Dummy_A", 255 0, 7 0;
v0x5556c8ee5f90_0 .var "During_RST_REC", 0 0;
v0x5556c8ee6050_0 .var "During_Susp_Wait", 0 0;
v0x5556c8ee6110_0 .var "EN4XIO_Read_Mode", 0 0;
v0x5556c8ee61d0_0 .var "ENQUAD", 0 0;
v0x5556c8ee6290_0 .var "EN_Burst", 0 0;
v0x5556c8ee6350_0 .net "EPSUSP", 0 0, L_0x5556c8f1efc0;  1 drivers
v0x5556c8ee6620_0 .var "ERS_CLK", 0 0;
v0x5556c8ee66e0_0 .var "ERS_Time", 63 0;
v0x5556c8ee67c0_0 .net "ESB", 0 0, L_0x5556c8f1f030;  1 drivers
v0x5556c8ee6880_0 .var "ESSPB_Mode", 0 0;
v0x5556c8ee6940_0 .var/i "End_Add", 31 0;
v0x5556c8ee6a20_0 .net "Ers_Mode", 0 0, L_0x5556c8f20ce0;  1 drivers
v0x5556c8ee6ae0_0 .var "Fast4x_Mode", 0 0;
v0x5556c8ee6ba0_0 .var "FastRD_1XIO_Mode", 0 0;
v0x5556c8ee6c60_0 .var "FastRD_2XIO_Chk", 0 0;
v0x5556c8ee6d20_0 .net "FastRD_2XIO_Chk_W", 0 0, L_0x5556c8f22e30;  1 drivers
v0x5556c8ee6de0_0 .var "FastRD_2XIO_Mode", 0 0;
v0x5556c8ee6ea0_0 .var "FastRD_4XIO_Chk", 0 0;
v0x5556c8ee6f60_0 .net "FastRD_4XIO_Chk_W", 0 0, L_0x5556c8f22ea0;  1 drivers
v0x5556c8ee7020_0 .var "FastRD_4XIO_Mode", 0 0;
v0x5556c8ee70e0_0 .net "HOLD_B_INT", 0 0, L_0x5556c8f1e760;  1 drivers
v0x5556c8ee71a0_0 .var "HOLD_OUT_B", 0 0;
v0x5556c8ee7260_0 .net "HPM_RD", 0 0, L_0x5556c8f20270;  1 drivers
v0x5556c8ee7320_0 .net "ISCLK", 0 0, L_0x5556c8f1d490;  1 drivers
v0x5556c8ee73e0_0 .net "Norm_Array_Mode", 0 0, L_0x5556c8f20150;  1 drivers
v0x5556c8ee74a0_0 .var "PGM_CLK", 0 0;
v0x5556c8ee7560_0 .var "PP_1XIO_Mode", 0 0;
v0x5556c8ee7620_0 .var "PP_4XIO_Chk", 0 0;
v0x5556c8ee76e0_0 .net "PP_4XIO_Chk_W", 0 0, L_0x5556c8f234e0;  1 drivers
v0x5556c8ee77a0_0 .var "PP_4XIO_Load", 0 0;
v0x5556c8ee7860_0 .var "PP_4XIO_Mode", 0 0;
v0x5556c8ee7920_0 .net "PSB", 0 0, L_0x5556c8f1f100;  1 drivers
v0x5556c8ee79e0_0 .net "Pgm_Mode", 0 0, L_0x5556c8f20b60;  1 drivers
v0x5556c8ee7aa0_0 .var "RDCR_Mode", 0 0;
v0x5556c8ee7b60_0 .var "RDDPB_Mode", 0 0;
v0x5556c8ee7c20_0 .var "RDID_Mode", 0 0;
v0x5556c8ee7ce0_0 .var "RDSCUR_Mode", 0 0;
v0x5556c8ee7da0_0 .var "RDSPB_Mode", 0 0;
v0x5556c8ee7e60_0 .var "RDSR_Mode", 0 0;
v0x5556c8ee7f20_0 .var "READ4X_Mode", 0 0;
v0x5556c8ee7fe0_0 .var "REMS_Mode", 0 0;
v0x5556c8ee80a0_0 .net "RESETB_INT", 0 0, L_0x7effb8667cc8;  1 drivers
v0x5556c8ee8160_0 .var "RES_Mode", 0 0;
v0x5556c8ee8220_0 .var "RST_CMD_EN", 0 0;
v0x5556c8ee82e0_0 .var "Read_1XIO_Chk", 0 0;
v0x5556c8ee83a0_0 .net "Read_1XIO_Chk_W", 0 0, L_0x5556c8f21990;  1 drivers
v0x5556c8ee8460_0 .var "Read_1XIO_Mode", 0 0;
v0x5556c8ee8520_0 .var "Read_2XIO_Chk", 0 0;
v0x5556c8ee85e0_0 .net "Read_2XIO_Chk_W", 0 0, L_0x5556c8f21e40;  1 drivers
v0x5556c8ee86a0_0 .net "Read_2XIO_Chk_W0", 0 0, L_0x5556c8f22280;  1 drivers
v0x5556c8ee8760_0 .var "Read_2XIO_Mode", 0 0;
v0x5556c8ee8820_0 .var "Read_4XIO_Chk", 0 0;
v0x5556c8ee88e0_0 .net "Read_4XIO_Chk_W", 0 0, L_0x5556c8f227b0;  1 drivers
v0x5556c8ee89a0_0 .net "Read_4XIO_Chk_W0", 0 0, L_0x5556c8f22ba0;  1 drivers
v0x5556c8ee8a60_0 .var "Read_4XIO_Mode", 0 0;
v0x5556c8ee8b20_0 .var "Read_Mode", 0 0;
v0x5556c8ee8be0_0 .var "Read_SHSL", 0 0;
v0x5556c8ee8ca0_0 .net "Read_SHSL_W", 0 0, L_0x5556c8f23760;  1 drivers
v0x5556c8ee8d60_0 .var "Resume_Trig", 0 0;
v0x5556c8ee8e20_0 .net "SCLK", 0 0, L_0x5556c8f1d190;  alias, 1 drivers
v0x5556c8ee8f10_0 .var "SCLK_EN", 0 0;
v0x5556c8ee8fd0_0 .net "SEC_Pro_Reg", 126 1, L_0x5556c8f21200;  1 drivers
v0x5556c8ee90b0_0 .net "SEC_Pro_Reg_BOT", 15 0, L_0x5556c8f21100;  1 drivers
v0x5556c8ee9190_0 .net "SEC_Pro_Reg_TOP", 15 0, L_0x5556c8f206e0;  1 drivers
v0x5556c8ee9270_0 .var "SE_4K_Mode", 0 0;
v0x5556c8ee9330 .array "SFDP_ARRAY", 127 0, 7 0;
v0x5556c8ee93f0_0 .var "SFDP_Mode", 0 0;
v0x5556c8ee94b0_0 .net8 "SI", 0 0, p0x7effb86bc668;  1 drivers, strength-aware
v0x5556c8ee9570_0 .var "SIO0_Out_Reg", 0 0;
v0x5556c8ee9630_0 .var "SIO0_Reg", 0 0;
v0x5556c8ee96f0_0 .var "SIO1_Out_Reg", 0 0;
v0x5556c8ee97b0_0 .var "SIO1_Reg", 0 0;
v0x5556c8ee9870_0 .var "SIO2_Out_Reg", 0 0;
v0x5556c8ee9930_0 .var "SIO2_Reg", 0 0;
v0x5556c8ee99f0_0 .net8 "SIO3", 0 0, p0x7effb86bc7b8;  1 drivers, strength-aware
v0x5556c8ee9ab0_0 .net "SIO3_EN", 0 0, L_0x5556c8f21430;  1 drivers
v0x5556c8ee9b70_0 .var "SIO3_IN_EN", 0 0;
v0x5556c8ee9c30_0 .net "SIO3_IN_EN_W", 0 0, L_0x5556c8f23e20;  1 drivers
v0x5556c8ee9cf0_0 .var "SIO3_OUT_EN", 0 0;
v0x5556c8ee9db0_0 .var "SIO3_Out_Reg", 0 0;
v0x5556c8ee9e70_0 .var "SIO3_Reg", 0 0;
v0x5556c8ee9f30_0 .var "SI_IN_EN", 0 0;
v0x5556c8ee9ff0_0 .net "SI_IN_EN_W", 0 0, L_0x5556c8f23850;  1 drivers
v0x5556c8eea0b0_0 .var "SI_OUT_EN", 0 0;
v0x5556c8eea170_0 .var "SI_Reg", 23 0;
v0x5556c8eea250_0 .net8 "SO", 0 0, p0x7effb86bc9c8;  1 drivers, strength-aware
v0x5556c8eea310_0 .var "SO_IN_EN", 0 0;
v0x5556c8eea3d0_0 .net "SO_IN_EN_W", 0 0, L_0x5556c8f23ab0;  1 drivers
v0x5556c8eea490_0 .var "SO_OUT_EN", 0 0;
v0x5556c8eea550_0 .var "SPBLB", 0 0;
v0x5556c8eea610_0 .var "SPB_Reg", 126 1;
v0x5556c8eea6f0_0 .var "SPB_Reg_BOT", 15 0;
v0x5556c8eea7d0_0 .var "SPB_Reg_TOP", 15 0;
v0x5556c8eea8b0_0 .net "SRWD", 0 0, L_0x5556c8f1f5b0;  1 drivers
v0x5556c8eea970_0 .var "STATE", 2 0;
v0x5556c8eeaa50_0 .var "Sector", 10 0;
v0x5556c8eeab30 .array "Secur_ARRAY", 1023 0, 7 0;
v0x5556c8eeabf0_0 .var "Secur_Mode", 0 0;
v0x5556c8eeacb0_0 .var "Secur_Reg", 7 0;
v0x5556c8eead90_0 .var "Set_4XIO_Enhance_Mode", 0 0;
v0x5556c8eeae50_0 .var/i "Start_Add", 31 0;
v0x5556c8eeaf30_0 .var "Status_Reg", 7 0;
v0x5556c8eeb820_0 .var "Susp_Ready", 0 0;
v0x5556c8eeb8e0_0 .var "Susp_Trig", 0 0;
v0x5556c8eeb9a0_0 .var/real "T_CS_N", 0 0;
v0x5556c8eeba60_0 .var/real "T_CS_P", 0 0;
v0x5556c8eebb20_0 .var/real "T_HOLD_N", 0 0;
v0x5556c8eebbe0_0 .var/real "T_HOLD_P", 0 0;
v0x5556c8eebca0_0 .var/real "T_SCLK_N", 0 0;
v0x5556c8eebd60_0 .var/real "T_SCLK_P", 0 0;
v0x5556c8eebe20_0 .var/real "T_SI", 0 0;
v0x5556c8eebee0_0 .var/real "T_SIO3", 0 0;
v0x5556c8eebfa0_0 .var/real "T_SIO3_N", 0 0;
v0x5556c8eec060_0 .var/real "T_SIO3_P", 0 0;
v0x5556c8eec120_0 .var/real "T_SO", 0 0;
v0x5556c8eec1e0_0 .var/real "T_WP", 0 0;
v0x5556c8eec2a0_0 .var/real "T_WP_N", 0 0;
v0x5556c8eec360_0 .var/real "T_WP_P", 0 0;
v0x5556c8eec420_0 .var "W4Read_Mode", 0 0;
v0x5556c8eec4e0_0 .net "WEL", 0 0, L_0x5556c8f1f480;  1 drivers
v0x5556c8eec5a0_0 .net "WIP", 0 0, L_0x5556c8f1f3e0;  1 drivers
v0x5556c8eec660_0 .net8 "WP", 0 0, p0x7effb86bd058;  1 drivers, strength-aware
v0x5556c8eec720_0 .net "WPSEL_Mode", 0 0, L_0x5556c8f20de0;  1 drivers
v0x5556c8eec7e0_0 .net "WP_B_INT", 0 0, L_0x5556c8f1dd90;  1 drivers
v0x5556c8eec8a0_0 .net "WP_EN", 0 0, L_0x5556c8f217e0;  1 drivers
v0x5556c8eec960_0 .var "WP_IN_EN", 0 0;
v0x5556c8eeca20_0 .net "WP_IN_EN_W", 0 0, L_0x5556c8f23b80;  1 drivers
v0x5556c8eecae0_0 .var "WP_OUT_EN", 0 0;
v0x5556c8eecba0_0 .var "WR2Susp", 0 0;
v0x5556c8eecc60_0 .var "WRDPB_Mode", 0 0;
v0x5556c8eecd20_0 .var "WRSCUR_Mode", 0 0;
v0x5556c8eecde0_0 .var "WRSPB_Mode", 0 0;
v0x5556c8eecea0_0 .var "WRSR2_Mode", 0 0;
v0x5556c8eecf60_0 .var "WRSR_Mode", 0 0;
v0x5556c8eed020_0 .var "WR_WPSEL_Mode", 0 0;
v0x5556c8eed0e0_0 .net "Write_SHSL", 0 0, L_0x5556c8f218f0;  1 drivers
v0x5556c8eed1a0_0 .net/2u *"_ivl_0", 0 0, L_0x7effb8667920;  1 drivers
v0x5556c8eed280_0 .net *"_ivl_10", 0 0, L_0x5556c8f1d530;  1 drivers
v0x5556c8eed340_0 .net *"_ivl_109", 0 0, L_0x5556c8f1f680;  1 drivers
v0x5556c8eed420_0 .net/2u *"_ivl_110", 0 0, L_0x7effb8667d10;  1 drivers
v0x5556c8eed500_0 .net *"_ivl_112", 0 0, L_0x5556c8f1f820;  1 drivers
v0x5556c8eed5c0_0 .net *"_ivl_115", 0 0, L_0x5556c8f1f910;  1 drivers
v0x5556c8eed6a0_0 .net/2u *"_ivl_116", 0 0, L_0x7effb8667d58;  1 drivers
v0x5556c8eed780_0 .net *"_ivl_118", 0 0, L_0x5556c8f1f9b0;  1 drivers
v0x5556c8eed840_0 .net/2u *"_ivl_12", 0 0, L_0x7effb86679f8;  1 drivers
v0x5556c8eed920_0 .net *"_ivl_121", 0 0, L_0x5556c8f1fba0;  1 drivers
v0x5556c8eed9e0_0 .net *"_ivl_123", 0 0, L_0x5556c8f1f340;  1 drivers
v0x5556c8eedac0_0 .net/2u *"_ivl_124", 0 0, L_0x7effb8667da0;  1 drivers
v0x5556c8eedba0_0 .net *"_ivl_126", 0 0, L_0x5556c8f1fd60;  1 drivers
v0x5556c8eedc60_0 .net *"_ivl_129", 0 0, L_0x5556c8f1ff30;  1 drivers
v0x5556c8eedd20_0 .net *"_ivl_131", 0 0, L_0x5556c8f1f750;  1 drivers
v0x5556c8eede00_0 .net/2u *"_ivl_132", 0 0, L_0x7effb8667de8;  1 drivers
v0x5556c8eedee0_0 .net *"_ivl_134", 0 0, L_0x5556c8f20040;  1 drivers
v0x5556c8eedfa0_0 .net/2u *"_ivl_138", 0 0, L_0x7effb8667e30;  1 drivers
v0x5556c8eee080_0 .net *"_ivl_14", 0 0, L_0x5556c8f1d5f0;  1 drivers
v0x5556c8eee140_0 .net/2u *"_ivl_144", 0 0, L_0x7effb8667e78;  1 drivers
v0x5556c8eee220_0 .net *"_ivl_146", 0 0, L_0x5556c8f20410;  1 drivers
v0x5556c8eee2e0_0 .net *"_ivl_149", 0 0, L_0x5556c8f20640;  1 drivers
v0x5556c8eee3c0_0 .net/2u *"_ivl_150", 0 0, L_0x7effb8667ec0;  1 drivers
v0x5556c8eee4a0_0 .net *"_ivl_152", 0 0, L_0x5556c8f1fcb0;  1 drivers
v0x5556c8eee560_0 .net *"_ivl_155", 0 0, L_0x5556c8f20840;  1 drivers
v0x5556c8eee620_0 .net *"_ivl_157", 0 0, L_0x5556c8f20550;  1 drivers
v0x5556c8eee6e0_0 .net *"_ivl_17", 0 0, L_0x5556c8f1d6b0;  1 drivers
v0x5556c8eee7a0_0 .net *"_ivl_173", 0 0, L_0x5556c8f20fe0;  1 drivers
v0x5556c8eee880_0 .net *"_ivl_177", 0 0, L_0x5556c8f20eb0;  1 drivers
v0x5556c8eee960_0 .net *"_ivl_179", 0 0, L_0x5556c8f21600;  1 drivers
v0x5556c8eeea20_0 .net *"_ivl_187", 0 0, L_0x5556c8f21ba0;  1 drivers
v0x5556c8eeeb00_0 .net/2u *"_ivl_188", 0 0, L_0x7effb8667f08;  1 drivers
v0x5556c8eeebe0_0 .net *"_ivl_19", 0 0, L_0x5556c8f1d7c0;  1 drivers
v0x5556c8eeeca0_0 .net *"_ivl_190", 0 0, L_0x5556c8f21720;  1 drivers
v0x5556c8eeed60_0 .net *"_ivl_195", 0 0, L_0x5556c8f22050;  1 drivers
v0x5556c8eeee40_0 .net/2u *"_ivl_196", 0 0, L_0x7effb8667f50;  1 drivers
v0x5556c8eeef20_0 .net *"_ivl_198", 0 0, L_0x5556c8f22140;  1 drivers
v0x5556c8eeefe0_0 .net *"_ivl_2", 0 0, L_0x5556c8f1d420;  1 drivers
L_0x7effb8667a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556c8eef0a0_0 .net/2u *"_ivl_20", 0 0, L_0x7effb8667a40;  1 drivers
v0x5556c8eef180_0 .net *"_ivl_203", 0 0, L_0x5556c8f224f0;  1 drivers
v0x5556c8eef260_0 .net/2u *"_ivl_204", 0 0, L_0x7effb8667f98;  1 drivers
v0x5556c8eef340_0 .net *"_ivl_206", 0 0, L_0x5556c8f226a0;  1 drivers
v0x5556c8eef400_0 .net *"_ivl_211", 0 0, L_0x5556c8f229e0;  1 drivers
v0x5556c8eef4e0_0 .net/2u *"_ivl_212", 0 0, L_0x7effb8667fe0;  1 drivers
v0x5556c8eef5c0_0 .net *"_ivl_214", 0 0, L_0x5556c8f22ab0;  1 drivers
v0x5556c8eef680_0 .net *"_ivl_25", 0 0, L_0x5556c8f1d9c0;  1 drivers
v0x5556c8eef760_0 .net/2u *"_ivl_26", 0 0, L_0x7effb8667a88;  1 drivers
v0x5556c8eef840_0 .var/2u *"_ivl_271", 0 0; Local signal
v0x5556c8eef920_0 .net *"_ivl_28", 0 0, L_0x5556c8f1da60;  1 drivers
v0x5556c8eef9e0_0 .net/2u *"_ivl_30", 0 0, L_0x7effb8667ad0;  1 drivers
v0x5556c8eefac0_0 .net *"_ivl_32", 0 0, L_0x5556c8f1db70;  1 drivers
v0x5556c8eefb80_0 .net *"_ivl_35", 0 0, L_0x5556c8f1dc30;  1 drivers
L_0x7effb8667b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556c8eefc40_0 .net/2u *"_ivl_36", 0 0, L_0x7effb8667b18;  1 drivers
L_0x7effb8667968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556c8eefd20_0 .net/2u *"_ivl_4", 0 0, L_0x7effb8667968;  1 drivers
v0x5556c8eefe00_0 .net *"_ivl_41", 0 0, L_0x5556c8f1ded0;  1 drivers
v0x5556c8eefee0_0 .net/2u *"_ivl_42", 0 0, L_0x7effb8667b60;  1 drivers
v0x5556c8eeffc0_0 .net *"_ivl_44", 0 0, L_0x5556c8f1dfc0;  1 drivers
v0x5556c8ef0080_0 .net/2u *"_ivl_46", 0 0, L_0x7effb8667ba8;  1 drivers
v0x5556c8ef0160_0 .net *"_ivl_48", 0 0, L_0x5556c8f1e0d0;  1 drivers
v0x5556c8ef0220_0 .net *"_ivl_51", 0 0, L_0x5556c8f1e1e0;  1 drivers
v0x5556c8ef02e0_0 .net/2u *"_ivl_52", 0 0, L_0x7effb8667bf0;  1 drivers
v0x5556c8ef03c0_0 .net *"_ivl_54", 0 0, L_0x5556c8f1e2a0;  1 drivers
v0x5556c8ef0480_0 .net *"_ivl_57", 0 0, L_0x5556c8f1e420;  1 drivers
o0x7effb86bdef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ef0540_0 name=_ivl_58
v0x5556c8ef0620_0 .net *"_ivl_60", 0 0, L_0x5556c8f1e530;  1 drivers
L_0x7effb8667c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef06e0_0 .net/2u *"_ivl_62", 0 0, L_0x7effb8667c38;  1 drivers
v0x5556c8ef07c0_0 .net *"_ivl_64", 0 0, L_0x5556c8f1e5d0;  1 drivers
L_0x7effb8667c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556c8ef08a0_0 .net/2u *"_ivl_66", 0 0, L_0x7effb8667c80;  1 drivers
v0x5556c8ef0980_0 .net *"_ivl_73", 0 0, L_0x5556c8f1e990;  1 drivers
o0x7effb86be018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ef0a40_0 name=_ivl_74
v0x5556c8ef0b20_0 .net *"_ivl_79", 0 0, L_0x5556c8f1e3b0;  1 drivers
v0x5556c8ef0be0_0 .net/2u *"_ivl_8", 0 0, L_0x7effb86679b0;  1 drivers
o0x7effb86be0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ef0cc0_0 name=_ivl_80
v0x5556c8ef0da0_0 .net *"_ivl_85", 0 0, L_0x5556c8f1ebe0;  1 drivers
o0x7effb86be108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ef0e60_0 name=_ivl_86
v0x5556c8ef0f40_0 .net *"_ivl_91", 0 0, L_0x5556c8f1ee20;  1 drivers
o0x7effb86be168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5556c8ef1000_0 name=_ivl_92
v0x5556c8ef10e0_0 .var/i "i", 31 0;
v0x5556c8ef11c0_0 .var/i "j", 31 0;
v0x5556c8ef12a0_0 .var "tDP_Chk", 0 0;
v0x5556c8ef1360_0 .net "tDP_Chk_W", 0 0, L_0x5556c8f230d0;  1 drivers
v0x5556c8ef1420_0 .var "tRES1_Chk", 0 0;
v0x5556c8ef14e0_0 .net "tRES1_Chk_W", 0 0, L_0x5556c8f231a0;  1 drivers
v0x5556c8ef15a0_0 .var "tRES2_Chk", 0 0;
v0x5556c8ef1660_0 .net "tRES2_Chk_W", 0 0, L_0x5556c8f23410;  1 drivers
v0x5556c8ef1720_0 .var/i "tWRSR", 31 0;
E_0x5556c8cc2b30 .event negedge, v0x5556c8eec660_0;
E_0x5556c8a49a90 .event posedge, v0x5556c8eec660_0;
E_0x5556c8a48ca0 .event negedge, v0x5556c8ee70e0_0;
E_0x5556c8c00ca0 .event posedge, v0x5556c8ee70e0_0;
E_0x5556c8ed95b0 .event negedge, v0x5556c8ec9560_0;
E_0x5556c8ed9610 .event posedge, v0x5556c8ec9560_0;
E_0x5556c8ed96b0 .event edge, v0x5556c8ee99f0_0;
E_0x5556c8ed9710 .event edge, v0x5556c8eec660_0;
E_0x5556c8ed9650 .event edge, v0x5556c8eea250_0;
E_0x5556c8ed97e0 .event edge, v0x5556c8ee94b0_0;
E_0x5556c8ed98a0 .event negedge, v0x5556c8ec99c0_0;
E_0x5556c8ed9900 .event posedge, v0x5556c8ec99c0_0;
E_0x5556c8ed99d0 .event posedge, v0x5556c8ee7b60_0;
E_0x5556c8ed9a30 .event posedge, v0x5556c8ee7da0_0;
E_0x5556c8ed9b10 .event posedge, v0x5556c8ee7ce0_0;
E_0x5556c8ed9b70 .event posedge, v0x5556c8ee7aa0_0;
E_0x5556c8ed9c60 .event posedge, v0x5556c8ee7e60_0;
E_0x5556c8ed9cc0 .event posedge, v0x5556c8ee7c20_0;
E_0x5556c8ed9dc0 .event posedge, v0x5556c8ee6ae0_0, v0x5556c8eec420_0;
E_0x5556c8ed9e20 .event posedge, v0x5556c8ee8d60_0;
E_0x5556c8ed9f30 .event posedge, v0x5556c8eeb8e0_0;
E_0x5556c8ed9f90/0 .event posedge, v0x5556c8ee7020_0, v0x5556c8ee6de0_0, v0x5556c8ee77a0_0, v0x5556c8ee8a60_0;
E_0x5556c8ed9f90/1 .event posedge, v0x5556c8ee8760_0, v0x5556c8ee8160_0, v0x5556c8ee7fe0_0, v0x5556c8ee6ba0_0;
E_0x5556c8ed9f90/2 .event posedge, v0x5556c8ee8460_0;
E_0x5556c8ed9f90 .event/or E_0x5556c8ed9f90/0, E_0x5556c8ed9f90/1, E_0x5556c8ed9f90/2;
E_0x5556c8eda0e0 .event posedge, v0x5556c8ee5870_0;
E_0x5556c8eda140 .event negedge, v0x5556c8ee5870_0;
E_0x5556c8eda270 .event edge, v0x5556c8ee9630_0, v0x5556c8ee97b0_0, v0x5556c8ee9930_0, v0x5556c8ee9e70_0;
E_0x5556c8eda2e0/0 .event edge, v0x5556c8ee70e0_0;
E_0x5556c8eda2e0/1 .event negedge, v0x5556c8ec99c0_0;
E_0x5556c8eda2e0 .event/or E_0x5556c8eda2e0/0, E_0x5556c8eda2e0/1;
E_0x5556c8eda420 .event "WRSR_Event";
E_0x5556c8eda460 .event "WRSPB_Event";
E_0x5556c8eda590 .event "WRSCUR_Event";
E_0x5556c8eda5d0 .event "WRDPB_Event";
E_0x5556c8eda4a0 .event "WPSEL_Event";
E_0x5556c8eda4e0 .event "Susp_Event";
E_0x5556c8eda520 .event "SE_4K_Event";
E_0x5556c8eda720 .event "Resume_Event";
E_0x5556c8eda880 .event "RST_Event";
E_0x5556c8eda8c0 .event "RST_EN_Event";
E_0x5556c8edaa30 .event "PP_Event";
E_0x5556c8edaa70 .event "GBULK_Event";
E_0x5556c8edabf0 .event "GBLK_Event";
E_0x5556c8edac30 .event "ESSPB_Event";
E_0x5556c8edadc0 .event "CE_Event";
E_0x5556c8edae00 .event "BE_Event";
E_0x5556c8edafa0 .event "BE32K_Event";
L_0x5556c8f1d490 .functor MUXZ 1, L_0x7effb8667968, L_0x5556c8f1d190, L_0x5556c8f1d420, C4<>;
L_0x5556c8f1d880 .functor MUXZ 1, L_0x7effb8667a40, L_0x5556c8f1d320, L_0x5556c8f1d7c0, C4<>;
L_0x5556c8f1d9c0 .part v0x5556c8eeaf30_0, 6, 1;
L_0x5556c8f1dd90 .functor MUXZ 1, L_0x7effb8667b18, p0x7effb86bd058, L_0x5556c8f1dc30, C4<>;
L_0x5556c8f1ded0 .part v0x5556c8eeaf30_0, 6, 1;
L_0x5556c8f1e530 .cmp/eeq 1, p0x7effb86bc7b8, o0x7effb86bdef8;
L_0x5556c8f1e5d0 .functor MUXZ 1, p0x7effb86bc7b8, L_0x7effb8667c38, L_0x5556c8f1e530, C4<>;
L_0x5556c8f1e760 .functor MUXZ 1, L_0x7effb8667c80, L_0x5556c8f1e5d0, L_0x5556c8f1e420, C4<>;
L_0x5556c8f1ea00 .functor MUXZ 1, o0x7effb86be018, v0x5556c8ee96f0_0, L_0x5556c8f1e990, C4<>;
L_0x5556c8f1eb40 .functor MUXZ 1, o0x7effb86be0a8, v0x5556c8ee9570_0, L_0x5556c8f1e3b0, C4<>;
L_0x5556c8f1ece0 .functor MUXZ 1, o0x7effb86be108, v0x5556c8ee9870_0, L_0x5556c8f1ebe0, C4<>;
L_0x5556c8f1ef20 .functor MUXZ 1, o0x7effb86be168, v0x5556c8ee9db0_0, L_0x5556c8f1ee20, C4<>;
L_0x5556c8f1f030 .part v0x5556c8eeacb0_0, 3, 1;
L_0x5556c8f1f100 .part v0x5556c8eeacb0_0, 2, 1;
L_0x5556c8f1f3e0 .part v0x5556c8eeaf30_0, 0, 1;
L_0x5556c8f1f480 .part v0x5556c8eeaf30_0, 1, 1;
L_0x5556c8f1f5b0 .part v0x5556c8eeaf30_0, 7, 1;
L_0x5556c8f1f680 .part v0x5556c8eeaf30_0, 5, 1;
L_0x5556c8f1f910 .part v0x5556c8eeaf30_0, 4, 1;
L_0x5556c8f1f340 .part v0x5556c8eeaf30_0, 3, 1;
L_0x5556c8f1f750 .part v0x5556c8eeaf30_0, 2, 1;
L_0x5556c8f20640 .part v0x5556c8eeaf30_0, 7, 1;
L_0x5556c8f20550 .reduce/nor L_0x5556c8f20150;
L_0x5556c8f20de0 .part v0x5556c8eeacb0_0, 7, 1;
L_0x5556c8f20fe0 .part v0x5556c8eeaf30_0, 6, 1;
L_0x5556c8f21430 .reduce/nor L_0x5556c8f20fe0;
L_0x5556c8f20eb0 .part v0x5556c8eeaf30_0, 6, 1;
L_0x5556c8f21600 .reduce/nor L_0x5556c8f20eb0;
L_0x5556c8f218f0 .reduce/nor v0x5556c8ee8be0_0;
L_0x5556c8f21ba0 .part v0x5556c8ee56f0_0, 6, 1;
L_0x5556c8f22050 .part v0x5556c8ee56f0_0, 6, 1;
L_0x5556c8f224f0 .part v0x5556c8ee56f0_0, 6, 1;
L_0x5556c8f229e0 .part v0x5556c8ee56f0_0, 6, 1;
S_0x5556c8ed78b0 .scope function.vec4.s1, "add_in_erase" "add_in_erase" 13 2904, 13 2904 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ed9d00_0 .var "Address", 22 0;
; Variable add_in_erase is vec4 return value of scope S_0x5556c8ed78b0
TD_top_cmd_tb.flash.add_in_erase ;
    %load/vec4 v0x5556c8eeabf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x5556c8ee66e0_0;
    %pushi/vec4 2800, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ed9d00_0;
    %parti/s 8, 15, 5;
    %load/vec4 v0x5556c8ee52d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee67c0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee66e0_0;
    %pushi/vec4 5000, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ed9d00_0;
    %parti/s 7, 16, 6;
    %load/vec4 v0x5556c8ee51f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee67c0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8ee66e0_0;
    %pushi/vec4 500, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ed9d00_0;
    %parti/s 11, 12, 5;
    %load/vec4 v0x5556c8eeaa50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee67c0_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to add_in_erase (store_vec4_to_lval)
    %vpi_call/w 13 2912 "$display", $time, " Failed programing,address is in erase" {0 0 0};
    %jmp T_11.22;
T_11.21 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to add_in_erase (store_vec4_to_lval)
T_11.22 ;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0x5556c8eeabf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to add_in_erase (store_vec4_to_lval)
T_11.23 ;
T_11.20 ;
    %end;
S_0x5556c8edb100 .scope task, "block_erase" "block_erase" 13 2537, 13 2537 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edb3c0_0 .var/i "End_Add", 31 0;
v0x5556c8edb4c0_0 .var/i "Start_Add", 31 0;
v0x5556c8edb5a0_0 .var/i "i", 31 0;
v0x5556c8edb660_0 .var/i "i_tmp", 31 0;
E_0x5556c8edb300 .event edge, v0x5556c8ee8d60_0;
E_0x5556c8edb360/0 .event negedge, v0x5556c8ee6620_0;
E_0x5556c8edb360/1 .event posedge, v0x5556c8eeb8e0_0;
E_0x5556c8edb360 .event/or E_0x5556c8edb360/0, E_0x5556c8edb360/1;
TD_top_cmd_tb.flash.block_erase ;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 19, 6;
    %store/vec4 v0x5556c8ee4e70_0, 0, 4;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 19, 6;
    %store/vec4 v0x5556c8ee4f50_0, 0, 4;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8ee51f0_0, 0, 7;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 8, 15, 5;
    %store/vec4 v0x5556c8ee52d0_0, 0, 8;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 7, 16, 6;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 0, 0, 32;
    %store/vec4 v0x5556c8edb4c0_0, 0, 32;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 7, 16, 6;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 65535, 0, 32;
    %store/vec4 v0x5556c8edb3c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8ee3f00_0, 0, 23;
    %callf/vec4 TD_top_cmd_tb.flash.write_protect, S_0x5556c8ee3d20;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee51f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee90b0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee51f0_0;
    %pad/u 32;
    %pushi/vec4 127, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee9190_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.25, 8;
    %load/vec4 v0x5556c8edb4c0_0;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
T_12.27 ;
    %load/vec4 v0x5556c8edb5a0_0;
    %load/vec4 v0x5556c8edb3c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_12.28, 5;
    %pushi/vec4 255, 255, 8;
    %ix/getv/s 4, v0x5556c8edb5a0_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8edb5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
    %jmp T_12.27;
T_12.28 ;
    %pushi/vec4 5000, 0, 64;
    %store/vec4 v0x5556c8ee66e0_0, 0, 64;
    %fork t_1, S_0x5556c8edb100;
    %fork t_2, S_0x5556c8edb100;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork TD_top_cmd_tb.flash.er_timer, S_0x5556c8edc9c0;
    %join;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
T_12.29 ;
    %load/vec4 v0x5556c8edb5a0_0;
    %pad/u 64;
    %load/vec4 v0x5556c8ee66e0_0;
    %cmp/u;
    %jmp/0xz T_12.30, 5;
    %wait E_0x5556c8edb360;
    %load/vec4 v0x5556c8eeb8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x5556c8eeb820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0x5556c8edb660_0;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
T_12.33 ;
    %load/vec4 v0x5556c8edb5a0_0;
    %store/vec4 v0x5556c8edb660_0, 0, 32;
T_12.35 ;
    %load/vec4 v0x5556c8ee8d60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.36, 6;
    %wait E_0x5556c8edb300;
    %jmp T_12.35;
T_12.36 ;
    %vpi_call/w 13 2569 "$display", $time, " Resume BE Erase ..." {0 0 0};
T_12.31 ;
    %load/vec4 v0x5556c8edb5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
    %jmp T_12.29;
T_12.30 ;
    %load/vec4 v0x5556c8edb4c0_0;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
T_12.37 ;
    %load/vec4 v0x5556c8edb5a0_0;
    %load/vec4 v0x5556c8edb3c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_12.38, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8edb5a0_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8edb5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edb5a0_0, 0, 32;
    %jmp T_12.37;
T_12.38 ;
    %disable S_0x5556c8edc9c0;
    %disable S_0x5556c8ee1fd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %end;
    .scope S_0x5556c8edb100;
t_0 ;
    %jmp T_12.26;
T_12.25 ;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
T_12.26 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4ca0_0, 0, 1;
    %end;
S_0x5556c8edb740 .scope task, "block_erase_32k" "block_erase_32k" 13 2398, 13 2398 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edb920_0 .var/i "End_Add", 31 0;
v0x5556c8edba00_0 .var/i "Start_Add", 31 0;
v0x5556c8edbae0_0 .var/i "i", 31 0;
v0x5556c8edbbd0_0 .var/i "i_tmp", 31 0;
TD_top_cmd_tb.flash.block_erase_32k ;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 19, 6;
    %store/vec4 v0x5556c8ee4e70_0, 0, 4;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 19, 6;
    %store/vec4 v0x5556c8ee4f50_0, 0, 4;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8ee51f0_0, 0, 7;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 8, 15, 5;
    %store/vec4 v0x5556c8ee52d0_0, 0, 8;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 8, 15, 5;
    %pad/u 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 0, 0, 32;
    %store/vec4 v0x5556c8edba00_0, 0, 32;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 8, 15, 5;
    %pad/u 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 32767, 0, 32;
    %store/vec4 v0x5556c8edb920_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8ee3f00_0, 0, 23;
    %callf/vec4 TD_top_cmd_tb.flash.write_protect, S_0x5556c8ee3d20;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee51f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5556c8ee90b0_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %load/vec4 v0x5556c8ee90b0_0;
    %parti/s 8, 0, 2;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee51f0_0;
    %pad/u 32;
    %pushi/vec4 127, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5556c8ee9190_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %load/vec4 v0x5556c8ee9190_0;
    %parti/s 8, 0, 2;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %load/vec4 v0x5556c8edba00_0;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
T_13.41 ;
    %load/vec4 v0x5556c8edbae0_0;
    %load/vec4 v0x5556c8edb920_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_13.42, 5;
    %pushi/vec4 255, 255, 8;
    %ix/getv/s 4, v0x5556c8edbae0_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8edbae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
    %jmp T_13.41;
T_13.42 ;
    %pushi/vec4 2800, 0, 64;
    %store/vec4 v0x5556c8ee66e0_0, 0, 64;
    %fork t_4, S_0x5556c8edb740;
    %fork t_5, S_0x5556c8edb740;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %fork TD_top_cmd_tb.flash.er_timer, S_0x5556c8edc9c0;
    %join;
    %end;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
T_13.43 ;
    %load/vec4 v0x5556c8edbae0_0;
    %pad/u 64;
    %load/vec4 v0x5556c8ee66e0_0;
    %cmp/u;
    %jmp/0xz T_13.44, 5;
    %wait E_0x5556c8edb360;
    %load/vec4 v0x5556c8eeb8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.45, 4;
    %load/vec4 v0x5556c8eeb820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.47, 4;
    %load/vec4 v0x5556c8edbbd0_0;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
T_13.47 ;
    %load/vec4 v0x5556c8edbae0_0;
    %store/vec4 v0x5556c8edbbd0_0, 0, 32;
T_13.49 ;
    %load/vec4 v0x5556c8ee8d60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.50, 6;
    %wait E_0x5556c8edb300;
    %jmp T_13.49;
T_13.50 ;
    %vpi_call/w 13 2430 "$display", $time, " Resume BE32K Erase ..." {0 0 0};
T_13.45 ;
    %load/vec4 v0x5556c8edbae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
    %jmp T_13.43;
T_13.44 ;
    %load/vec4 v0x5556c8edba00_0;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
T_13.51 ;
    %load/vec4 v0x5556c8edbae0_0;
    %load/vec4 v0x5556c8edb920_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_13.52, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8edbae0_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8edbae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edbae0_0, 0, 32;
    %jmp T_13.51;
T_13.52 ;
    %disable S_0x5556c8edc9c0;
    %disable S_0x5556c8ee1fd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %end;
    .scope S_0x5556c8edb740;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4be0_0, 0, 1;
    %jmp T_13.40;
T_13.39 ;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4be0_0, 0, 1;
T_13.40 ;
    %end;
S_0x5556c8edbcb0 .scope task, "chip_erase" "chip_erase" 13 2658, 13 2658 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edbe90_0 .var "Address_Int", 22 0;
v0x5556c8edbf90_0 .var/i "i", 31 0;
TD_top_cmd_tb.flash.chip_erase ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edbe90_0, 0, 23;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8ee5d50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eec720_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8eeabf0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8ee8fd0_0;
    %pushi/vec4 0, 0, 126;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee90b0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5556c8ee9190_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5556c8eec7e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5556c8eec720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_14.53, 8;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %jmp T_14.54;
T_14.53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8edbf90_0, 0, 32;
T_14.55 ;
    %load/vec4 v0x5556c8edbf90_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_14.56, 5;
    %delay 1215752192, 23;
    %load/vec4 v0x5556c8edbf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edbf90_0, 0, 32;
    %jmp T_14.55;
T_14.56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8edbf90_0, 0, 32;
T_14.57 ;
    %load/vec4 v0x5556c8edbf90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.58, 5;
    %load/vec4 v0x5556c8edbf90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 0, 0, 32;
    %pad/u 23;
    %store/vec4 v0x5556c8edbe90_0, 0, 23;
    %load/vec4 v0x5556c8edbf90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 0, 0, 32;
    %store/vec4 v0x5556c8eeae50_0, 0, 32;
    %load/vec4 v0x5556c8edbf90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 65535, 0, 32;
    %store/vec4 v0x5556c8ee6940_0, 0, 32;
    %load/vec4 v0x5556c8eeae50_0;
    %store/vec4 v0x5556c8ef11c0_0, 0, 32;
T_14.59 ;
    %load/vec4 v0x5556c8ef11c0_0;
    %load/vec4 v0x5556c8ee6940_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_14.60, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8ef11c0_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8ef11c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef11c0_0, 0, 32;
    %jmp T_14.59;
T_14.60 ;
    %load/vec4 v0x5556c8edbf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8edbf90_0, 0, 32;
    %jmp T_14.57;
T_14.58 ;
T_14.54 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5550_0, 0, 1;
    %end;
S_0x5556c8edc070 .scope task, "chip_lock" "chip_lock" 13 1996, 13 1996 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.chip_lock ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_15.61 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_15.62, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4 v0x5556c8ee5bb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4 v0x5556c8ee5ad0_0, 4, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_15.61;
T_15.62 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_15.63 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/s 126, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_15.64, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %pad/s 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x5556c8ee59f0_0, 4, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_15.63;
T_15.64 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %end;
S_0x5556c8edc2a0 .scope task, "chip_unlock" "chip_unlock" 13 2012, 13 2012 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.chip_unlock ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_16.65 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.66, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4 v0x5556c8ee5bb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4 v0x5556c8ee5ad0_0, 4, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_16.65;
T_16.66 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_16.67 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/s 126, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.68, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %pad/s 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x5556c8ee59f0_0, 4, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_16.67;
T_16.68 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %end;
S_0x5556c8edc480 .scope task, "dummy_cycle" "dummy_cycle" 13 2030, 13 2030 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edc6e0_0 .var "Cnum", 31 0;
E_0x5556c8edc660 .event posedge, v0x5556c8ee7320_0;
TD_top_cmd_tb.flash.dummy_cycle ;
    %load/vec4 v0x5556c8edc6e0_0;
T_17.69 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.70, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8edc660;
    %jmp T_17.69;
T_17.70 ;
    %pop/vec4 1;
    %end;
S_0x5556c8edc7e0 .scope task, "enter_secured_otp" "enter_secured_otp" 13 2942, 13 2942 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.enter_secured_otp ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeabf0_0, 0, 1;
    %end;
S_0x5556c8edc9c0 .scope task, "er_timer" "er_timer" 13 2523, 13 2523 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.er_timer ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6620_0, 0, 1;
T_19.71 ;
    %delay 25000000, 0;
    %load/vec4 v0x5556c8ee6620_0;
    %inv;
    %store/vec4 v0x5556c8ee6620_0, 0, 1;
    %jmp T_19.71;
    %end;
S_0x5556c8edcba0 .scope task, "erase_spb_register" "erase_spb_register" 13 1846, 13 1846 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.erase_spb_register ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8eea550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.72, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6880_0, 0, 1;
    %jmp T_20.73;
T_20.72 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %delay 3525163520, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_20.74 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.75, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4 v0x5556c8eea7d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4 v0x5556c8eea6f0_0, 4, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_20.74;
T_20.75 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_20.76 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/s 126, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.77, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %pad/s 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x5556c8eea610_0, 4, 1;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_20.76;
T_20.77 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6880_0, 0, 1;
T_20.73 ;
    %end;
S_0x5556c8edcd30 .scope task, "exit_secured_otp" "exit_secured_otp" 13 2953, 13 2953 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.exit_secured_otp ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeabf0_0, 0, 1;
    %end;
S_0x5556c8edcf10 .scope task, "fastread_1xio" "fastread_1xio" 13 2344, 13 2344 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edd170_0 .var/i "Dummy_Count", 31 0;
v0x5556c8edd270_0 .var "OUT_Buf", 7 0;
E_0x5556c8edd0f0/0 .event negedge, v0x5556c8ee7320_0;
E_0x5556c8edd0f0/1 .event posedge, v0x5556c8ee5870_0;
E_0x5556c8edd0f0 .event/or E_0x5556c8edd0f0/0, E_0x5556c8edd0f0/1;
TD_top_cmd_tb.flash.fastread_1xio ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8edd170_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edd270_0, 0, 8;
T_22.78 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.79, 4;
    %disable S_0x5556c8edcf10;
    %jmp T_22.80;
T_22.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %load/vec4 v0x5556c8edd170_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.81, 4;
    %load/vec4 v0x5556c8edd170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edd170_0, 0, 32;
    %load/vec4 v0x5556c8edd270_0;
    %load/vec4 v0x5556c8edd170_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_22.82;
T_22.81 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %addi 1, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edd270_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8edd170_0, 0, 32;
    %load/vec4 v0x5556c8edd270_0;
    %load/vec4 v0x5556c8edd170_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_22.82 ;
T_22.80 ;
    %jmp T_22.78;
    %end;
S_0x5556c8edd350 .scope task, "fastread_2xio" "fastread_2xio" 13 3181, 13 3181 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edd530_0 .var/i "Dummy_Count", 31 0;
v0x5556c8edd630_0 .var "OUT_Buf", 7 0;
TD_top_cmd_tb.flash.fastread_2xio ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8edd530_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edd630_0, 0, 8;
T_23.83 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.84, 4;
    %disable S_0x5556c8edd350;
    %jmp T_23.85;
T_23.84 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %load/vec4 v0x5556c8edd530_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.86, 4;
    %load/vec4 v0x5556c8edd530_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edd530_0, 0, 32;
    %load/vec4 v0x5556c8edd530_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_23.88, 4;
    %load/vec4 v0x5556c8edd630_0;
    %parti/s 2, 6, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_23.89;
T_23.88 ;
    %load/vec4 v0x5556c8edd530_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_23.90, 4;
    %load/vec4 v0x5556c8edd630_0;
    %parti/s 2, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_23.91;
T_23.90 ;
    %load/vec4 v0x5556c8edd530_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.92, 4;
    %load/vec4 v0x5556c8edd630_0;
    %parti/s 2, 2, 3;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_23.93;
T_23.92 ;
    %load/vec4 v0x5556c8edd530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.94, 4;
    %load/vec4 v0x5556c8edd630_0;
    %parti/s 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_23.94 ;
T_23.93 ;
T_23.91 ;
T_23.89 ;
    %jmp T_23.87;
T_23.86 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %addi 1, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edd630_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5556c8edd530_0, 0, 32;
    %load/vec4 v0x5556c8edd630_0;
    %parti/s 2, 6, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_23.87 ;
T_23.85 ;
    %jmp T_23.83;
    %end;
S_0x5556c8edd710 .scope task, "fastread_4xio" "fastread_4xio" 13 3225, 13 3225 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edd8f0_0 .var/i "Dummy_Count", 31 0;
v0x5556c8edd9f0_0 .var "OUT_Buf", 7 0;
TD_top_cmd_tb.flash.fastread_4xio ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edd8f0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edd9f0_0, 0, 8;
T_24.96 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.97, 4;
    %disable S_0x5556c8edd710;
    %jmp T_24.98;
T_24.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
    %load/vec4 v0x5556c8edd8f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.99, 4;
    %load/vec4 v0x5556c8edd8f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edd8f0_0, 0, 32;
    %load/vec4 v0x5556c8edd8f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.101, 8;
    %load/vec4 v0x5556c8edd9f0_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_24.102, 8;
T_24.101 ; End of true expr.
    %load/vec4 v0x5556c8edd9f0_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_24.102, 8;
 ; End of false expr.
    %blend;
T_24.102;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_24.100;
T_24.99 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %addi 1, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edd9f0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8edd8f0_0, 0, 32;
    %load/vec4 v0x5556c8edd9f0_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
T_24.100 ;
T_24.98 ;
    %jmp T_24.96;
    %end;
S_0x5556c8eddad0 .scope task, "load_address" "load_address" 13 3282, 13 3282 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8eddcb0_0 .var "Address", 22 0;
TD_top_cmd_tb.flash.load_address ;
    %load/vec4 v0x5556c8eeabf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.103, 4;
    %load/vec4 v0x5556c8eddcb0_0;
    %parti/s 10, 0, 2;
    %pad/u 23;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %jmp T_25.104;
T_25.103 ;
    %load/vec4 v0x5556c8ee93f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.105, 4;
    %load/vec4 v0x5556c8eddcb0_0;
    %parti/s 7, 0, 2;
    %pad/u 23;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
T_25.105 ;
T_25.104 ;
    %end;
S_0x5556c8edddb0 .scope begin, "memory_initialize" "memory_initialize" 13 530, 13 530 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
S_0x5556c8eddf90 .scope task, "page_program" "page_program" 13 2696, 13 2696 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ede1f0_0 .var "Address", 22 0;
v0x5556c8ede2f0_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ede3d0_0 .var "Offset", 7 0;
v0x5556c8ede490_0 .var/i "Tmp_Int", 31 0;
v0x5556c8ede570_0 .var/i "i", 31 0;
E_0x5556c8ede170 .event posedge, v0x5556c8ee5870_0, v0x5556c8ee7320_0;
TD_top_cmd_tb.flash.page_program ;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x5556c8ede2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ede490_0, 0, 32;
    %load/vec4 v0x5556c8ede1f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5556c8ede3d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ede570_0, 0, 32;
T_26.107 ;
    %load/vec4 v0x5556c8ede570_0;
    %load/vec4 v0x5556c8ede2f0_0;
    %cmp/s;
    %jmp/0xz T_26.108, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8ede570_0;
    %store/vec4a v0x5556c8ee5ed0, 4, 0;
    %load/vec4 v0x5556c8ede570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ede570_0, 0, 32;
    %jmp T_26.107;
T_26.108 ;
T_26.109 ;
    %wait E_0x5556c8ede170;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.110, 4;
    %load/vec4 v0x5556c8ede490_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x5556c8ede490_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_26.112, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7560_0, 0, 1;
    %disable S_0x5556c8eddf90;
    %jmp T_26.113;
T_26.112 ;
    %load/vec4 v0x5556c8ede490_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.114, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5490_0, 0, 1;
    %jmp T_26.115;
T_26.114 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee5490_0, 0, 1;
T_26.115 ;
    %load/vec4 v0x5556c8ede1f0_0;
    %store/vec4 v0x5556c8ee2f40_0, 0, 23;
    %fork TD_top_cmd_tb.flash.update_array, S_0x5556c8ee2ce0;
    %join;
T_26.113 ;
    %disable S_0x5556c8eddf90;
    %jmp T_26.111;
T_26.110 ;
    %load/vec4 v0x5556c8ee7860_0;
    %load/vec4 v0x5556c8ee61d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_26.116, 8;
    %load/vec4 v0x5556c8ede490_0;
    %addi 4, 0, 32;
    %jmp/1 T_26.117, 8;
T_26.116 ; End of true expr.
    %load/vec4 v0x5556c8ede490_0;
    %addi 1, 0, 32;
    %jmp/0 T_26.117, 8;
 ; End of false expr.
    %blend;
T_26.117;
    %store/vec4 v0x5556c8ede490_0, 0, 32;
    %load/vec4 v0x5556c8ede490_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.118, 4;
    %delay 1000, 0;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5556c8ede3d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5556c8ee5ed0, 4, 0;
    %load/vec4 v0x5556c8ede3d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5556c8ede3d0_0, 0, 8;
    %load/vec4 v0x5556c8ede3d0_0;
    %store/vec4 v0x5556c8ede3d0_0, 0, 8;
T_26.118 ;
T_26.111 ;
    %jmp T_26.109;
    %end;
S_0x5556c8ede6a0 .scope begin, "page_program_mode" "page_program_mode" 13 1725, 13 1725 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
S_0x5556c8ede880 .scope task, "pg_timer" "pg_timer" 13 2929, 13 2929 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.pg_timer ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee74a0_0, 0, 1;
T_27.120 ;
    %delay 1000, 0;
    %load/vec4 v0x5556c8ee74a0_0;
    %inv;
    %store/vec4 v0x5556c8ee74a0_0, 0, 1;
    %jmp T_27.120;
    %end;
S_0x5556c8edea60 .scope task, "program_spb_register" "program_spb_register" 13 1880, 13 1880 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edec40_0 .var "Address_Int", 22 0;
v0x5556c8eded40_0 .var "Block", 6 0;
TD_top_cmd_tb.flash.program_spb_register ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edec40_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8eea550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.121, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecde0_0, 0, 1;
    %jmp T_28.122;
T_28.121 ;
    %load/vec4 v0x5556c8edec40_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8eded40_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %delay 10000000, 0;
    %load/vec4 v0x5556c8eded40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.123, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8edec40_0;
    %parti/s 4, 12, 5;
    %ix/vec4 4;
    %store/vec4 v0x5556c8eea6f0_0, 4, 1;
    %jmp T_28.124;
T_28.123 ;
    %load/vec4 v0x5556c8eded40_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.125, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8edec40_0;
    %parti/s 4, 12, 5;
    %ix/vec4 4;
    %store/vec4 v0x5556c8eea7d0_0, 4, 1;
    %jmp T_28.126;
T_28.125 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8eded40_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %ix/vec4/s 4;
    %store/vec4 v0x5556c8eea610_0, 4, 1;
T_28.126 ;
T_28.124 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecde0_0, 0, 1;
T_28.122 ;
    %end;
S_0x5556c8edee20 .scope task, "read_1xio" "read_1xio" 13 2307, 13 2307 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edf000_0 .var/i "Dummy_Count", 31 0;
v0x5556c8edf100_0 .var "OUT_Buf", 7 0;
TD_top_cmd_tb.flash.read_1xio ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8edf000_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edf100_0, 0, 8;
T_29.127 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.128, 4;
    %disable S_0x5556c8edee20;
    %jmp T_29.129;
T_29.128 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %load/vec4 v0x5556c8edf000_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.130, 4;
    %load/vec4 v0x5556c8edf000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edf000_0, 0, 32;
    %load/vec4 v0x5556c8edf100_0;
    %load/vec4 v0x5556c8edf000_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_29.131;
T_29.130 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %addi 1, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edf100_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8edf000_0, 0, 32;
    %load/vec4 v0x5556c8edf100_0;
    %load/vec4 v0x5556c8edf000_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_29.131 ;
T_29.129 ;
    %jmp T_29.127;
    %end;
S_0x5556c8edf1e0 .scope task, "read_2xio" "read_2xio" 13 3031, 13 3031 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edf3c0_0 .var/i "Dummy_Count", 31 0;
v0x5556c8edf4c0_0 .var "OUT_Buf", 7 0;
TD_top_cmd_tb.flash.read_2xio ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8edf3c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.132, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %jmp T_30.133;
T_30.132 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
T_30.133 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edf4c0_0, 0, 8;
T_30.134 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.135, 4;
    %disable S_0x5556c8edf1e0;
    %jmp T_30.136;
T_30.135 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %load/vec4 v0x5556c8edf3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.137, 4;
    %load/vec4 v0x5556c8edf3c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edf3c0_0, 0, 32;
    %load/vec4 v0x5556c8edf3c0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_30.139, 4;
    %load/vec4 v0x5556c8edf4c0_0;
    %parti/s 2, 6, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_30.140;
T_30.139 ;
    %load/vec4 v0x5556c8edf3c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_30.141, 4;
    %load/vec4 v0x5556c8edf4c0_0;
    %parti/s 2, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_30.142;
T_30.141 ;
    %load/vec4 v0x5556c8edf3c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.143, 4;
    %load/vec4 v0x5556c8edf4c0_0;
    %parti/s 2, 2, 3;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_30.144;
T_30.143 ;
    %load/vec4 v0x5556c8edf3c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.145, 4;
    %load/vec4 v0x5556c8edf4c0_0;
    %parti/s 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_30.145 ;
T_30.144 ;
T_30.142 ;
T_30.140 ;
    %jmp T_30.138;
T_30.137 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %addi 1, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edf4c0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5556c8edf3c0_0, 0, 32;
    %load/vec4 v0x5556c8edf4c0_0;
    %parti/s 2, 6, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_30.138 ;
T_30.136 ;
    %jmp T_30.134;
    %end;
S_0x5556c8edf5a0 .scope task, "read_4xio" "read_4xio" 13 3085, 13 3085 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edf780_0 .var/i "Dummy_Count", 31 0;
v0x5556c8edf880_0 .var "OUT_Buf", 7 0;
TD_top_cmd_tb.flash.read_4xio ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edf780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %load/vec4 v0x5556c8ee93f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.147, 8;
    %vpi_call/w 13 3111 "$display", "Warning: Hi-impedance is inhibited for the two clock cycles." {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5556c8eea970_0, 0, 3;
    %disable S_0x5556c8edf5a0;
    %jmp T_31.148;
T_31.147 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 4, 4;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 6, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.149, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eead90_0, 0, 1;
    %jmp T_31.150;
T_31.149 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eead90_0, 0, 1;
T_31.150 ;
T_31.148 ;
    %load/vec4 v0x5556c8ee5610_0;
    %cmpi/e 11, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5556c8ee7f20_0;
    %nor/r;
    %load/vec4 v0x5556c8ee5610_0;
    %pushi/vec4 102, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5610_0;
    %pushi/vec4 153, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5556c8ee6110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.151, 9;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %jmp T_31.152;
T_31.151 ;
    %load/vec4 v0x5556c8ee5610_0;
    %cmpi/e 90, 0, 8;
    %jmp/0xz  T_31.153, 4;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %jmp T_31.154;
T_31.153 ;
    %load/vec4 v0x5556c8ee7f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.155, 8;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %jmp T_31.156;
T_31.155 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
T_31.156 ;
T_31.154 ;
T_31.152 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edf880_0, 0, 8;
T_31.157 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.158, 4;
    %disable S_0x5556c8edf5a0;
    %jmp T_31.159;
T_31.158 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %load/vec4 v0x5556c8edf780_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_31.160, 4;
    %load/vec4 v0x5556c8edf780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edf780_0, 0, 32;
    %load/vec4 v0x5556c8edf780_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.162, 8;
    %load/vec4 v0x5556c8edf880_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_31.163, 8;
T_31.162 ; End of true expr.
    %load/vec4 v0x5556c8edf880_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_31.163, 8;
 ; End of false expr.
    %blend;
T_31.163;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_31.161;
T_31.160 ;
    %load/vec4 v0x5556c8ee6290_0;
    %load/vec4 v0x5556c8ee53b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.164, 8;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 20, 3, 3;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %jmp T_31.165;
T_31.164 ;
    %load/vec4 v0x5556c8ee6290_0;
    %load/vec4 v0x5556c8ee53b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.166, 8;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 19, 4, 4;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %jmp T_31.167;
T_31.166 ;
    %load/vec4 v0x5556c8ee6290_0;
    %load/vec4 v0x5556c8ee53b0_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.168, 8;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 18, 5, 4;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %jmp T_31.169;
T_31.168 ;
    %load/vec4 v0x5556c8ee6290_0;
    %load/vec4 v0x5556c8ee53b0_0;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.170, 8;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 17, 6, 4;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %jmp T_31.171;
T_31.170 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %addi 1, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_31.171 ;
T_31.169 ;
T_31.167 ;
T_31.165 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8edfe20_0, 0, 23;
    %fork TD_top_cmd_tb.flash.read_array, S_0x5556c8edfc40;
    %join;
    %load/vec4 v0x5556c8edff20_0;
    %store/vec4 v0x5556c8edf880_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8edf780_0, 0, 32;
    %load/vec4 v0x5556c8edf880_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
T_31.161 ;
T_31.159 ;
    %jmp T_31.157;
    %end;
S_0x5556c8edf960 .scope task, "read_Secur_Register" "read_Secur_Register" 13 2964, 13 2964 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edfb40_0 .var/i "Dummy_Count", 31 0;
TD_top_cmd_tb.flash.read_Secur_Register ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.172, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8edfb40_0, 0, 32;
    %jmp T_32.173;
T_32.172 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8edfb40_0, 0, 32;
T_32.173 ;
T_32.174 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.175, 4;
    %disable S_0x5556c8edf960;
    %jmp T_32.176;
T_32.175 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.177, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
T_32.177 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %load/vec4 v0x5556c8edfb40_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_32.179, 4;
    %load/vec4 v0x5556c8edfb40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8edfb40_0, 0, 32;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.181, 8;
    %load/vec4 v0x5556c8edfb40_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.183, 8;
    %load/vec4 v0x5556c8eeacb0_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_32.184, 8;
T_32.183 ; End of true expr.
    %load/vec4 v0x5556c8eeacb0_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_32.184, 8;
 ; End of false expr.
    %blend;
T_32.184;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_32.182;
T_32.181 ;
    %load/vec4 v0x5556c8eeacb0_0;
    %load/vec4 v0x5556c8edfb40_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_32.182 ;
    %jmp T_32.180;
T_32.179 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.185, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8edfb40_0, 0, 32;
    %load/vec4 v0x5556c8eeacb0_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_32.186;
T_32.185 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8edfb40_0, 0, 32;
    %load/vec4 v0x5556c8eeacb0_0;
    %load/vec4 v0x5556c8edfb40_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_32.186 ;
T_32.180 ;
T_32.176 ;
    %jmp T_32.174;
    %end;
S_0x5556c8edfc40 .scope task, "read_array" "read_array" 13 3262, 13 3262 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8edfe20_0 .var "Address", 22 0;
v0x5556c8edff20_0 .var "OUT_Buf", 7 0;
TD_top_cmd_tb.flash.read_array ;
    %load/vec4 v0x5556c8eeabf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.187, 4;
    %ix/getv 4, v0x5556c8edfe20_0;
    %load/vec4a v0x5556c8eeab30, 4;
    %store/vec4 v0x5556c8edff20_0, 0, 8;
    %jmp T_33.188;
T_33.187 ;
    %load/vec4 v0x5556c8ee93f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.189, 4;
    %ix/getv 4, v0x5556c8edfe20_0;
    %load/vec4a v0x5556c8ee9330, 4;
    %store/vec4 v0x5556c8edff20_0, 0, 8;
    %jmp T_33.190;
T_33.189 ;
    %load/vec4 v0x5556c8edfe20_0;
    %pad/u 25;
    %ix/vec4 4;
    %load/vec4a v0x5556c8ee4a30, 4;
    %store/vec4 v0x5556c8edff20_0, 0, 8;
T_33.190 ;
T_33.188 ;
    %end;
S_0x5556c8ee0000 .scope task, "read_cr" "read_cr" 13 2185, 13 2185 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee01e0_0 .var/i "Dummy_Count", 31 0;
TD_top_cmd_tb.flash.read_cr ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.191, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8ee01e0_0, 0, 32;
    %jmp T_34.192;
T_34.191 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee01e0_0, 0, 32;
T_34.192 ;
T_34.193 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.194, 4;
    %disable S_0x5556c8ee0000;
    %jmp T_34.195;
T_34.194 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.196, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
T_34.196 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %load/vec4 v0x5556c8ee01e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_34.198, 4;
    %load/vec4 v0x5556c8ee01e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee01e0_0, 0, 32;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.200, 8;
    %load/vec4 v0x5556c8ee01e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_34.202, 8;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_34.203, 8;
T_34.202 ; End of true expr.
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_34.203, 8;
 ; End of false expr.
    %blend;
T_34.203;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_34.201;
T_34.200 ;
    %load/vec4 v0x5556c8ee56f0_0;
    %load/vec4 v0x5556c8ee01e0_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_34.201 ;
    %jmp T_34.199;
T_34.198 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.204, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8ee01e0_0, 0, 32;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_34.205;
T_34.204 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8ee01e0_0, 0, 32;
    %load/vec4 v0x5556c8ee56f0_0;
    %load/vec4 v0x5556c8ee01e0_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_34.205 ;
T_34.199 ;
T_34.195 ;
    %jmp T_34.193;
    %end;
S_0x5556c8ee02e0 .scope task, "read_dpb_register" "read_dpb_register" 13 1954, 13 1954 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee0540_0 .var "Block", 6 0;
v0x5556c8ee0640_0 .var "DPB_Out", 7 0;
v0x5556c8ee0720_0 .var/i "Dummy_Count", 31 0;
E_0x5556c8ee04c0/0 .event negedge, v0x5556c8ec99c0_0;
E_0x5556c8ee04c0/1 .event posedge, v0x5556c8ee5870_0;
E_0x5556c8ee04c0 .event/or E_0x5556c8ee04c0/0, E_0x5556c8ee04c0/1;
TD_top_cmd_tb.flash.read_dpb_register ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee0720_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8ee0540_0, 0, 7;
    %load/vec4 v0x5556c8ee0540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.206, 4;
    %load/vec4 v0x5556c8ee5ad0_0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 12, 5;
    %part/u 1;
    %replicate 8;
    %store/vec4 v0x5556c8ee0640_0, 0, 8;
    %jmp T_35.207;
T_35.206 ;
    %load/vec4 v0x5556c8ee0540_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_35.208, 4;
    %load/vec4 v0x5556c8ee5bb0_0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 12, 5;
    %part/u 1;
    %replicate 8;
    %store/vec4 v0x5556c8ee0640_0, 0, 8;
    %jmp T_35.209;
T_35.208 ;
    %load/vec4 v0x5556c8ee59f0_0;
    %load/vec4 v0x5556c8ee0540_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %part/s 1;
    %replicate 8;
    %store/vec4 v0x5556c8ee0640_0, 0, 8;
T_35.209 ;
T_35.207 ;
T_35.210 ;
    %wait E_0x5556c8ee04c0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.211, 4;
    %disable S_0x5556c8ee02e0;
    %jmp T_35.212;
T_35.211 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %load/vec4 v0x5556c8ee0720_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_35.213, 4;
    %load/vec4 v0x5556c8ee0720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee0720_0, 0, 32;
    %load/vec4 v0x5556c8ee0640_0;
    %load/vec4 v0x5556c8ee0720_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_35.214;
T_35.213 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8ee0720_0, 0, 32;
    %load/vec4 v0x5556c8ee0640_0;
    %load/vec4 v0x5556c8ee0720_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_35.214 ;
T_35.212 ;
    %jmp T_35.210;
    %end;
S_0x5556c8ee07e0 .scope task, "read_electronic_id" "read_electronic_id" 13 2745, 13 2745 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee09c0_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ee0ac0_0 .var "Dummy_ID", 7 0;
TD_top_cmd_tb.flash.read_electronic_id ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.215, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_36.216, 8;
T_36.215 ; End of true expr.
    %pushi/vec4 8, 0, 32;
    %jmp/0 T_36.216, 8;
 ; End of false expr.
    %blend;
T_36.216;
    %store/vec4 v0x5556c8ee09c0_0, 0, 32;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.217, 8;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %jmp T_36.218;
T_36.217 ;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
T_36.218 ;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0x5556c8ee0ac0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
T_36.219 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.220, 4;
    %disable S_0x5556c8ee07e0;
    %jmp T_36.221;
T_36.220 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.222, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
T_36.222 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %load/vec4 v0x5556c8ee09c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.224, 4;
    %load/vec4 v0x5556c8ee09c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee09c0_0, 0, 32;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.226, 8;
    %load/vec4 v0x5556c8ee09c0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_36.228, 8;
    %load/vec4 v0x5556c8ee0ac0_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_36.229, 8;
T_36.228 ; End of true expr.
    %load/vec4 v0x5556c8ee0ac0_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_36.229, 8;
 ; End of false expr.
    %blend;
T_36.229;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_36.227;
T_36.226 ;
    %load/vec4 v0x5556c8ee0ac0_0;
    %load/vec4 v0x5556c8ee09c0_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_36.227 ;
    %jmp T_36.225;
T_36.224 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.230, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8ee09c0_0, 0, 32;
    %load/vec4 v0x5556c8ee0ac0_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_36.231;
T_36.230 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8ee09c0_0, 0, 32;
    %load/vec4 v0x5556c8ee0ac0_0;
    %load/vec4 v0x5556c8ee09c0_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_36.231 ;
T_36.225 ;
T_36.221 ;
    %jmp T_36.219;
    %end;
S_0x5556c8ee0ba0 .scope task, "read_electronic_manufacturer_device_id" "read_electronic_manufacturer_device_id" 13 2802, 13 2802 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee0d80_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ee0e80_0 .var "Dummy_ID", 15 0;
TD_top_cmd_tb.flash.read_electronic_manufacturer_device_id ;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5556c8ee0d80_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.232, 4;
    %pushi/vec4 49686, 0, 16;
    %store/vec4 v0x5556c8ee0e80_0, 0, 16;
    %jmp T_37.233;
T_37.232 ;
    %pushi/vec4 5826, 0, 16;
    %store/vec4 v0x5556c8ee0e80_0, 0, 16;
T_37.233 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee0d80_0, 0, 32;
T_37.234 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_37.235, 4;
    %disable S_0x5556c8ee0ba0;
    %jmp T_37.236;
T_37.235 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %load/vec4 v0x5556c8ee0d80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.237, 4;
    %load/vec4 v0x5556c8ee0d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee0d80_0, 0, 32;
    %load/vec4 v0x5556c8ee0e80_0;
    %load/vec4 v0x5556c8ee0d80_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_37.238;
T_37.237 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5556c8ee0d80_0, 0, 32;
    %load/vec4 v0x5556c8ee0e80_0;
    %load/vec4 v0x5556c8ee0d80_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_37.238 ;
T_37.236 ;
    %jmp T_37.234;
    %end;
S_0x5556c8ee0f60 .scope begin, "read_function" "read_function" 13 1592, 13 1592 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
E_0x5556c8ee1140 .event edge, v0x5556c8ee7320_0;
S_0x5556c8ee11c0 .scope task, "read_id" "read_id" 13 2064, 13 2064 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee13a0_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ee14a0_0 .var "Dummy_ID", 23 0;
TD_top_cmd_tb.flash.read_id ;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x5556c8ee14a0_0, 0, 24;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.239, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x5556c8ee13a0_0, 0, 32;
    %jmp T_38.240;
T_38.239 ;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x5556c8ee13a0_0, 0, 32;
T_38.240 ;
T_38.241 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_38.242, 4;
    %disable S_0x5556c8ee11c0;
    %jmp T_38.243;
T_38.242 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.244, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
T_38.244 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.246, 4;
    %load/vec4 v0x5556c8ee13a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee13a0_0, 0, 32;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.248, 8;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_38.250, 4;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 20, 6;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_38.251;
T_38.250 ;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_38.252, 4;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 16, 6;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_38.253;
T_38.252 ;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_38.254, 4;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 12, 5;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_38.255;
T_38.254 ;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_38.256, 4;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 8, 5;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_38.257;
T_38.256 ;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.258, 4;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_38.259;
T_38.258 ;
    %load/vec4 v0x5556c8ee13a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.260, 4;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
T_38.260 ;
T_38.259 ;
T_38.257 ;
T_38.255 ;
T_38.253 ;
T_38.251 ;
    %jmp T_38.249;
T_38.248 ;
    %load/vec4 v0x5556c8ee14a0_0;
    %load/vec4 v0x5556c8ee13a0_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_38.249 ;
    %jmp T_38.247;
T_38.246 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.262, 8;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5556c8ee13a0_0, 0, 32;
    %load/vec4 v0x5556c8ee14a0_0;
    %parti/s 4, 20, 6;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_38.263;
T_38.262 ;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5556c8ee13a0_0, 0, 32;
    %load/vec4 v0x5556c8ee14a0_0;
    %load/vec4 v0x5556c8ee13a0_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_38.263 ;
T_38.247 ;
T_38.243 ;
    %jmp T_38.241;
    %end;
S_0x5556c8ee1580 .scope task, "read_spb_register" "read_spb_register" 13 1804, 13 1804 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee1760_0 .var "Block", 6 0;
v0x5556c8ee1860_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ee1940_0 .var "SPB_Out", 7 0;
TD_top_cmd_tb.flash.read_spb_register ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee1860_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8edc6e0_0, 0, 32;
    %fork TD_top_cmd_tb.flash.dummy_cycle, S_0x5556c8edc480;
    %join;
    %delay 1000, 0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8ee1760_0, 0, 7;
    %load/vec4 v0x5556c8ee1760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.264, 4;
    %load/vec4 v0x5556c8eea6f0_0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 12, 5;
    %part/u 1;
    %replicate 8;
    %store/vec4 v0x5556c8ee1940_0, 0, 8;
    %jmp T_39.265;
T_39.264 ;
    %load/vec4 v0x5556c8ee1760_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_39.266, 4;
    %load/vec4 v0x5556c8eea7d0_0;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 12, 5;
    %part/u 1;
    %replicate 8;
    %store/vec4 v0x5556c8ee1940_0, 0, 8;
    %jmp T_39.267;
T_39.266 ;
    %load/vec4 v0x5556c8eea610_0;
    %load/vec4 v0x5556c8ee1760_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %part/s 1;
    %replicate 8;
    %store/vec4 v0x5556c8ee1940_0, 0, 8;
T_39.267 ;
T_39.265 ;
T_39.268 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.269, 4;
    %disable S_0x5556c8ee1580;
    %jmp T_39.270;
T_39.269 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %load/vec4 v0x5556c8ee1860_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.271, 4;
    %load/vec4 v0x5556c8ee1860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee1860_0, 0, 32;
    %load/vec4 v0x5556c8ee1940_0;
    %load/vec4 v0x5556c8ee1860_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %jmp T_39.272;
T_39.271 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8ee1860_0, 0, 32;
    %load/vec4 v0x5556c8ee1940_0;
    %load/vec4 v0x5556c8ee1860_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_39.272 ;
T_39.270 ;
    %jmp T_39.268;
    %end;
S_0x5556c8ee1a30 .scope task, "read_status" "read_status" 13 2128, 13 2128 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee1c10_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ee1d10_0 .var "Status_Reg_Int", 7 0;
TD_top_cmd_tb.flash.read_status ;
    %load/vec4 v0x5556c8eeaf30_0;
    %store/vec4 v0x5556c8ee1d10_0, 0, 8;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.273, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5556c8ee1c10_0, 0, 32;
    %jmp T_40.274;
T_40.273 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee1c10_0, 0, 32;
T_40.274 ;
T_40.275 ;
    %wait E_0x5556c8edd0f0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.276, 4;
    %disable S_0x5556c8ee1a30;
    %jmp T_40.277;
T_40.276 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.278, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
T_40.278 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %load/vec4 v0x5556c8ee1c10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_40.280, 4;
    %load/vec4 v0x5556c8ee1c10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee1c10_0, 0, 32;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.282, 8;
    %load/vec4 v0x5556c8ee1c10_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_40.284, 8;
    %load/vec4 v0x5556c8ee1d10_0;
    %parti/s 4, 4, 4;
    %jmp/1 T_40.285, 8;
T_40.284 ; End of true expr.
    %load/vec4 v0x5556c8ee1d10_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_40.285, 8;
 ; End of false expr.
    %blend;
T_40.285;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_40.283;
T_40.282 ;
    %load/vec4 v0x5556c8ee1d10_0;
    %load/vec4 v0x5556c8ee1c10_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_40.283 ;
    %jmp T_40.281;
T_40.280 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.286, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8ee1c10_0, 0, 32;
    %load/vec4 v0x5556c8eeaf30_0;
    %store/vec4 v0x5556c8ee1d10_0, 0, 8;
    %load/vec4 v0x5556c8ee1d10_0;
    %parti/s 4, 4, 4;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5556c8ee9930_0, 0;
    %assign/vec4 v0x5556c8ee9e70_0, 0;
    %jmp T_40.287;
T_40.286 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5556c8ee1c10_0, 0, 32;
    %load/vec4 v0x5556c8eeaf30_0;
    %store/vec4 v0x5556c8ee1d10_0, 0, 8;
    %load/vec4 v0x5556c8ee1d10_0;
    %load/vec4 v0x5556c8ee1c10_0;
    %part/s 1;
    %assign/vec4 v0x5556c8ee97b0_0, 0;
T_40.287 ;
T_40.281 ;
T_40.277 ;
    %jmp T_40.275;
    %end;
S_0x5556c8ee1df0 .scope task, "reset_sm" "reset_sm" 13 429, 13 429 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.reset_sm ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eed020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee97b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee96f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee61d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8ee5610_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef11c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee5030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee5110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8eeae50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee6940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee82e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef12a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef15a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee77a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eead90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee93f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6290_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeb8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7b60_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5556c8ee5bb0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5556c8ee5ad0_0, 0, 16;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 1073741823, 0, 30;
    %store/vec4 v0x5556c8ee59f0_0, 0, 126;
    %end;
S_0x5556c8ee1fd0 .scope task, "resume_write" "resume_write" 13 2497, 13 2497 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.resume_write ;
    %load/vec4 v0x5556c8ee79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.288, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8d60_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %jmp T_42.289;
T_42.288 ;
    %load/vec4 v0x5556c8ee6a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.290, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8d60_0, 0, 1;
    %delay 200000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
T_42.290 ;
T_42.289 ;
    %end;
S_0x5556c8ee21b0 .scope begin, "rtimeout_cnt" "rtimeout_cnt" 13 1705, 13 1705 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
S_0x5556c8ee2390 .scope task, "sector_erase_4k" "sector_erase_4k" 13 2600, 13 2600 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee2570_0 .var/i "End_Add", 31 0;
v0x5556c8ee2670_0 .var/i "Start_Add", 31 0;
v0x5556c8ee2750_0 .var/i "i", 31 0;
v0x5556c8ee2840_0 .var/i "i_tmp", 31 0;
TD_top_cmd_tb.flash.sector_erase_4k ;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 19, 6;
    %store/vec4 v0x5556c8ee4e70_0, 0, 4;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 4, 19, 6;
    %store/vec4 v0x5556c8ee4f50_0, 0, 4;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 11, 12, 5;
    %store/vec4 v0x5556c8eeaa50_0, 0, 11;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 11, 12, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 0, 0, 32;
    %store/vec4 v0x5556c8ee2670_0, 0, 32;
    %load/vec4 v0x5556c8ee4af0_0;
    %parti/s 11, 12, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 4095, 0, 32;
    %store/vec4 v0x5556c8ee2570_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8ee3f00_0, 0, 23;
    %callf/vec4 TD_top_cmd_tb.flash.write_protect, S_0x5556c8ee3d20;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.292, 8;
    %load/vec4 v0x5556c8ee2670_0;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
T_43.294 ;
    %load/vec4 v0x5556c8ee2750_0;
    %load/vec4 v0x5556c8ee2570_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_43.295, 5;
    %pushi/vec4 255, 255, 8;
    %ix/getv/s 4, v0x5556c8ee2750_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8ee2750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
    %jmp T_43.294;
T_43.295 ;
    %pushi/vec4 500, 0, 64;
    %store/vec4 v0x5556c8ee66e0_0, 0, 64;
    %fork t_7, S_0x5556c8ee2390;
    %fork t_8, S_0x5556c8ee2390;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %fork TD_top_cmd_tb.flash.er_timer, S_0x5556c8edc9c0;
    %join;
    %end;
t_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
T_43.296 ;
    %load/vec4 v0x5556c8ee2750_0;
    %pad/u 64;
    %load/vec4 v0x5556c8ee66e0_0;
    %cmp/u;
    %jmp/0xz T_43.297, 5;
    %wait E_0x5556c8edb360;
    %load/vec4 v0x5556c8eeb8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.298, 4;
    %load/vec4 v0x5556c8eeb820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.300, 4;
    %load/vec4 v0x5556c8ee2840_0;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
T_43.300 ;
    %load/vec4 v0x5556c8ee2750_0;
    %store/vec4 v0x5556c8ee2840_0, 0, 32;
T_43.302 ;
    %load/vec4 v0x5556c8ee8d60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_43.303, 6;
    %wait E_0x5556c8edb300;
    %jmp T_43.302;
T_43.303 ;
    %vpi_call/w 13 2629 "$display", $time, " Resume SE Erase ..." {0 0 0};
T_43.298 ;
    %load/vec4 v0x5556c8ee2750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
    %jmp T_43.296;
T_43.297 ;
    %load/vec4 v0x5556c8ee2670_0;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
T_43.304 ;
    %load/vec4 v0x5556c8ee2750_0;
    %load/vec4 v0x5556c8ee2570_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_43.305, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8ee2750_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8ee2750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee2750_0, 0, 32;
    %jmp T_43.304;
T_43.305 ;
    %disable S_0x5556c8edc9c0;
    %disable S_0x5556c8ee1fd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %end;
    .scope S_0x5556c8ee2390;
t_6 ;
    %jmp T_43.293;
T_43.292 ;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
T_43.293 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9270_0, 0, 1;
    %end;
S_0x5556c8ee2920 .scope begin, "stimeout_cnt" "stimeout_cnt" 13 1701, 13 1701 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
S_0x5556c8ee2b00 .scope task, "suspend_write" "suspend_write" 13 2464, 13 2464 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.suspend_write ;
    %disable S_0x5556c8ee1fd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %load/vec4 v0x5556c8ee79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.306, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6050_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call/w 13 2473 "$display", $time, " Suspend Program ..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6050_0, 0, 1;
    %jmp T_44.307;
T_44.306 ;
    %load/vec4 v0x5556c8ee6a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.308, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6050_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call/w 13 2484 "$display", $time, " Suspend Erase ..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6050_0, 0, 1;
T_44.308 ;
T_44.307 ;
    %end;
S_0x5556c8ee2ce0 .scope task, "update_array" "update_array" 13 2841, 13 2841 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee2f40_0 .var "Address", 22 0;
v0x5556c8ee3040_0 .var/i "Dummy_Count", 31 0;
v0x5556c8ee3120_0 .var/i "i", 31 0;
v0x5556c8ee3210_0 .var/i "i_tmp", 31 0;
v0x5556c8ee32f0 .array "ori", 255 0, 7 0;
v0x5556c8ee3400_0 .var/i "program_time", 31 0;
E_0x5556c8ee2ec0/0 .event negedge, v0x5556c8ee74a0_0;
E_0x5556c8ee2ec0/1 .event posedge, v0x5556c8eeb8e0_0;
E_0x5556c8ee2ec0 .event/or E_0x5556c8ee2ec0/0, E_0x5556c8ee2ec0/1;
TD_top_cmd_tb.flash.update_array ;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x5556c8ee3040_0, 0, 32;
    %load/vec4 v0x5556c8ee2f40_0;
    %parti/s 15, 8, 5;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5556c8ee2f40_0, 0, 23;
    %load/vec4 v0x5556c8ee5490_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.310, 8;
    %pushi/vec4 10000, 0, 32;
    %jmp/1 T_45.311, 8;
T_45.310 ; End of true expr.
    %pushi/vec4 330000, 0, 32;
    %jmp/0 T_45.311, 8;
 ; End of false expr.
    %blend;
T_45.311;
    %store/vec4 v0x5556c8ee3400_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8ee2f40_0;
    %store/vec4 v0x5556c8ee3f00_0, 0, 23;
    %callf/vec4 TD_top_cmd_tb.flash.write_protect, S_0x5556c8ee3d20;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee2f40_0;
    %store/vec4 v0x5556c8ed9d00_0, 0, 23;
    %callf/vec4 TD_top_cmd_tb.flash.add_in_erase, S_0x5556c8ed78b0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.312, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
T_45.314 ;
    %load/vec4 v0x5556c8ee3120_0;
    %load/vec4 v0x5556c8ee3040_0;
    %cmp/s;
    %jmp/0xz T_45.315, 5;
    %load/vec4 v0x5556c8eeabf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.316, 4;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5556c8eeab30, 4;
    %ix/getv/s 4, v0x5556c8ee3120_0;
    %store/vec4a v0x5556c8ee32f0, 4, 0;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5556c8eeab30, 4;
    %pushi/vec4 255, 255, 8;
    %and;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5556c8eeab30, 4, 0;
    %jmp T_45.317;
T_45.316 ;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5556c8ee4a30, 4;
    %ix/getv/s 4, v0x5556c8ee3120_0;
    %store/vec4a v0x5556c8ee32f0, 4, 0;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5556c8ee4a30, 4;
    %pushi/vec4 255, 255, 8;
    %and;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
T_45.317 ;
    %load/vec4 v0x5556c8ee3120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
    %jmp T_45.314;
T_45.315 ;
    %fork t_10, S_0x5556c8ee2ce0;
    %fork t_11, S_0x5556c8ee2ce0;
    %join;
    %join;
    %jmp t_9;
t_10 ;
    %fork TD_top_cmd_tb.flash.pg_timer, S_0x5556c8ede880;
    %join;
    %end;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
T_45.318 ;
    %load/vec4 v0x5556c8ee3120_0;
    %muli 2, 0, 32;
    %load/vec4 v0x5556c8ee3400_0;
    %cmp/s;
    %jmp/0xz T_45.319, 5;
    %wait E_0x5556c8ee2ec0;
    %load/vec4 v0x5556c8eeb8e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.320, 4;
    %load/vec4 v0x5556c8eeb820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.322, 4;
    %load/vec4 v0x5556c8ee3210_0;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
T_45.322 ;
    %load/vec4 v0x5556c8ee3120_0;
    %store/vec4 v0x5556c8ee3210_0, 0, 32;
T_45.324 ;
    %load/vec4 v0x5556c8ee8d60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_45.325, 6;
    %wait E_0x5556c8edb300;
    %jmp T_45.324;
T_45.325 ;
    %vpi_call/w 13 2872 "$display", $time, " Resume program ..." {0 0 0};
T_45.320 ;
    %load/vec4 v0x5556c8ee3120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
    %jmp T_45.318;
T_45.319 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
T_45.326 ;
    %load/vec4 v0x5556c8ee3120_0;
    %load/vec4 v0x5556c8ee3040_0;
    %cmp/s;
    %jmp/0xz T_45.327, 5;
    %load/vec4 v0x5556c8eeabf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.328, 4;
    %ix/getv/s 4, v0x5556c8ee3120_0;
    %load/vec4a v0x5556c8ee32f0, 4;
    %ix/getv/s 4, v0x5556c8ee3120_0;
    %load/vec4a v0x5556c8ee5ed0, 4;
    %and;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5556c8eeab30, 4, 0;
    %jmp T_45.329;
T_45.328 ;
    %ix/getv/s 4, v0x5556c8ee3120_0;
    %load/vec4a v0x5556c8ee32f0, 4;
    %ix/getv/s 4, v0x5556c8ee3120_0;
    %load/vec4a v0x5556c8ee5ed0, 4;
    %and;
    %load/vec4 v0x5556c8ee2f40_0;
    %pad/u 33;
    %load/vec4 v0x5556c8ee3120_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
T_45.329 ;
    %load/vec4 v0x5556c8ee3120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee3120_0, 0, 32;
    %jmp T_45.326;
T_45.327 ;
    %disable S_0x5556c8ede880;
    %disable S_0x5556c8ee1fd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eeb820_0, 0, 1;
    %end;
    .scope S_0x5556c8ee2ce0;
t_9 ;
    %jmp T_45.313;
T_45.312 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
T_45.313 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5490_0, 0, 1;
    %end;
S_0x5556c8ee34e0 .scope task, "write_disable" "write_disable" 13 2053, 13 2053 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.write_disable ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %end;
S_0x5556c8ee36c0 .scope task, "write_dpb_register" "write_dpb_register" 13 1919, 13 1919 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee38a0_0 .var "Address_Int", 22 0;
v0x5556c8ee39a0_0 .var "Block", 6 0;
v0x5556c8ee3a80_0 .var "DPB_Reg_Up", 7 0;
TD_top_cmd_tb.flash.write_dpb_register ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8ee38a0_0, 0, 23;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5556c8ee3a80_0, 0, 8;
    %load/vec4 v0x5556c8ee38a0_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8ee39a0_0, 0, 7;
    %load/vec4 v0x5556c8ee39a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.330, 4;
    %load/vec4 v0x5556c8ee3a80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_47.332, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8ee38a0_0;
    %parti/s 4, 12, 5;
    %ix/vec4 4;
    %store/vec4 v0x5556c8ee5ad0_0, 4, 1;
    %jmp T_47.333;
T_47.332 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556c8ee38a0_0;
    %parti/s 4, 12, 5;
    %ix/vec4 4;
    %store/vec4 v0x5556c8ee5ad0_0, 4, 1;
T_47.333 ;
    %jmp T_47.331;
T_47.330 ;
    %load/vec4 v0x5556c8ee39a0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_47.334, 4;
    %load/vec4 v0x5556c8ee3a80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_47.336, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8ee38a0_0;
    %parti/s 4, 12, 5;
    %ix/vec4 4;
    %store/vec4 v0x5556c8ee5bb0_0, 4, 1;
    %jmp T_47.337;
T_47.336 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556c8ee38a0_0;
    %parti/s 4, 12, 5;
    %ix/vec4 4;
    %store/vec4 v0x5556c8ee5bb0_0, 4, 1;
T_47.337 ;
    %jmp T_47.335;
T_47.334 ;
    %load/vec4 v0x5556c8ee3a80_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_47.338, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5556c8ee39a0_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %ix/vec4/s 4;
    %store/vec4 v0x5556c8ee59f0_0, 4, 1;
    %jmp T_47.339;
T_47.338 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556c8ee39a0_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %ix/vec4/s 4;
    %store/vec4 v0x5556c8ee59f0_0, 4, 1;
T_47.339 ;
T_47.335 ;
T_47.331 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecc60_0, 0, 1;
    %end;
S_0x5556c8ee3b40 .scope task, "write_enable" "write_enable" 13 2042, 13 2042 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.write_enable ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %end;
S_0x5556c8ee3d20 .scope function.vec4.s1, "write_protect" "write_protect" 13 3299, 13 3299 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee3f00_0 .var "Address", 22 0;
v0x5556c8ee4000_0 .var "Block", 6 0;
; Variable write_protect is vec4 return value of scope S_0x5556c8ee3d20
TD_top_cmd_tb.flash.write_protect ;
    %load/vec4 v0x5556c8eeabf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.340, 4;
    %load/vec4 v0x5556c8ee3f00_0;
    %parti/s 7, 16, 6;
    %store/vec4 v0x5556c8ee4000_0, 0, 7;
    %load/vec4 v0x5556c8eec720_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.342, 4;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.344, 4;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_49.346, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.347;
T_49.346 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_49.348, 4;
    %pushi/vec4 126, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.350, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.351;
T_49.350 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.351 ;
    %jmp T_49.349;
T_49.348 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_49.352, 4;
    %pushi/vec4 124, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.354, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.355;
T_49.354 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.355 ;
    %jmp T_49.353;
T_49.352 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_49.356, 4;
    %pushi/vec4 120, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.358, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.359;
T_49.358 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.359 ;
    %jmp T_49.357;
T_49.356 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_49.360, 4;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.362, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.363;
T_49.362 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.363 ;
    %jmp T_49.361;
T_49.360 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_49.364, 4;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.366, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.367;
T_49.366 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.367 ;
    %jmp T_49.365;
T_49.364 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_49.368, 4;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.370, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.371;
T_49.370 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.371 ;
    %jmp T_49.369;
T_49.368 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_49.372, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.373;
T_49.372 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_49.374, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.375;
T_49.374 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_49.376, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.378, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.379;
T_49.378 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.379 ;
    %jmp T_49.377;
T_49.376 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_49.380, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 95, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.382, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.383;
T_49.382 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.383 ;
    %jmp T_49.381;
T_49.380 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_49.384, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 111, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.386, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.387;
T_49.386 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.387 ;
    %jmp T_49.385;
T_49.384 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_49.388, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 119, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.390, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.391;
T_49.390 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.391 ;
    %jmp T_49.389;
T_49.388 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_49.392, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 123, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.394, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.395;
T_49.394 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.395 ;
    %jmp T_49.393;
T_49.392 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_49.396, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.398, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.399;
T_49.398 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.399 ;
    %jmp T_49.397;
T_49.396 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_49.400, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.401;
T_49.400 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.401 ;
T_49.397 ;
T_49.393 ;
T_49.389 ;
T_49.385 ;
T_49.381 ;
T_49.377 ;
T_49.375 ;
T_49.373 ;
T_49.369 ;
T_49.365 ;
T_49.361 ;
T_49.357 ;
T_49.353 ;
T_49.349 ;
T_49.347 ;
    %jmp T_49.345;
T_49.344 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_49.402, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.403;
T_49.402 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_49.404, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.406, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.407;
T_49.406 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.407 ;
    %jmp T_49.405;
T_49.404 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_49.408, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.410, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.411;
T_49.410 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.411 ;
    %jmp T_49.409;
T_49.408 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_49.412, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.414, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.415;
T_49.414 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.415 ;
    %jmp T_49.413;
T_49.412 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_49.416, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.418, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.419;
T_49.418 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.419 ;
    %jmp T_49.417;
T_49.416 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_49.420, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.422, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.423;
T_49.422 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.423 ;
    %jmp T_49.421;
T_49.420 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_49.424, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.426, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.427;
T_49.426 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.427 ;
    %jmp T_49.425;
T_49.424 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_49.428, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.429;
T_49.428 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_49.430, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.431;
T_49.430 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_49.432, 4;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.434, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.435;
T_49.434 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.435 ;
    %jmp T_49.433;
T_49.432 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_49.436, 4;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.438, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.439;
T_49.438 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.439 ;
    %jmp T_49.437;
T_49.436 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_49.440, 4;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.442, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.443;
T_49.442 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.443 ;
    %jmp T_49.441;
T_49.440 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_49.444, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.446, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.447;
T_49.446 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.447 ;
    %jmp T_49.445;
T_49.444 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_49.448, 4;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.450, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.451;
T_49.450 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.451 ;
    %jmp T_49.449;
T_49.448 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_49.452, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.454, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.455;
T_49.454 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.455 ;
    %jmp T_49.453;
T_49.452 ;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 4, 2, 3;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_49.456, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.457;
T_49.456 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.457 ;
T_49.453 ;
T_49.449 ;
T_49.445 ;
T_49.441 ;
T_49.437 ;
T_49.433 ;
T_49.431 ;
T_49.429 ;
T_49.425 ;
T_49.421 ;
T_49.417 ;
T_49.413 ;
T_49.409 ;
T_49.405 ;
T_49.403 ;
T_49.345 ;
    %jmp T_49.343;
T_49.342 ;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.458, 4;
    %load/vec4 v0x5556c8ee90b0_0;
    %load/vec4 v0x5556c8ee3f00_0;
    %parti/s 4, 12, 5;
    %part/u 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.460, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.461;
T_49.460 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.461 ;
    %jmp T_49.459;
T_49.458 ;
    %load/vec4 v0x5556c8ee4000_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_49.462, 4;
    %load/vec4 v0x5556c8ee9190_0;
    %load/vec4 v0x5556c8ee3f00_0;
    %parti/s 4, 12, 5;
    %part/u 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.464, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.465;
T_49.464 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.465 ;
    %jmp T_49.463;
T_49.462 ;
    %load/vec4 v0x5556c8ee8fd0_0;
    %load/vec4 v0x5556c8ee3f00_0;
    %parti/s 7, 16, 6;
    %pad/u 9;
    %subi 1, 0, 9;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.466, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.467;
T_49.466 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.467 ;
T_49.463 ;
T_49.459 ;
    %load/vec4 v0x5556c8eec7e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_49.468, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.468 ;
T_49.343 ;
    %jmp T_49.341;
T_49.340 ;
    %load/vec4 v0x5556c8eeabf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_49.470, 4;
    %load/vec4 v0x5556c8eeacb0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee3f00_0;
    %parti/s 1, 9, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.472, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.473;
T_49.472 ;
    %load/vec4 v0x5556c8eeacb0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee3f00_0;
    %parti/s 1, 9, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.474, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
    %jmp T_49.475;
T_49.474 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.475 ;
T_49.473 ;
    %jmp T_49.471;
T_49.470 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to write_protect (store_vec4_to_lval)
T_49.471 ;
T_49.341 ;
    %end;
S_0x5556c8ee41b0 .scope task, "write_protection_select" "write_protection_select" 13 2378, 13 2378 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.write_protection_select ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eed020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eed020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %end;
S_0x5556c8ee4390 .scope task, "write_secur_register" "write_secur_register" 13 3016, 13 3016 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
TD_top_cmd_tb.flash.write_secur_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %end;
S_0x5556c8ee4570 .scope task, "write_status" "write_status" 13 2238, 13 2238 0, S_0x5556c8ed54c0;
 .timescale -9 -10;
v0x5556c8ee4750_0 .var "CR_Up", 7 0;
v0x5556c8ee4850_0 .var "Status_Reg_Up", 7 0;
TD_top_cmd_tb.flash.write_status ;
    %load/vec4 v0x5556c8eecf60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eecea0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.476, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5556c8ee4850_0, 0, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5556c8ee4750_0, 0, 8;
    %jmp T_52.477;
T_52.476 ;
    %load/vec4 v0x5556c8eecf60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eecea0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.478, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5556c8ee4850_0, 0, 8;
T_52.478 ;
T_52.477 ;
    %load/vec4 v0x5556c8eecf60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eecea0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.480, 8;
    %pushi/vec4 40000000, 0, 32;
    %store/vec4 v0x5556c8ef1720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.482, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
T_52.482 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %load/vec4 v0x5556c8ef1720_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 5, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecf60_0, 0, 1;
    %jmp T_52.481;
T_52.480 ;
    %load/vec4 v0x5556c8eecf60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eecea0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.484, 8;
    %pushi/vec4 40000000, 0, 32;
    %store/vec4 v0x5556c8ef1720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.486, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 1;
T_52.486 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %load/vec4 v0x5556c8ef1720_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5556c8ee4750_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ee56f0_0, 4, 1;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5556c8ee4750_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ee56f0_0, 4, 1;
    %load/vec4 v0x5556c8ee4750_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ee56f0_0, 4, 1;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %load/vec4 v0x5556c8ee4850_0;
    %parti/s 5, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eecea0_0, 0, 1;
T_52.484 ;
T_52.481 ;
    %end;
S_0x5556c8ef1900 .scope begin, "je_dec_wait" "je_dec_wait" 3 224, 3 224 0, S_0x5556c8c393d0;
 .timescale -9 -12;
S_0x5556c8ef1ae0 .scope module, "mem" "axi4_ram_slave" 3 87, 14 10 0, S_0x5556c8c393d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x5556c8ed9bb0 .param/l "ADDR_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
P_0x5556c8ed9bf0 .param/l "MEM_WORDS" 0 14 12, +C4<00000000000000000000010000000000>;
v0x5556c8ef1fd0_0 .net "araddr", 31 0, L_0x5556c8f10250;  alias, 1 drivers
v0x5556c8ef2100_0 .var "arready", 0 0;
v0x5556c8ef21c0_0 .net "arvalid", 0 0, L_0x5556c8f10300;  alias, 1 drivers
v0x5556c8ef22b0_0 .var "aw_captured", 0 0;
v0x5556c8ef2350_0 .net "awaddr", 31 0, L_0x5556c8f10710;  alias, 1 drivers
v0x5556c8ef2490_0 .var "awready", 0 0;
v0x5556c8ef2530_0 .net "awvalid", 0 0, L_0x5556c8f10810;  alias, 1 drivers
v0x5556c8ef2620_0 .net "bready", 0 0, L_0x5556c8f10c10;  alias, 1 drivers
v0x5556c8ef2710_0 .var "bresp", 1 0;
v0x5556c8ef27d0_0 .var "bvalid", 0 0;
v0x5556c8ef2870_0 .net "clk", 0 0, v0x5556c8ef44a0_0;  alias, 1 drivers
v0x5556c8ef2910_0 .var "cur", 31 0;
v0x5556c8ef29f0 .array "mem", 1023 0, 31 0;
v0x5556c8ef2ab0_0 .var "rd_addr_q", 31 0;
v0x5556c8ef2b90_0 .var "rdata", 31 0;
v0x5556c8ef2c50_0 .net "resetn", 0 0, v0x5556c8ef5d20_0;  alias, 1 drivers
v0x5556c8ef2cf0_0 .net "rready", 0 0, L_0x5556c8f10400;  alias, 1 drivers
v0x5556c8ef2de0_0 .var "rresp", 1 0;
v0x5556c8ef2ef0_0 .var "rvalid", 0 0;
v0x5556c8ef2f90_0 .net "wdata", 31 0, L_0x5556c8f10980;  alias, 1 drivers
v0x5556c8ef30a0_0 .var "wr_addr_q", 31 0;
v0x5556c8ef3180_0 .var "wready", 0 0;
v0x5556c8ef3220_0 .net "wstrb", 3 0, L_0x5556c8f10910;  alias, 1 drivers
v0x5556c8ef3330_0 .net "wvalid", 0 0, L_0x5556c8f10a80;  alias, 1 drivers
S_0x5556c8ef3720 .scope task, "pop_rx" "pop_rx" 3 186, 3 186 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8ef1d60_0 .var "d", 31 0;
TD_top_cmd_tb.pop_rx ;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5c30_0, 0;
    %pushi/vec4 72, 0, 12;
    %assign/vec4 v0x5556c8ef5660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8ef5a60_0, 0;
    %wait E_0x5556c8a4fda0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %wait E_0x5556c8a4fda0;
    %wait E_0x5556c8a4fda0;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef57c0_0;
    %store/vec4 v0x5556c8ef1d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef5720_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5556c8ef5660_0, 0;
    %end;
S_0x5556c8ef3960 .scope begin, "pp_start_wait" "pp_start_wait" 3 268, 3 268 0, S_0x5556c8c393d0;
 .timescale -9 -12;
v0x5556c8ef3b40_0 .var "stat", 31 0;
v0x5556c8ef3c40_0 .var/i "t", 31 0;
S_0x5556c8ef3d20 .scope begin, "rb2_wait" "rb2_wait" 3 327, 3 327 0, S_0x5556c8c393d0;
 .timescale -9 -12;
S_0x5556c8ef3f00 .scope begin, "rb_wait" "rb_wait" 3 298, 3 298 0, S_0x5556c8c393d0;
 .timescale -9 -12;
S_0x5556c8ef40e0 .scope task, "set_cs_auto" "set_cs_auto" 3 156, 3 156 0, S_0x5556c8c393d0;
 .timescale -9 -12;
TD_top_cmd_tb.set_cs_auto ;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %end;
    .scope S_0x5556c8e0f850;
T_55 ;
    %wait E_0x5556c8ec5fd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8cef090_0, 0, 1;
    %load/vec4 v0x5556c8a4bb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_55.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_55.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_55.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_55.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_55.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_55.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_55.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8cef090_0, 0, 1;
    %jmp T_55.22;
T_55.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cef090_0, 0, 1;
    %jmp T_55.22;
T_55.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cef090_0, 0, 1;
    %jmp T_55.22;
T_55.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cef090_0, 0, 1;
    %jmp T_55.22;
T_55.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cef090_0, 0, 1;
    %jmp T_55.22;
T_55.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d142f0_0, 0, 1;
    %jmp T_55.22;
T_55.22 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5556c8e0f850;
T_56 ;
    %wait E_0x5556c8ec5f90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8e14c70_0, 0, 1;
    %load/vec4 v0x5556c8dab970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5556c8d142f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8cef090_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_56.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8e14c70_0, 0, 1;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x5556c8df9080_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x5556c8cf8830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8e14c70_0, 0, 1;
T_56.4 ;
T_56.3 ;
T_56.0 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5556c8e0f850;
T_57 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c8de1ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e9e9d0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5556c8e9dd90_0;
    %load/vec4 v0x5556c8d142f0_0;
    %and;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e9e9d0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x5556c8e9e9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8e9e9d0_0, 0;
T_57.4 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5556c8e0f850;
T_58 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c8de1ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e272c0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5556c8de9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e272c0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x5556c8e26dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8e272c0_0, 0;
T_58.4 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5556c8e0f850;
T_59 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c8de1ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8e15330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cde2a0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5556c8cdec50_0;
    %assign/vec4 v0x5556c8cde2a0_0, 0;
    %load/vec4 v0x5556c8cde2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x5556c8e0c2b0_0;
    %assign/vec4 v0x5556c8e15330_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5556c8e0f850;
T_60 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c8de1ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cb8410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8db43f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8db9440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c898ae10_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5556c8d2a680_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x5556c8e0dae0_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x5556c8e0d5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8d207d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8a48f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8d2e730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8a496f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c894eea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8a52070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cb7280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8d6f2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ceebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d38930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d70de0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %fork t_13, S_0x5556c8d21230;
    %jmp t_12;
    .scope S_0x5556c8d21230;
t_13 ;
    %load/vec4 v0x5556c8cb8410_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %store/vec4 v0x5556c8a560f0_0, 0, 32;
    %load/vec4 v0x5556c8a560f0_0;
    %load/vec4 v0x5556c8a528b0_0;
    %and;
    %load/vec4 v0x5556c8cb8410_0;
    %load/vec4 v0x5556c8a528b0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x5556c8a560f0_0, 0, 32;
    %load/vec4 v0x5556c8cf8830_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8a560f0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_60.4, 9;
    %load/vec4 v0x5556c8cb8410_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8a560f0_0, 4, 1;
T_60.4 ;
    %load/vec4 v0x5556c8a560f0_0;
    %assign/vec4 v0x5556c8cb8410_0, 0;
    %end;
    .scope S_0x5556c8e0f850;
t_12 %join;
T_60.2 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.6, 8;
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_60.8, 8;
    %load/vec4 v0x5556c8df9080_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_60.9, 8;
T_60.8 ; End of true expr.
    %load/vec4 v0x5556c8db43f0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_60.9, 8;
 ; End of false expr.
    %blend;
T_60.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8db43f0_0, 4, 5;
T_60.6 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.10, 8;
    %load/vec4 v0x5556c898ae10_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a55c40_0;
    %and;
    %assign/vec4 v0x5556c898ae10_0, 0;
T_60.10 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.12, 8;
    %load/vec4 v0x5556c8d2a680_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a4b000_0;
    %and;
    %assign/vec4 v0x5556c8d2a680_0, 0;
T_60.12 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.14, 8;
    %load/vec4 v0x5556c8e0dae0_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a54340_0;
    %and;
    %assign/vec4 v0x5556c8e0dae0_0, 0;
T_60.14 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.16, 8;
    %load/vec4 v0x5556c8e0d5e0_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a52270_0;
    %and;
    %assign/vec4 v0x5556c8e0d5e0_0, 0;
T_60.16 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.18, 8;
    %load/vec4 v0x5556c8d207d0_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a55dd0_0;
    %and;
    %assign/vec4 v0x5556c8d207d0_0, 0;
T_60.18 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.20, 8;
    %load/vec4 v0x5556c8a48f50_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a54e30_0;
    %and;
    %assign/vec4 v0x5556c8a48f50_0, 0;
T_60.20 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.22, 8;
    %load/vec4 v0x5556c8d2e730_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %assign/vec4 v0x5556c8d2e730_0, 0;
T_60.22 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.24, 8;
    %load/vec4 v0x5556c8a496f0_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %assign/vec4 v0x5556c8a496f0_0, 0;
T_60.24 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.26, 8;
    %load/vec4 v0x5556c894eea0_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a52720_0;
    %and;
    %assign/vec4 v0x5556c894eea0_0, 0;
T_60.26 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.28, 8;
    %load/vec4 v0x5556c8a52070_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %load/vec4 v0x5556c8a54fc0_0;
    %and;
    %assign/vec4 v0x5556c8a52070_0, 0;
T_60.28 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.30, 8;
    %load/vec4 v0x5556c8cb7280_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %assign/vec4 v0x5556c8cb7280_0, 0;
T_60.30 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.32, 8;
    %load/vec4 v0x5556c8d6f2a0_0;
    %load/vec4 v0x5556c8df9080_0;
    %store/vec4 v0x5556c8a52ef0_0, 0, 32;
    %store/vec4 v0x5556c8a54980_0, 0, 32;
    %callf/vec4 TD_top_cmd_tb.dut.u_csr.apply_strb, S_0x5556c8d23e40;
    %assign/vec4 v0x5556c8d6f2a0_0, 0;
T_60.32 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.34, 8;
    %load/vec4 v0x5556c8db9440_0;
    %load/vec4 v0x5556c8df9080_0;
    %inv;
    %and;
    %assign/vec4 v0x5556c8db9440_0, 0;
T_60.34 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.36, 8;
    %load/vec4 v0x5556c8ceebe0_0;
    %load/vec4 v0x5556c8df9080_0;
    %inv;
    %and;
    %assign/vec4 v0x5556c8ceebe0_0, 0;
T_60.36 ;
    %load/vec4 v0x5556c8cf9c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8db9440_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d38930_0, 0;
T_60.38 ;
    %load/vec4 v0x5556c8a499d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8db9440_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d70de0_0, 0;
T_60.40 ;
    %load/vec4 v0x5556c8d6eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8db9440_0, 4, 5;
T_60.42 ;
    %load/vec4 v0x5556c8d6d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8db9440_0, 4, 5;
T_60.44 ;
    %load/vec4 v0x5556c8e162b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8db9440_0, 4, 5;
T_60.46 ;
    %load/vec4 v0x5556c8d022a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8ceebe0_0, 4, 5;
T_60.48 ;
    %load/vec4 v0x5556c8dcfcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8ceebe0_0, 4, 5;
T_60.50 ;
    %load/vec4 v0x5556c8cebec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8ceebe0_0, 4, 5;
T_60.52 ;
    %load/vec4 v0x5556c8eab0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5556c8ceebe0_0, 4, 5;
T_60.54 ;
    %load/vec4 v0x5556c8d14150_0;
    %load/vec4 v0x5556c8a4bb90_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8e0a030_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.56, 8;
    %load/vec4 v0x5556c8df9080_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d38930_0, 0;
T_60.58 ;
    %load/vec4 v0x5556c8df9080_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d70de0_0, 0;
T_60.60 ;
T_60.56 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5556c8e0f850;
T_61 ;
    %wait E_0x5556c8a47f10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %load/vec4 v0x5556c8e9dd90_0;
    %load/vec4 v0x5556c8d142f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x5556c8a4bb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.3 ;
    %load/vec4 v0x5556c8cb8410_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5556c8cf2bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8ccef50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cf8830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8daba30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8d38930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8d70de0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.5 ;
    %load/vec4 v0x5556c8db43f0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.6 ;
    %load/vec4 v0x5556c8db9440_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.7 ;
    %load/vec4 v0x5556c898ae10_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.8 ;
    %load/vec4 v0x5556c8d2a680_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.9 ;
    %load/vec4 v0x5556c8e0dae0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.10 ;
    %load/vec4 v0x5556c8e0d5e0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.11 ;
    %load/vec4 v0x5556c8d207d0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.12 ;
    %load/vec4 v0x5556c8a48f50_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.13 ;
    %load/vec4 v0x5556c8d2e730_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.14 ;
    %load/vec4 v0x5556c8a496f0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.15 ;
    %load/vec4 v0x5556c894eea0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.16 ;
    %load/vec4 v0x5556c8a52070_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.17 ;
    %load/vec4 v0x5556c8cb7280_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.18 ;
    %load/vec4 v0x5556c8d6f2a0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.19 ;
    %load/vec4 v0x5556c8e15330_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x5556c8cef7c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cc2260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8cf2bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8ccef50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.21 ;
    %load/vec4 v0x5556c8ceebe0_0;
    %store/vec4 v0x5556c8dd6110_0, 0, 32;
    %jmp T_61.23;
T_61.23 ;
    %pop/vec4 1;
T_61.0 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x5556c8d1e6a0;
T_62 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8d145a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8ccbcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8d14640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c8d15470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8d14920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c8d14ca0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5556c8cc42d0_0;
    %load/vec4 v0x5556c8d15110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x5556c8ccbd90_0;
    %load/vec4 v0x5556c8ccbcb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5556c8d14d60, 0, 4;
    %load/vec4 v0x5556c8ccbcb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5556c8ccbcb0_0, 0;
T_62.2 ;
    %load/vec4 v0x5556c8d14a00_0;
    %load/vec4 v0x5556c8d15020_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x5556c8d14640_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5556c8d14d60, 4;
    %assign/vec4 v0x5556c8d14920_0, 0;
    %load/vec4 v0x5556c8d14640_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5556c8d14640_0, 0;
T_62.4 ;
    %load/vec4 v0x5556c8cc42d0_0;
    %load/vec4 v0x5556c8d15110_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8d14a00_0;
    %load/vec4 v0x5556c8d15020_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %load/vec4 v0x5556c8d15470_0;
    %assign/vec4 v0x5556c8d15470_0, 0;
    %jmp T_62.9;
T_62.6 ;
    %load/vec4 v0x5556c8d15470_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5556c8d15470_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x5556c8d15470_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5556c8d15470_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5556c8d15470_0;
    %assign/vec4 v0x5556c8d14ca0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5556c8d31960;
T_63 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8d1f730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8d1f370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8d1f290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c8d20210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8d1faf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c8d1fed0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5556c8d1ef90_0;
    %load/vec4 v0x5556c8d1fe30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5556c8d1eeb0_0;
    %load/vec4 v0x5556c8d1f370_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5556c8d1fa50, 0, 4;
    %load/vec4 v0x5556c8d1f370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5556c8d1f370_0, 0;
T_63.2 ;
    %load/vec4 v0x5556c8d1f670_0;
    %load/vec4 v0x5556c8d202d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x5556c8d1f290_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5556c8d1fa50, 4;
    %assign/vec4 v0x5556c8d1faf0_0, 0;
    %load/vec4 v0x5556c8d1f290_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5556c8d1f290_0, 0;
T_63.4 ;
    %load/vec4 v0x5556c8d1ef90_0;
    %load/vec4 v0x5556c8d1fe30_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8d1f670_0;
    %load/vec4 v0x5556c8d202d0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %load/vec4 v0x5556c8d20210_0;
    %assign/vec4 v0x5556c8d20210_0, 0;
    %jmp T_63.9;
T_63.6 ;
    %load/vec4 v0x5556c8d20210_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5556c8d20210_0, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x5556c8d20210_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5556c8d20210_0, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5556c8d20210_0;
    %assign/vec4 v0x5556c8d1fed0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5556c8e15710;
T_64 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8a539e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a53b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8842540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c89cfe30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c89c0480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c88f68a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8a4e5e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c899d230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a52590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8a4e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a4a460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556c8a54ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556c8a55ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c89cfa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8a55920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a56280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a53080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a52bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c89d0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a533a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a490f0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8a53b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8842540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c89cfe30_0, 0;
    %load/vec4 v0x5556c899d990_0;
    %nor/r;
    %load/vec4 v0x5556c88aa6c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c899d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8a53b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8842540_0, 0;
    %load/vec4 v0x5556c88e8db0_0;
    %assign/vec4 v0x5556c89c0480_0, 0;
    %load/vec4 v0x5556c8913470_0;
    %assign/vec4 v0x5556c88f68a0_0, 0;
    %load/vec4 v0x5556c8a53d00_0;
    %assign/vec4 v0x5556c8a4e5e0_0, 0;
    %load/vec4 v0x5556c899d5c0_0;
    %assign/vec4 v0x5556c899d230_0, 0;
    %load/vec4 v0x5556c8a544d0_0;
    %assign/vec4 v0x5556c8a52590_0, 0;
    %load/vec4 v0x5556c8a54020_0;
    %assign/vec4 v0x5556c8a4e170_0, 0;
    %load/vec4 v0x5556c8a4a300_0;
    %assign/vec4 v0x5556c8a4a460_0, 0;
    %load/vec4 v0x5556c8a55600_0;
    %assign/vec4 v0x5556c8a54ca0_0, 0;
    %load/vec4 v0x5556c8a55790_0;
    %assign/vec4 v0x5556c8a55ab0_0, 0;
    %load/vec4 v0x5556c89d01e0_0;
    %assign/vec4 v0x5556c89cfa80_0, 0;
    %load/vec4 v0x5556c88c8e70_0;
    %assign/vec4 v0x5556c8a55920_0, 0;
    %load/vec4 v0x5556c8a53530_0;
    %assign/vec4 v0x5556c8a56280_0, 0;
    %load/vec4 v0x5556c8a53210_0;
    %assign/vec4 v0x5556c8a53080_0, 0;
    %load/vec4 v0x5556c8a54660_0;
    %assign/vec4 v0x5556c8a52bd0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5556c88dfec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5556c89d0cf0_0, 0;
    %load/vec4 v0x5556c8a536c0_0;
    %assign/vec4 v0x5556c8a533a0_0, 0;
    %load/vec4 v0x5556c895df90_0;
    %assign/vec4 v0x5556c8a490f0_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x5556c899d990_0;
    %load/vec4 v0x5556c8a55150_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c89cfe30_0, 0;
T_64.4 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5556c8d1dee0;
T_65 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8cac000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8d32070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cbdba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cbd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cac0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8e05bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d30c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e9ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e04b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8e9deb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556c8cbdf40_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cbd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cac0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d30c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e04b00_0, 0;
    %load/vec4 v0x5556c8d32070_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5556c8e9ec70_0, 0;
    %load/vec4 v0x5556c8d32070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %jmp T_65.6;
T_65.2 ;
    %load/vec4 v0x5556c8d325d0_0;
    %load/vec4 v0x5556c8e04bc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8d314c0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.7, 8;
    %load/vec4 v0x5556c8cbd380_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8e9deb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556c8cbdf40_0, 0;
    %load/vec4 v0x5556c8cbd380_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8cbdba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cbd820_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5556c8d32070_0, 0;
T_65.7 ;
    %jmp T_65.6;
T_65.3 ;
    %load/vec4 v0x5556c8cbdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cac0c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5556c8d32070_0, 0;
T_65.9 ;
    %jmp T_65.6;
T_65.4 ;
    %load/vec4 v0x5556c8d32530_0;
    %load/vec4 v0x5556c8e04bc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.11, 8;
    %load/vec4 v0x5556c8cadfc0_0;
    %assign/vec4 v0x5556c8e05bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d30c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cac0c0_0, 0;
    %load/vec4 v0x5556c8cbdf40_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x5556c8cbdf40_0, 0;
    %load/vec4 v0x5556c8cbdf40_0;
    %addi 4, 0, 16;
    %load/vec4 v0x5556c8d314c0_0;
    %cmp/u;
    %jmp/0xz  T_65.13, 5;
    %load/vec4 v0x5556c8e9deb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5556c8e9deb0_0, 0;
    %load/vec4 v0x5556c8e9deb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5556c8cbdba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cbd820_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5556c8d32070_0, 0;
    %jmp T_65.14;
T_65.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5556c8d32070_0, 0;
T_65.14 ;
T_65.11 ;
    %jmp T_65.6;
T_65.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8e04b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8d32070_0, 0;
    %jmp T_65.6;
T_65.6 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5556c8d2ecf0;
T_66 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8d2c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8cf6020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ced180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2fac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cebbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d743b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5556c8ceddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2d530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ced0c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556c8d2d930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2d070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2c5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cee240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2caf0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2fac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d743b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2d530_0, 0;
    %load/vec4 v0x5556c8cf6020_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5556c8d2f600_0, 0;
    %load/vec4 v0x5556c8cf6020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %jmp T_66.6;
T_66.2 ;
    %load/vec4 v0x5556c8cf5f60_0;
    %load/vec4 v0x5556c8d2cfb0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8cee540_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.7, 8;
    %load/vec4 v0x5556c8d30430_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ced0c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556c8d2d930_0, 0;
    %load/vec4 v0x5556c8d30430_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ced180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2fac0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5556c8cf6020_0, 0;
T_66.7 ;
    %jmp T_66.6;
T_66.3 ;
    %load/vec4 v0x5556c8d2fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.9, 8;
    %load/vec4 v0x5556c8d2cfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2d070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2c5f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5556c8cf6020_0, 0;
T_66.11 ;
T_66.9 ;
    %jmp T_66.6;
T_66.4 ;
    %load/vec4 v0x5556c8d2c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2c5f0_0, 0;
    %jmp T_66.14;
T_66.13 ;
    %load/vec4 v0x5556c8d2d070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.15, 8;
    %load/vec4 v0x5556c8d2d470_0;
    %assign/vec4 v0x5556c8cee240_0, 0;
    %load/vec4 v0x5556c8d2d470_0;
    %assign/vec4 v0x5556c8cebbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d743b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5556c8ceddf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2d070_0, 0;
    %jmp T_66.16;
T_66.15 ;
    %load/vec4 v0x5556c8cee240_0;
    %assign/vec4 v0x5556c8cebbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d743b0_0, 0;
T_66.16 ;
T_66.14 ;
    %load/vec4 v0x5556c8d743b0_0;
    %load/vec4 v0x5556c8cedd30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2caf0_0, 0;
    %load/vec4 v0x5556c8d2d930_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x5556c8d2d930_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5556c8cf6020_0, 0;
T_66.17 ;
    %jmp T_66.6;
T_66.5 ;
    %load/vec4 v0x5556c8d2caf0_0;
    %assign/vec4 v0x5556c8d2f540_0, 0;
    %load/vec4 v0x5556c8d2f080_0;
    %load/vec4 v0x5556c8d2f540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2caf0_0, 0;
    %load/vec4 v0x5556c8d2d930_0;
    %load/vec4 v0x5556c8cee540_0;
    %cmp/u;
    %jmp/0xz  T_66.21, 5;
    %load/vec4 v0x5556c8ced0c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5556c8ced180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2fac0_0, 0;
    %load/vec4 v0x5556c8ced0c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5556c8ced0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8d2d070_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5556c8cf6020_0, 0;
    %jmp T_66.22;
T_66.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8d2d530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8cf6020_0, 0;
T_66.22 ;
T_66.19 ;
    %jmp T_66.6;
T_66.6 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5556c8d1db00;
T_67 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8cd03b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd3980_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5556c8cd3a20_0;
    %assign/vec4 v0x5556c8cd3980_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5556c8d1db00;
T_68 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8cd03b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd4620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cc6c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd7b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd2820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8cc0e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8d03d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cc1df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cc5f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e09c50_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd4620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8e09c50_0, 0;
    %load/vec4 v0x5556c8d6ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %jmp T_68.9;
T_68.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cc6c30_0, 0;
    %load/vec4 v0x5556c8cfb420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.10, 8;
    %load/vec4 v0x5556c8cd2d00_0;
    %assign/vec4 v0x5556c8cd2820_0, 0;
    %load/vec4 v0x5556c8cc5ac0_0;
    %assign/vec4 v0x5556c8cc0e40_0, 0;
    %load/vec4 v0x5556c8cd4ed0_0;
    %assign/vec4 v0x5556c8d03d80_0, 0;
    %load/vec4 v0x5556c8cd3540_0;
    %assign/vec4 v0x5556c8cc1df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cd7b50_0, 0;
    %load/vec4 v0x5556c8cd4580_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_68.13, 8;
T_68.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_68.13, 8;
 ; End of false expr.
    %blend;
T_68.13;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
T_68.10 ;
    %jmp T_68.9;
T_68.3 ;
    %load/vec4 v0x5556c8cc1df0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %jmp T_68.15;
T_68.14 ;
    %load/vec4 v0x5556c8e0c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.16, 8;
    %load/vec4 v0x5556c8cd28c0_0;
    %assign/vec4 v0x5556c8cc5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cd0bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
T_68.16 ;
T_68.15 ;
    %jmp T_68.9;
T_68.4 ;
    %load/vec4 v0x5556c8ccfa00_0;
    %load/vec4 v0x5556c8ccfeb0_0;
    %and;
    %load/vec4 v0x5556c8ccf940_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cc6c30_0, 0;
T_68.18 ;
    %load/vec4 v0x5556c8cd2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.20, 8;
    %load/vec4 v0x5556c8cd2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.22, 8;
    %load/vec4 v0x5556c8d03d80_0;
    %load/vec4 v0x5556c8cc5f50_0;
    %add;
    %assign/vec4 v0x5556c8d03d80_0, 0;
T_68.22 ;
    %load/vec4 v0x5556c8cc6c30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8cc1df0_0;
    %load/vec4 v0x5556c8cc5f50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_68.24, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cc1df0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %jmp T_68.25;
T_68.24 ;
    %load/vec4 v0x5556c8cc1df0_0;
    %load/vec4 v0x5556c8cc5f50_0;
    %sub;
    %assign/vec4 v0x5556c8cc1df0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
T_68.25 ;
T_68.20 ;
    %jmp T_68.9;
T_68.5 ;
    %load/vec4 v0x5556c8cc1df0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.26, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %jmp T_68.27;
T_68.26 ;
    %load/vec4 v0x5556c8ccf4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.28, 8;
    %load/vec4 v0x5556c8cd28c0_0;
    %assign/vec4 v0x5556c8cc5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8e09c50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
T_68.28 ;
T_68.27 ;
    %jmp T_68.9;
T_68.6 ;
    %load/vec4 v0x5556c8cd6410_0;
    %load/vec4 v0x5556c8cc6330_0;
    %and;
    %load/vec4 v0x5556c8cc5eb0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cc6c30_0, 0;
T_68.30 ;
    %load/vec4 v0x5556c8d13440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.32, 8;
    %load/vec4 v0x5556c8cd2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.34, 8;
    %load/vec4 v0x5556c8d03d80_0;
    %load/vec4 v0x5556c8cc5f50_0;
    %add;
    %assign/vec4 v0x5556c8d03d80_0, 0;
T_68.34 ;
    %load/vec4 v0x5556c8cc6c30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8cc1df0_0;
    %load/vec4 v0x5556c8cc5f50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_68.36, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cc1df0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %jmp T_68.37;
T_68.36 ;
    %load/vec4 v0x5556c8cc1df0_0;
    %load/vec4 v0x5556c8cc5f50_0;
    %sub;
    %assign/vec4 v0x5556c8cc1df0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
T_68.37 ;
T_68.32 ;
    %jmp T_68.9;
T_68.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8cd4620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8cd7b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8d6ef10_0, 0;
    %jmp T_68.9;
T_68.9 ;
    %pop/vec4 1;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5556c8ec9a60;
T_69 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8eccb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecb430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eccdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecc330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecb110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecd2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eccd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecb4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8eccab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ecb2f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8eccc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8eccf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8eccfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecd4b0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eccdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecc330_0, 0;
    %load/vec4 v0x5556c8ecce70_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5556c8eccd30_0, 0;
    %load/vec4 v0x5556c8ecce70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5556c8ecb4d0_0, 0;
    %load/vec4 v0x5556c8ecac40_0;
    %assign/vec4 v0x5556c8ecad80_0, 0;
    %load/vec4 v0x5556c8ecafd0_0;
    %assign/vec4 v0x5556c8ecb110_0, 0;
    %load/vec4 v0x5556c8ecd0f0_0;
    %assign/vec4 v0x5556c8ecd2d0_0, 0;
    %load/vec4 v0x5556c8ecce70_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5556c8ecd4b0_0, 0;
    %load/vec4 v0x5556c8ecce70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
    %jmp T_69.9;
T_69.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecb430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8eccfb0_0, 0;
    %load/vec4 v0x5556c8ecaf30_0;
    %load/vec4 v0x5556c8ecac40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.10, 8;
    %load/vec4 v0x5556c8ecace0_0;
    %assign/vec4 v0x5556c8ecaba0_0, 0;
    %load/vec4 v0x5556c8ecdaf0_0;
    %assign/vec4 v0x5556c8ecc830_0, 0;
    %load/vec4 v0x5556c8ecd9b0_0;
    %assign/vec4 v0x5556c8ecc5b0_0, 0;
    %load/vec4 v0x5556c8ecd550_0;
    %assign/vec4 v0x5556c8eca9c0_0, 0;
    %load/vec4 v0x5556c8ecd7d0_0;
    %assign/vec4 v0x5556c8ecbf70_0, 0;
    %load/vec4 v0x5556c8ecd870_0;
    %assign/vec4 v0x5556c8ecc1f0_0, 0;
    %load/vec4 v0x5556c8ecda50_0;
    %assign/vec4 v0x5556c8ecc6f0_0, 0;
    %load/vec4 v0x5556c8ecd5f0_0;
    %assign/vec4 v0x5556c8ecd730_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5556c8ecb610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5556c8ecb750_0, 0;
    %load/vec4 v0x5556c8ecbb10_0;
    %assign/vec4 v0x5556c8ecbc50_0, 0;
    %load/vec4 v0x5556c8ecb930_0;
    %assign/vec4 v0x5556c8ecba70_0, 0;
    %load/vec4 v0x5556c8ecc8d0_0;
    %assign/vec4 v0x5556c8ecca10_0, 0;
    %load/vec4 v0x5556c8ecbcf0_0;
    %assign/vec4 v0x5556c8ecbe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecc3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ecb430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8eccdd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
    %jmp T_69.11;
T_69.10 ;
    %load/vec4 v0x5556c8ecb1b0_0;
    %load/vec4 v0x5556c8ecd410_0;
    %and;
    %load/vec4 v0x5556c8ecafd0_0;
    %and;
    %load/vec4 v0x5556c8ecd0f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.12, 8;
    %load/vec4 v0x5556c8ecb070_0;
    %assign/vec4 v0x5556c8ecaba0_0, 0;
    %load/vec4 v0x5556c8ecd190_0;
    %assign/vec4 v0x5556c8ecd230_0, 0;
    %load/vec4 v0x5556c8ecdc30_0;
    %assign/vec4 v0x5556c8ecc830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5556c8ecc5b0_0, 0;
    %load/vec4 v0x5556c8ecd550_0;
    %assign/vec4 v0x5556c8eca9c0_0, 0;
    %load/vec4 v0x5556c8ecd7d0_0;
    %assign/vec4 v0x5556c8ecbf70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8ecc1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecc6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecd730_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5556c8ecb610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5556c8ecb750_0, 0;
    %load/vec4 v0x5556c8ecbb10_0;
    %assign/vec4 v0x5556c8ecbc50_0, 0;
    %load/vec4 v0x5556c8ecb930_0;
    %assign/vec4 v0x5556c8ecba70_0, 0;
    %load/vec4 v0x5556c8ecc8d0_0;
    %assign/vec4 v0x5556c8ecca10_0, 0;
    %load/vec4 v0x5556c8ecbcf0_0;
    %assign/vec4 v0x5556c8ecbe30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ecc3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ecb430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8eccdd0_0, 0;
    %load/vec4 v0x5556c8ecd190_0;
    %assign/vec4 v0x5556c8eccf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eccfb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
T_69.12 ;
T_69.11 ;
    %jmp T_69.9;
T_69.3 ;
    %load/vec4 v0x5556c8ecc0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
T_69.14 ;
    %jmp T_69.9;
T_69.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ecc330_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
    %jmp T_69.9;
T_69.5 ;
    %load/vec4 v0x5556c8ecc290_0;
    %assign/vec4 v0x5556c8eccab0_0, 0;
    %load/vec4 v0x5556c8eccd30_0;
    %load/vec4 v0x5556c8eccbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecb430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
T_69.16 ;
    %jmp T_69.9;
T_69.6 ;
    %load/vec4 v0x5556c8ecd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8eccfb0_0, 0;
T_69.18 ;
    %load/vec4 v0x5556c8ecc0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ecb2f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
T_69.20 ;
    %jmp T_69.9;
T_69.7 ;
    %load/vec4 v0x5556c8ecb4d0_0;
    %load/vec4 v0x5556c8ecb250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ecb430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8ecce70_0, 0;
T_69.22 ;
    %jmp T_69.9;
T_69.9 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5556c8d15e20;
T_70 ;
    %wait E_0x5556c88e8a60;
    %load/vec4 v0x5556c8e11960_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %load/vec4 v0x5556c8e11880_0;
    %store/vec4 v0x5556c8cd59a0_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x5556c8d161a0;
    %store/vec4 v0x5556c8e12920_0, 0, 3;
    %load/vec4 v0x5556c8ccd780_0;
    %store/vec4 v0x5556c8cd59a0_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x5556c8d161a0;
    %store/vec4 v0x5556c8ccd6c0_0, 0, 3;
    %load/vec4 v0x5556c8e09540_0;
    %store/vec4 v0x5556c8cd59a0_0, 0, 2;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_decode, S_0x5556c8d161a0;
    %store/vec4 v0x5556c8e0bef0_0, 0, 3;
    %jmp T_70.5;
T_70.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8e12920_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8ccd6c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5556c8e0bef0_0, 0, 3;
    %jmp T_70.5;
T_70.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8e12920_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5556c8ccd6c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5556c8e0bef0_0, 0, 3;
    %jmp T_70.5;
T_70.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8e12920_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8ccd6c0_0, 0, 3;
    %load/vec4 v0x5556c89cf360_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_70.7, 8;
T_70.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_70.7, 8;
 ; End of false expr.
    %blend;
T_70.7;
    %store/vec4 v0x5556c8e0bef0_0, 0, 3;
    %jmp T_70.5;
T_70.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8e12920_0, 0, 3;
    %load/vec4 v0x5556c89cf360_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_70.9, 8;
T_70.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_70.9, 8;
 ; End of false expr.
    %blend;
T_70.9;
    %store/vec4 v0x5556c8ccd6c0_0, 0, 3;
    %load/vec4 v0x5556c89cf360_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_70.11, 8;
T_70.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_70.11, 8;
 ; End of false expr.
    %blend;
T_70.11;
    %store/vec4 v0x5556c8e0bef0_0, 0, 3;
    %jmp T_70.5;
T_70.5 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5556c8d15e20;
T_71 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c89cf420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c899baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c88f6430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c88f64f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899bb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899b9e0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899bb80_0, 0;
    %load/vec4 v0x5556c88f62b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c899baa0_0, 0;
    %load/vec4 v0x5556c8e10900_0;
    %assign/vec4 v0x5556c88f6430_0, 0;
    %load/vec4 v0x5556c8e10900_0;
    %assign/vec4 v0x5556c88f64f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899b9e0_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x5556c899b9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c899b9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c899baa0_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x5556c8e12840_0;
    %load/vec4 v0x5556c899baa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_71.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c899baa0_0, 0;
    %load/vec4 v0x5556c88f6430_0;
    %assign/vec4 v0x5556c88f64f0_0, 0;
    %load/vec4 v0x5556c88f6430_0;
    %inv;
    %assign/vec4 v0x5556c88f6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c899bb80_0, 0;
    %jmp T_71.7;
T_71.6 ;
    %load/vec4 v0x5556c899baa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5556c899baa0_0, 0;
T_71.7 ;
T_71.5 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5556c8d15e20;
T_72 ;
    %wait E_0x5556c8e15410;
    %load/vec4 v0x5556c8cc56d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c89cf280_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d3f3c0_0, 0, 4;
    %jmp T_72.4;
T_72.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c88f6670_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c89cf280_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c8cf02d0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8d3f3c0_0, 0, 4;
    %jmp T_72.4;
T_72.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5556c88f6670_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c88f6670_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c89cf280_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5556c8cf02d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8d3f3c0_0, 0, 4;
    %jmp T_72.4;
T_72.2 ;
    %load/vec4 v0x5556c88f6670_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x5556c89cf280_0, 0, 4;
    %load/vec4 v0x5556c8cf02d0_0;
    %store/vec4 v0x5556c8d3f3c0_0, 0, 4;
    %jmp T_72.4;
T_72.4 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x5556c8d15e20;
T_73 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c89cf420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c88f1a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8e0f0b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5556c8cc56d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c88f6670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5556c8ccd1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8cc1a90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8d23ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8cf3450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c88f62b0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5556c88f1b10_0;
    %assign/vec4 v0x5556c88f1a30_0, 0;
    %load/vec4 v0x5556c8e0be30_0;
    %assign/vec4 v0x5556c8e0f0b0_0, 0;
    %load/vec4 v0x5556c8cc57b0_0;
    %assign/vec4 v0x5556c8cc56d0_0, 0;
    %load/vec4 v0x5556c88f18b0_0;
    %assign/vec4 v0x5556c88f6670_0, 0;
    %load/vec4 v0x5556c8ccd290_0;
    %assign/vec4 v0x5556c8ccd1b0_0, 0;
    %load/vec4 v0x5556c8e13860_0;
    %assign/vec4 v0x5556c8cc1a90_0, 0;
    %load/vec4 v0x5556c8d223c0_0;
    %assign/vec4 v0x5556c8d23ac0_0, 0;
    %load/vec4 v0x5556c8cf3530_0;
    %assign/vec4 v0x5556c8cf3450_0, 0;
    %load/vec4 v0x5556c88f6370_0;
    %assign/vec4 v0x5556c88f62b0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5556c8d15e20;
T_74 ;
    %wait E_0x5556c8a4c520;
    %load/vec4 v0x5556c88f1a30_0;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8cc56d0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c88f6670_0;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %load/vec4 v0x5556c8ccd1b0_0;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8cc1a90_0;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %load/vec4 v0x5556c8d23ac0_0;
    %store/vec4 v0x5556c8d223c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c89cf650_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c89cf4c0_0, 0, 32;
    %load/vec4 v0x5556c8e0f0b0_0;
    %store/vec4 v0x5556c8e0be30_0, 0, 1;
    %load/vec4 v0x5556c88f1a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.11;
T_74.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8e0be30_0, 0, 1;
    %load/vec4 v0x5556c88f1970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e12920_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8e11960_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
T_74.12 ;
    %jmp T_74.11;
T_74.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8e0be30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.11;
T_74.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %load/vec4 v0x5556c8cc56d0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %load/vec4 v0x5556c899b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %load/vec4 v0x5556c88f6670_0;
    %ix/getv 4, v0x5556c8cc56d0_0;
    %shiftl 4;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.14 ;
    %load/vec4 v0x5556c8cc19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.16, 8;
    %vpi_call/w 10 304 "$display", "[FSM] %0t CMD bit=%0d out=%b", $time, v0x5556c8ccd1b0_0, &PV<v0x5556c89cf280_0, 0, 1> {0 0 0};
    %load/vec4 v0x5556c8ccd1b0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c8cc56d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8ccd290_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.18, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8ccdbd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.20, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8ccd6c0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8ccdcb0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_74.22, 8;
    %load/vec4 v0x5556c8cce1a0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_74.23, 8;
T_74.22 ; End of true expr.
    %load/vec4 v0x5556c8ccdcb0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_74.24, 9;
    %load/vec4 v0x5556c8cce1a0_0;
    %jmp/1 T_74.25, 9;
T_74.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_74.25, 9;
 ; End of false expr.
    %blend;
T_74.25;
    %jmp/0 T_74.23, 8;
 ; End of false expr.
    %blend;
T_74.23;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %jmp T_74.21;
T_74.20 ;
    %load/vec4 v0x5556c8d31dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.26, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8d31ce0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %jmp T_74.27;
T_74.26 ;
    %load/vec4 v0x5556c8d224a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.28, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8d224a0_0;
    %store/vec4 v0x5556c8d223c0_0, 0, 4;
    %jmp T_74.29;
T_74.28 ;
    %load/vec4 v0x5556c8cd89c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.30, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_74.33, 8;
T_74.32 ; End of true expr.
    %load/vec4 v0x5556c8a04ae0_0;
    %jmp/0 T_74.33, 8;
 ; End of false expr.
    %blend;
T_74.33;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.34, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_74.35, 8;
T_74.34 ; End of true expr.
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %jmp/0 T_74.35, 8;
 ; End of false expr.
    %blend;
T_74.35;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %jmp T_74.31;
T_74.30 ;
    %load/vec4 v0x5556c8e11960_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5556c8e11960_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5556c8e11960_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5556c8e11960_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_74.36, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.37;
T_74.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.37 ;
T_74.31 ;
T_74.29 ;
T_74.27 ;
T_74.21 ;
T_74.18 ;
T_74.16 ;
    %jmp T_74.11;
T_74.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %load/vec4 v0x5556c8cc56d0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %load/vec4 v0x5556c88f65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.38, 8;
    %load/vec4 v0x5556c88f6670_0;
    %ix/getv 4, v0x5556c8cc56d0_0;
    %shiftl 4;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.38 ;
    %load/vec4 v0x5556c8cc19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.40, 8;
    %load/vec4 v0x5556c8ccd1b0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c8cc56d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8ccdbd0_0;
    %load/vec4 v0x5556c8ccd290_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_74.42, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8d31dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.44, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8d31ce0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %jmp T_74.45;
T_74.44 ;
    %load/vec4 v0x5556c8d224a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.46, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8d224a0_0;
    %store/vec4 v0x5556c8d223c0_0, 0, 4;
    %jmp T_74.47;
T_74.46 ;
    %load/vec4 v0x5556c8cd89c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.48, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.50, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_74.51, 8;
T_74.50 ; End of true expr.
    %load/vec4 v0x5556c8a04ae0_0;
    %jmp/0 T_74.51, 8;
 ; End of false expr.
    %blend;
T_74.51;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.52, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_74.53, 8;
T_74.52 ; End of true expr.
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %jmp/0 T_74.53, 8;
 ; End of false expr.
    %blend;
T_74.53;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %jmp T_74.49;
T_74.48 ;
    %load/vec4 v0x5556c8e11960_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5556c8e11960_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_74.54, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.55;
T_74.54 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.55 ;
T_74.49 ;
T_74.47 ;
T_74.45 ;
T_74.42 ;
T_74.40 ;
    %jmp T_74.11;
T_74.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %load/vec4 v0x5556c8cc56d0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %load/vec4 v0x5556c88f65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.56, 8;
    %load/vec4 v0x5556c88f6670_0;
    %ix/getv 4, v0x5556c8cc56d0_0;
    %shiftl 4;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.56 ;
    %load/vec4 v0x5556c8cc19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.58, 8;
    %load/vec4 v0x5556c8ccd1b0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c8cc56d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8ccd290_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.60, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8d224a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.62, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8d224a0_0;
    %store/vec4 v0x5556c8d223c0_0, 0, 4;
    %jmp T_74.63;
T_74.62 ;
    %load/vec4 v0x5556c8cd89c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.64, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.66, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_74.67, 8;
T_74.66 ; End of true expr.
    %load/vec4 v0x5556c8a04ae0_0;
    %jmp/0 T_74.67, 8;
 ; End of false expr.
    %blend;
T_74.67;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.68, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_74.69, 8;
T_74.68 ; End of true expr.
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %jmp/0 T_74.69, 8;
 ; End of false expr.
    %blend;
T_74.69;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %jmp T_74.65;
T_74.64 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.65 ;
T_74.63 ;
T_74.60 ;
T_74.58 ;
    %jmp T_74.11;
T_74.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %load/vec4 v0x5556c8cc19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.70, 8;
    %load/vec4 v0x5556c8d23ac0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.72, 4;
    %load/vec4 v0x5556c8d23ac0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5556c8d223c0_0, 0, 4;
T_74.72 ;
    %load/vec4 v0x5556c8d23ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.74, 4;
    %load/vec4 v0x5556c8cd89c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_74.76, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cc57b0_0, 0, 3;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.78, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_74.79, 8;
T_74.78 ; End of true expr.
    %load/vec4 v0x5556c8a04ae0_0;
    %jmp/0 T_74.79, 8;
 ; End of false expr.
    %blend;
T_74.79;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.80, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_74.81, 8;
T_74.80 ; End of true expr.
    %load/vec4 v0x5556c8e0bef0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %jmp/0 T_74.81, 8;
 ; End of false expr.
    %blend;
T_74.81;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %jmp T_74.77;
T_74.76 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.77 ;
T_74.74 ;
T_74.70 ;
    %jmp T_74.11;
T_74.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.82, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_74.83, 8;
T_74.82 ; End of true expr.
    %load/vec4 v0x5556c8cc56d0_0;
    %store/vec4 v0x5556c8cd4040_0, 0, 3;
    %callf/vec4 TD_top_cmd_tb.dut.u_qspi_fsm.lane_mask, S_0x5556c8d03000;
    %jmp/0 T_74.83, 8;
 ; End of false expr.
    %blend;
T_74.83;
    %store/vec4 v0x5556c8cf3530_0, 0, 4;
    %load/vec4 v0x5556c8e09620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.84, 8;
    %load/vec4 v0x5556c899b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.86, 8;
    %load/vec4 v0x5556c88f6670_0;
    %ix/getv 4, v0x5556c8cc56d0_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x5556c8d3f3c0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.86 ;
    %load/vec4 v0x5556c8cc19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.88, 8;
    %load/vec4 v0x5556c8ccd1b0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c8cc56d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8ccd290_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.90, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8cc1a90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %load/vec4 v0x5556c89cf5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.92, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c89cf650_0, 0, 1;
    %load/vec4 v0x5556c88f18b0_0;
    %store/vec4 v0x5556c89cf4c0_0, 0, 32;
T_74.92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.90 ;
    %load/vec4 v0x5556c8cd89c0_0;
    %load/vec4 v0x5556c8e13860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_74.94, 5;
    %load/vec4 v0x5556c8a04d20_0;
    %load/vec4 v0x5556c8e0eff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.96, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.97;
T_74.96 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.97 ;
T_74.94 ;
T_74.88 ;
    %jmp T_74.85;
T_74.84 ;
    %load/vec4 v0x5556c8ccd1b0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8cc1a90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.98, 8;
    %vpi_call/w 10 445 "$display", "[FSM] %0t WRITE start shreg=%08h lanes=%0d", $time, v0x5556c88f6670_0, v0x5556c8cc56d0_0 {0 0 0};
T_74.98 ;
    %load/vec4 v0x5556c88f65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.100, 8;
    %vpi_call/w 10 450 "$display", "[FSM] %0t WRITE shift out=%b shreg=%08h", $time, &PV<v0x5556c89cf280_0, 0, 1>, v0x5556c88f6670_0 {0 0 0};
    %load/vec4 v0x5556c88f6670_0;
    %ix/getv 4, v0x5556c8cc56d0_0;
    %shiftl 4;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.100 ;
    %load/vec4 v0x5556c8cc19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.102, 8;
    %load/vec4 v0x5556c8ccd1b0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556c8cc56d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8ccd290_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.104, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5556c8ccd290_0, 0, 6;
    %load/vec4 v0x5556c8cc1a90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5556c8e13860_0, 0, 32;
    %load/vec4 v0x5556c8cc1a90_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5556c8cd89c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8a04ba0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.106, 8;
    %load/vec4 v0x5556c8a04ae0_0;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
    %jmp T_74.107;
T_74.106 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c88f18b0_0, 0, 32;
T_74.107 ;
T_74.104 ;
    %load/vec4 v0x5556c8cd89c0_0;
    %load/vec4 v0x5556c8e13860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_74.108, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.108 ;
T_74.102 ;
T_74.85 ;
    %jmp T_74.11;
T_74.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8e0be30_0, 0, 1;
    %load/vec4 v0x5556c8e0eff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.110, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
T_74.110 ;
    %jmp T_74.11;
T_74.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8e0be30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.11;
T_74.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8e0be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c88f6370_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c88f1b10_0, 0, 4;
    %jmp T_74.11;
T_74.11 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5556c8d15e20;
T_75 ;
    %wait E_0x5556c8866250;
    %load/vec4 v0x5556c89cf420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c88f1bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c899b7c0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5556c88f1a30_0;
    %load/vec4 v0x5556c88f1bf0_0;
    %cmp/ne;
    %jmp/0xz  T_75.2, 4;
    %vpi_call/w 10 521 "$display", "[FSM] %0t state %0d -> %0d (op=%02h len=%0d lanes_cmd=%0d/addr=%0d/data=%0d dir=%0d)", $time, v0x5556c88f1bf0_0, v0x5556c88f1a30_0, v0x5556c8e11960_0, v0x5556c8cd89c0_0, v0x5556c8e12920_0, v0x5556c8ccd6c0_0, v0x5556c8e0bef0_0, v0x5556c8e09620_0 {0 0 0};
T_75.2 ;
    %load/vec4 v0x5556c89cf650_0;
    %load/vec4 v0x5556c899b7c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %vpi_call/w 10 525 "$display", "[FSM] %0t RX_WEN data=%08h io1=%b lanes=%0d", $time, v0x5556c89cf4c0_0, v0x5556c8d54450_0, v0x5556c8cc56d0_0 {0 0 0};
T_75.4 ;
    %load/vec4 v0x5556c88f1a30_0;
    %assign/vec4 v0x5556c88f1bf0_0, 0;
    %load/vec4 v0x5556c89cf650_0;
    %assign/vec4 v0x5556c899b7c0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5556c8d16520;
T_76 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ec9880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5556c8ec9600_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5556c8ec96a0_0;
    %assign/vec4 v0x5556c8ec9600_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5556c8e13c50;
T_77 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ed3c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eceef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ed1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ed11a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ed1740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5556c8ecfd50_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x5556c8ecee50_0;
    %load/vec4 v0x5556c8eceef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %vpi_call/w 4 94 "$display", "[QSPI_CTL] cmd_start: op=%02h addr=%08h len=%0d dma_en=%0d @%0t", v0x5556c8ed2c80_0, v0x5556c8eceb30_0, v0x5556c8ecedb0_0, v0x5556c8ecf8f0_0, $time {0 0 0};
T_77.2 ;
    %load/vec4 v0x5556c8ed19c0_0;
    %load/vec4 v0x5556c8ed1920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %vpi_call/w 4 97 "$display", "[QSPI_CTL] fsm_start: op=%02h addr=%08h len=%0d clk_div=%0d @%0t", v0x5556c8ed1560_0, v0x5556c8ed0ca0_0, v0x5556c8ed1380_0, v0x5556c8ed0d40_0, $time {0 0 0};
T_77.4 ;
    %load/vec4 v0x5556c8ed1240_0;
    %load/vec4 v0x5556c8ed11a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %vpi_call/w 4 100 "$display", "[QSPI_CTL] fsm_done @%0t", $time {0 0 0};
T_77.6 ;
    %load/vec4 v0x5556c8ed17e0_0;
    %load/vec4 v0x5556c8ed1740_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.8, 8;
    %vpi_call/w 4 102 "$display", "[QSPI_CTL] first RX: data=%08h level=%0d io1=%b @%0t", v0x5556c8ed16a0_0, v0x5556c8ecfdf0_0, &PV<v0x5556c8ed1e20_0, 1, 1>, $time {0 0 0};
T_77.8 ;
    %load/vec4 v0x5556c8ecfdf0_0;
    %load/vec4 v0x5556c8ecfd50_0;
    %cmp/ne;
    %jmp/0xz  T_77.10, 4;
    %vpi_call/w 4 105 "$display", "[QSPI_CTL] fifo_rx_level %0d -> %0d @%0t", v0x5556c8ecfd50_0, v0x5556c8ecfdf0_0, $time {0 0 0};
T_77.10 ;
    %load/vec4 v0x5556c8ecee50_0;
    %assign/vec4 v0x5556c8eceef0_0, 0;
    %load/vec4 v0x5556c8ed19c0_0;
    %assign/vec4 v0x5556c8ed1920_0, 0;
    %load/vec4 v0x5556c8ed1240_0;
    %assign/vec4 v0x5556c8ed11a0_0, 0;
    %load/vec4 v0x5556c8ed17e0_0;
    %assign/vec4 v0x5556c8ed1740_0, 0;
    %load/vec4 v0x5556c8ecfdf0_0;
    %assign/vec4 v0x5556c8ecfd50_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5556c8ef1ae0;
T_78 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef2c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef2490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef27d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ef2710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ef30a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef22b0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef2490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef3180_0, 0;
    %load/vec4 v0x5556c8ef2530_0;
    %load/vec4 v0x5556c8ef2490_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ef22b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef2490_0, 0;
    %load/vec4 v0x5556c8ef2350_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ef30a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef22b0_0, 0;
T_78.2 ;
    %load/vec4 v0x5556c8ef3330_0;
    %load/vec4 v0x5556c8ef3180_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ef22b0_0;
    %and;
    %load/vec4 v0x5556c8ef27d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef3180_0, 0;
    %load/vec4 v0x5556c8ef30a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5556c8ef29f0, 4;
    %store/vec4 v0x5556c8ef2910_0, 0, 32;
    %load/vec4 v0x5556c8ef3220_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v0x5556c8ef2f90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ef2910_0, 4, 8;
T_78.6 ;
    %load/vec4 v0x5556c8ef3220_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.8, 8;
    %load/vec4 v0x5556c8ef2f90_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ef2910_0, 4, 8;
T_78.8 ;
    %load/vec4 v0x5556c8ef3220_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.10, 8;
    %load/vec4 v0x5556c8ef2f90_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ef2910_0, 4, 8;
T_78.10 ;
    %load/vec4 v0x5556c8ef3220_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.12, 8;
    %load/vec4 v0x5556c8ef2f90_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ef2910_0, 4, 8;
T_78.12 ;
    %load/vec4 v0x5556c8ef2910_0;
    %load/vec4 v0x5556c8ef30a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5556c8ef29f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef27d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ef2710_0, 0;
T_78.4 ;
    %load/vec4 v0x5556c8ef27d0_0;
    %load/vec4 v0x5556c8ef2620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef27d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef22b0_0, 0;
T_78.14 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5556c8ef1ae0;
T_79 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef2c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef2ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ef2de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ef2b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5556c8ef2ab0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef2100_0, 0;
    %load/vec4 v0x5556c8ef21c0_0;
    %load/vec4 v0x5556c8ef2100_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ef2ef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef2100_0, 0;
    %load/vec4 v0x5556c8ef1fd0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ef2ab0_0, 0;
    %load/vec4 v0x5556c8ef1fd0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5556c8ef29f0, 4;
    %assign/vec4 v0x5556c8ef2b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5556c8ef2de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ef2ef0_0, 0;
T_79.2 ;
    %load/vec4 v0x5556c8ef2ef0_0;
    %load/vec4 v0x5556c8ef2cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ef2ef0_0, 0;
T_79.4 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5556c8ed54c0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5930_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8eeacb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8eeaf30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8ee56f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7f20_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5556c8eea7d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5556c8eea6f0_0, 0, 16;
    %pushi/vec4 0, 0, 126;
    %store/vec4 v0x5556c8eea610_0, 0, 126;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea550_0, 0, 1;
    %fork TD_top_cmd_tb.flash.reset_sm, S_0x5556c8ee1df0;
    %join;
    %end;
    .thread T_80;
    .scope S_0x5556c8ed54c0;
T_81 ;
    %fork t_15, S_0x5556c8edddb0;
    %jmp t_14;
    .scope S_0x5556c8edddb0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_81.0 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/u 8388607, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_81.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4a v0x5556c8ee4a30, 4, 0;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_81.2 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/u 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_81.3, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4a v0x5556c8eeab30, 4, 0;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_81.2;
T_81.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
T_81.4 ;
    %load/vec4 v0x5556c8ef10e0_0;
    %cmpi/u 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_81.5, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5556c8ef10e0_0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %load/vec4 v0x5556c8ef10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef10e0_0, 0, 32;
    %jmp T_81.4;
T_81.5 ;
    %pushi/vec4 83, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 194, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 235, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 107, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 238, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 158, 0, 8;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 100, 0, 8;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 203, 0, 8;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ee9330, 4, 0;
    %end;
    .scope S_0x5556c8ed54c0;
t_14 %join;
    %end;
    .thread T_81;
    .scope S_0x5556c8ed54c0;
T_82 ;
    %wait E_0x5556c8eda2e0;
    %load/vec4 v0x5556c8ee70e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee8e20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8f10_0, 0, 1;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5556c8ee70e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee8e20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8f10_0, 0, 1;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5556c8ed54c0;
T_83 ;
    %wait E_0x5556c8a48ca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ee71a0_0, 10000;
    %jmp T_83;
    .thread T_83;
    .scope S_0x5556c8ed54c0;
T_84 ;
    %wait E_0x5556c8c00ca0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ee71a0_0, 10000;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5556c8ed54c0;
T_85 ;
    %wait E_0x5556c8eda270;
    %load/vec4 v0x5556c8ee9cf0_0;
    %load/vec4 v0x5556c8eecae0_0;
    %and;
    %load/vec4 v0x5556c8eea490_0;
    %and;
    %load/vec4 v0x5556c8eea0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x5556c8ee9e70_0;
    %assign/vec4 v0x5556c8ee9db0_0, 6000;
    %load/vec4 v0x5556c8ee9930_0;
    %assign/vec4 v0x5556c8ee9870_0, 6000;
    %load/vec4 v0x5556c8ee97b0_0;
    %assign/vec4 v0x5556c8ee96f0_0, 6000;
    %load/vec4 v0x5556c8ee9630_0;
    %assign/vec4 v0x5556c8ee9570_0, 6000;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5556c8eea490_0;
    %load/vec4 v0x5556c8eea0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x5556c8ee97b0_0;
    %assign/vec4 v0x5556c8ee96f0_0, 6000;
    %load/vec4 v0x5556c8ee9630_0;
    %assign/vec4 v0x5556c8ee9570_0, 6000;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x5556c8eea490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v0x5556c8ee97b0_0;
    %assign/vec4 v0x5556c8ee96f0_0, 6000;
T_85.4 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x5556c8ed54c0;
T_86 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556c8ee5930_0, 800000000;
    %end;
    .thread T_86;
    .scope S_0x5556c8ed54c0;
T_87 ;
    %wait E_0x5556c8eda140;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
T_87.0 ;
    %load/vec4 v0x5556c8ee6110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_87.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8a60_0, 0, 1;
T_87.2 ;
    %load/vec4 v0x5556c8ee7260_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_87.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ee8be0_0, 1000;
T_87.4 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef12a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef15a0_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0x5556c8ed54c0;
T_88 ;
    %wait E_0x5556c8ede170;
    %delay 0, 0;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_88.0, 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x5556c8ee5110_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5556c8ee5110_0, 0, 32;
    %load/vec4 v0x5556c8ee5110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee5030_0, 0, 32;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x5556c8ee5110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ee5110_0, 0, 32;
    %load/vec4 v0x5556c8ee5110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5556c8ee5030_0, 0, 32;
T_88.3 ;
    %load/vec4 v0x5556c8ee9f30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eea310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8eec960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee9b70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0x5556c8ee99f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8eec660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8eea250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8ee94b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8eea170_0, 0, 24;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x5556c8ee9f30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eea310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x5556c8eea250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556c8ee94b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8eea170_0, 0, 24;
    %jmp T_88.7;
T_88.6 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5556c8ee94b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556c8eea170_0, 0, 24;
T_88.7 ;
T_88.5 ;
    %load/vec4 v0x5556c8ee6110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 23, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.8 ;
T_88.0 ;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5556c8eea970_0, 0, 3;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5556c8ee5610_0, 0, 8;
    %load/vec4 v0x5556c8ee5f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.12, 8;
    %vpi_call/w 13 805 "$display", $time, " During reset recovery time, there is command. \012" {0 0 0};
T_88.12 ;
T_88.10 ;
    %load/vec4 v0x5556c8ee6110_0;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %and;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %pushi/vec4 102, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %pushi/vec4 153, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.14, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5556c8ee5610_0, 0, 8;
T_88.14 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee8220_0;
    %and;
    %load/vec4 v0x5556c8ee5030_0;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee6110_0;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5030_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ee8220_0, 1000;
T_88.16 ;
    %load/vec4 v0x5556c8eea970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_88.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_88.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_88.20, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5556c8eea970_0, 0, 3;
    %jmp T_88.22;
T_88.18 ;
    %jmp T_88.22;
T_88.19 ;
    %load/vec4 v0x5556c8ee5610_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_88.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_88.24, 6;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_88.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_88.26, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_88.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_88.28, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 8;
    %cmp/u;
    %jmp/1 T_88.29, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 8;
    %cmp/u;
    %jmp/1 T_88.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_88.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_88.32, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_88.33, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_88.34, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 8;
    %cmp/u;
    %jmp/1 T_88.35, 6;
    %dup/vec4;
    %pushi/vec4 176, 0, 8;
    %cmp/u;
    %jmp/1 T_88.36, 6;
    %dup/vec4;
    %pushi/vec4 117, 0, 8;
    %cmp/u;
    %jmp/1 T_88.37, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_88.38, 6;
    %dup/vec4;
    %pushi/vec4 122, 0, 8;
    %cmp/u;
    %jmp/1 T_88.39, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_88.40, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_88.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_88.42, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 8;
    %cmp/u;
    %jmp/1 T_88.43, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 8;
    %cmp/u;
    %jmp/1 T_88.44, 6;
    %dup/vec4;
    %pushi/vec4 185, 0, 8;
    %cmp/u;
    %jmp/1 T_88.45, 6;
    %dup/vec4;
    %pushi/vec4 171, 0, 8;
    %cmp/u;
    %jmp/1 T_88.46, 6;
    %dup/vec4;
    %pushi/vec4 171, 0, 8;
    %cmp/u;
    %jmp/1 T_88.47, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 8;
    %cmp/u;
    %jmp/1 T_88.48, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_88.49, 6;
    %dup/vec4;
    %pushi/vec4 177, 0, 8;
    %cmp/u;
    %jmp/1 T_88.50, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_88.51, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_88.52, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 8;
    %cmp/u;
    %jmp/1 T_88.53, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_88.54, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_88.55, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_88.56, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_88.57, 6;
    %dup/vec4;
    %pushi/vec4 102, 0, 8;
    %cmp/u;
    %jmp/1 T_88.58, 6;
    %dup/vec4;
    %pushi/vec4 153, 0, 8;
    %cmp/u;
    %jmp/1 T_88.59, 6;
    %dup/vec4;
    %pushi/vec4 227, 0, 8;
    %cmp/u;
    %jmp/1 T_88.60, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 8;
    %cmp/u;
    %jmp/1 T_88.61, 6;
    %dup/vec4;
    %pushi/vec4 226, 0, 8;
    %cmp/u;
    %jmp/1 T_88.62, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 8;
    %cmp/u;
    %jmp/1 T_88.63, 6;
    %dup/vec4;
    %pushi/vec4 224, 0, 8;
    %cmp/u;
    %jmp/1 T_88.64, 6;
    %dup/vec4;
    %pushi/vec4 126, 0, 8;
    %cmp/u;
    %jmp/1 T_88.65, 6;
    %dup/vec4;
    %pushi/vec4 152, 0, 8;
    %cmp/u;
    %jmp/1 T_88.66, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_88.67, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
    %jmp T_88.69;
T_88.23 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.70, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.72, 8;
    %fork TD_top_cmd_tb.flash.write_enable, S_0x5556c8ee3b40;
    %join;
    %jmp T_88.73;
T_88.72 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.74, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.74 ;
T_88.73 ;
    %jmp T_88.71;
T_88.70 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.76, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.76 ;
T_88.71 ;
    %jmp T_88.69;
T_88.24 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %load/vec4 v0x5556c8ee6050_0;
    %or;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.78, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.80, 8;
    %fork TD_top_cmd_tb.flash.write_disable, S_0x5556c8ee34e0;
    %join;
    %jmp T_88.81;
T_88.80 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.82, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.82 ;
T_88.81 ;
    %jmp T_88.79;
T_88.78 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.84, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.84 ;
T_88.79 ;
    %jmp T_88.69;
T_88.25 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.86, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7c20_0, 0, 1;
    %jmp T_88.87;
T_88.86 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.88, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.88 ;
T_88.87 ;
    %jmp T_88.69;
T_88.26 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.90, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7e60_0, 0, 1;
    %jmp T_88.91;
T_88.90 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.92, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.92 ;
T_88.91 ;
    %jmp T_88.69;
T_88.27 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.94, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7aa0_0, 0, 1;
    %jmp T_88.95;
T_88.94 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.96, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.96 ;
T_88.95 ;
    %jmp T_88.69;
T_88.28 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.98, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 23, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_88.100, 9;
    %load/vec4 v0x5556c8ee5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.102, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 1;
    %jmp T_88.103;
T_88.102 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.104, 8;
    %event E_0x5556c8eda420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecf60_0, 0, 1;
    %jmp T_88.105;
T_88.104 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 23, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.106, 8;
    %event E_0x5556c8eda420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecea0_0, 0, 1;
T_88.106 ;
T_88.105 ;
T_88.103 ;
    %jmp T_88.101;
T_88.100 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 23, 0, 32;
    %flag_get/vec4 5;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.108, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
    %jmp T_88.109;
T_88.108 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.110, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.110 ;
T_88.109 ;
T_88.101 ;
    %jmp T_88.99;
T_88.98 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.112, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.112 ;
T_88.99 ;
    %jmp T_88.69;
T_88.29 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.114, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.116, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %store/vec4 v0x5556c8ee6290_0, 0, 1;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 3, 5, 4;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.118, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_88.120, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %jmp T_88.121;
T_88.120 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_88.122, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %jmp T_88.123;
T_88.122 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_88.124, 4;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %jmp T_88.125;
T_88.124 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_88.126, 4;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
T_88.126 ;
T_88.125 ;
T_88.123 ;
T_88.121 ;
    %jmp T_88.119;
T_88.118 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
T_88.119 ;
    %jmp T_88.117;
T_88.116 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.128, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.128 ;
T_88.117 ;
    %jmp T_88.115;
T_88.114 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.130, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.130 ;
T_88.115 ;
    %jmp T_88.69;
T_88.30 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.132, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.134, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %store/vec4 v0x5556c8ee6290_0, 0, 1;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 3, 5, 4;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.136, 8;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_88.138, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %jmp T_88.139;
T_88.138 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_88.140, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %jmp T_88.141;
T_88.140 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_88.142, 4;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
    %jmp T_88.143;
T_88.142 ;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_88.144, 4;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
T_88.144 ;
T_88.143 ;
T_88.141 ;
T_88.139 ;
    %jmp T_88.137;
T_88.136 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ee53b0_0, 0, 32;
T_88.137 ;
    %jmp T_88.135;
T_88.134 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.146, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.146 ;
T_88.135 ;
    %jmp T_88.133;
T_88.132 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.148, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.148 ;
T_88.133 ;
    %jmp T_88.69;
T_88.31 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.150, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.152, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.152 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8460_0, 0, 1;
    %jmp T_88.151;
T_88.150 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.154, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.154 ;
T_88.151 ;
    %jmp T_88.69;
T_88.32 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.156, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.158, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.158 ;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.160, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6ae0_0, 0, 1;
    %jmp T_88.161;
T_88.160 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6ba0_0, 0, 1;
T_88.161 ;
    %jmp T_88.157;
T_88.156 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.162, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.162 ;
T_88.157 ;
    %jmp T_88.69;
T_88.33 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.164, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.166, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.166 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.168, 8;
    %event E_0x5556c8eda520;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9270_0, 0, 1;
    %jmp T_88.169;
T_88.168 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.170, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.170 ;
T_88.169 ;
    %jmp T_88.165;
T_88.164 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.172, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.172 ;
T_88.165 ;
    %jmp T_88.69;
T_88.34 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.174, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.176, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.176 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.178, 8;
    %event E_0x5556c8edae00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee4db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee4ca0_0, 0, 1;
    %jmp T_88.179;
T_88.178 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.180, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.180 ;
T_88.179 ;
    %jmp T_88.175;
T_88.174 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.182, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.182 ;
T_88.175 ;
    %jmp T_88.69;
T_88.35 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.184, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.186, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.186 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.188, 8;
    %event E_0x5556c8edafa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee4db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee4be0_0, 0, 1;
    %jmp T_88.189;
T_88.188 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.190, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.190 ;
T_88.189 ;
    %jmp T_88.185;
T_88.184 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.192, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.192 ;
T_88.185 ;
    %jmp T_88.69;
T_88.36 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.194, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.196, 8;
    %event E_0x5556c8eda4e0;
    %jmp T_88.197;
T_88.196 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.198, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.198 ;
T_88.197 ;
    %jmp T_88.195;
T_88.194 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.200, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.200 ;
T_88.195 ;
    %jmp T_88.69;
T_88.37 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.202, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.204, 8;
    %event E_0x5556c8eda4e0;
    %jmp T_88.205;
T_88.204 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.206, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.206 ;
T_88.205 ;
    %jmp T_88.203;
T_88.202 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.208, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.208 ;
T_88.203 ;
    %jmp T_88.69;
T_88.38 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.210, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.212, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeabf0_0, 0, 1;
    %event E_0x5556c8eda720;
    %jmp T_88.213;
T_88.212 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.214, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.214 ;
T_88.213 ;
    %jmp T_88.211;
T_88.210 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.216, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.216 ;
T_88.211 ;
    %jmp T_88.69;
T_88.39 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.218, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.220, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eeabf0_0, 0, 1;
    %event E_0x5556c8eda720;
    %jmp T_88.221;
T_88.220 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.222, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.222 ;
T_88.221 ;
    %jmp T_88.219;
T_88.218 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.224, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.224 ;
T_88.219 ;
    %jmp T_88.69;
T_88.40 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.226, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.228, 8;
    %event E_0x5556c8edadc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee5550_0, 0, 1;
    %jmp T_88.229;
T_88.228 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.230, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.230 ;
T_88.229 ;
    %jmp T_88.227;
T_88.226 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.232, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.232 ;
T_88.227 ;
    %jmp T_88.69;
T_88.41 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.234, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.236, 8;
    %event E_0x5556c8edadc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee5550_0, 0, 1;
    %jmp T_88.237;
T_88.236 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.238, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.238 ;
T_88.237 ;
    %jmp T_88.235;
T_88.234 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.240, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.240 ;
T_88.235 ;
    %jmp T_88.69;
T_88.42 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee7920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.242, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.244, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.244 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.246, 4;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_88.248, 4;
    %event E_0x5556c8edaa30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7560_0, 0, 1;
T_88.248 ;
    %jmp T_88.247;
T_88.246 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 31, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee5030_0;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.250, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.250 ;
T_88.247 ;
    %jmp T_88.243;
T_88.242 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.252, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.252 ;
T_88.243 ;
    %jmp T_88.69;
T_88.43 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.254, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.256, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.256 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.258, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee93f0_0, 0, 1;
    %load/vec4 v0x5556c8ee61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.260, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8a60_0, 0, 1;
    %jmp T_88.261;
T_88.260 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6ba0_0, 0, 1;
T_88.261 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
T_88.258 ;
    %jmp T_88.255;
T_88.254 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.262, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.262 ;
T_88.255 ;
    %jmp T_88.69;
T_88.44 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.264, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.266, 8;
    %event E_0x5556c8eda4a0;
    %jmp T_88.267;
T_88.266 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.268, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.268 ;
T_88.267 ;
    %jmp T_88.265;
T_88.264 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.270, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.270 ;
T_88.265 ;
    %jmp T_88.69;
T_88.45 ;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.272, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ee5c90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.274, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef12a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
    %jmp T_88.275;
T_88.274 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.276, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.276 ;
T_88.275 ;
    %jmp T_88.273;
T_88.272 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.278, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.278 ;
T_88.273 ;
    %jmp T_88.69;
T_88.46 ;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %load/vec4 v0x5556c8ee6050_0;
    %or;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.280, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee7320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ef1420_0;
    %and;
    %pushi/vec4 38, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %pushi/vec4 38, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.282, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef15a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
    %jmp T_88.283;
T_88.282 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee7320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ef1420_0;
    %and;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.284, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef15a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
    %jmp T_88.285;
T_88.284 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee5c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.286, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
T_88.286 ;
T_88.285 ;
T_88.283 ;
    %jmp T_88.281;
T_88.280 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.288, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.288 ;
T_88.281 ;
    %jmp T_88.69;
T_88.47 ;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %load/vec4 v0x5556c8ee6050_0;
    %or;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.290, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee7320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ef1420_0;
    %and;
    %pushi/vec4 38, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %pushi/vec4 38, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.292, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef15a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
    %jmp T_88.293;
T_88.292 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee7320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5556c8ef1420_0;
    %and;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5556c8ee61d0_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.294, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef15a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
    %jmp T_88.295;
T_88.294 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee5c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.296, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee5c90_0, 0, 1;
T_88.296 ;
T_88.295 ;
T_88.293 ;
    %jmp T_88.291;
T_88.290 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.298, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.298 ;
T_88.291 ;
    %jmp T_88.69;
T_88.48 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.300, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.302, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.302 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7fe0_0, 0, 1;
    %jmp T_88.301;
T_88.300 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.304, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.304 ;
T_88.301 ;
    %jmp T_88.69;
T_88.49 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.306, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_88.308, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.308 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8760_0, 0, 1;
    %jmp T_88.307;
T_88.306 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.310, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.310 ;
T_88.307 ;
    %jmp T_88.69;
T_88.50 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.312, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.314, 8;
    %fork TD_top_cmd_tb.flash.enter_secured_otp, S_0x5556c8edc7e0;
    %join;
    %jmp T_88.315;
T_88.314 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.316, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.316 ;
T_88.315 ;
    %jmp T_88.313;
T_88.312 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.318, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.318 ;
T_88.313 ;
    %jmp T_88.69;
T_88.51 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.320, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.322, 8;
    %fork TD_top_cmd_tb.flash.exit_secured_otp, S_0x5556c8edcd30;
    %join;
    %jmp T_88.323;
T_88.322 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.324, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.324 ;
T_88.323 ;
    %jmp T_88.321;
T_88.320 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.326, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.326 ;
T_88.321 ;
    %jmp T_88.69;
T_88.52 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.328, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7ce0_0, 0, 1;
    %jmp T_88.329;
T_88.328 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.330, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.330 ;
T_88.329 ;
    %jmp T_88.69;
T_88.53 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeabf0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.332, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.334, 8;
    %event E_0x5556c8eda590;
    %jmp T_88.335;
T_88.334 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.336, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.336 ;
T_88.335 ;
    %jmp T_88.333;
T_88.332 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.338, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.338 ;
T_88.333 ;
    %jmp T_88.69;
T_88.54 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %or;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.340, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee61d0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_88.342, 9;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.342 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7f20_0, 0, 1;
    %jmp T_88.341;
T_88.340 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.344, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.344 ;
T_88.341 ;
    %jmp T_88.69;
T_88.55 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.346, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.348, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.348 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6de0_0, 0, 1;
    %jmp T_88.347;
T_88.346 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.350, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.350 ;
T_88.347 ;
    %jmp T_88.69;
T_88.56 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.352, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_88.354, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.354 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7020_0, 0, 1;
    %jmp T_88.353;
T_88.352 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.356, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.356 ;
T_88.353 ;
    %jmp T_88.69;
T_88.57 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8eeaf30_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee7920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.358, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_88.360, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8eddcb0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.load_address, S_0x5556c8eddad0;
    %join;
    %load/vec4 v0x5556c8eddcb0_0;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.360 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee77a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_88.362, 4;
    %event E_0x5556c8edaa30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7860_0, 0, 1;
    %jmp T_88.363;
T_88.362 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee5030_0;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.364, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.364 ;
T_88.363 ;
    %jmp T_88.359;
T_88.358 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.366, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.366 ;
T_88.359 ;
    %jmp T_88.69;
T_88.58 ;
    %load/vec4 v0x5556c8ee5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.368, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee6110_0;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.370, 8;
    %event E_0x5556c8eda8c0;
    %jmp T_88.371;
T_88.370 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.372, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.372 ;
T_88.371 ;
    %jmp T_88.369;
T_88.368 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.374, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.374 ;
T_88.369 ;
    %jmp T_88.69;
T_88.59 ;
    %load/vec4 v0x5556c8ee5930_0;
    %load/vec4 v0x5556c8ee8220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.376, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee6110_0;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.378, 8;
    %event E_0x5556c8eda880;
    %jmp T_88.379;
T_88.378 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.380, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.380 ;
T_88.379 ;
    %jmp T_88.377;
T_88.376 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.382, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.382 ;
T_88.377 ;
    %jmp T_88.69;
T_88.60 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.384, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_88.386, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.386 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 39, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.388, 8;
    %event E_0x5556c8eda460;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecde0_0, 0, 1;
    %jmp T_88.389;
T_88.388 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 39, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 39, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.390, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.390 ;
T_88.389 ;
    %jmp T_88.385;
T_88.384 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.392, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.392 ;
T_88.385 ;
    %jmp T_88.69;
T_88.61 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.394, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.396, 8;
    %event E_0x5556c8edac30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6880_0, 0, 1;
    %jmp T_88.397;
T_88.396 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_88.398, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.398 ;
T_88.397 ;
    %jmp T_88.395;
T_88.394 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.400, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.400 ;
T_88.395 ;
    %jmp T_88.69;
T_88.62 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.402, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_88.404, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.404 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.406, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7da0_0, 0, 1;
T_88.406 ;
    %jmp T_88.403;
T_88.402 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.408, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.408 ;
T_88.403 ;
    %jmp T_88.69;
T_88.63 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.410, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_88.412, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.412 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 47, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.414, 8;
    %event E_0x5556c8eda5d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eecc60_0, 0, 1;
    %jmp T_88.415;
T_88.414 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 47, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_88.416, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.416 ;
T_88.415 ;
    %jmp T_88.411;
T_88.410 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.418, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.418 ;
T_88.411 ;
    %jmp T_88.69;
T_88.64 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee7260_0;
    %inv;
    %and;
    %load/vec4 v0x5556c8ee61d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.420, 8;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_88.422, 4;
    %load/vec4 v0x5556c8eea170_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0x5556c8ee4af0_0, 0, 23;
T_88.422 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.424, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7b60_0, 0, 1;
T_88.424 ;
    %jmp T_88.421;
T_88.420 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.426, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.426 ;
T_88.421 ;
    %jmp T_88.69;
T_88.65 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.428, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.430, 8;
    %event E_0x5556c8edabf0;
    %jmp T_88.431;
T_88.430 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.432, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.432 ;
T_88.431 ;
    %jmp T_88.429;
T_88.428 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.434, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.434 ;
T_88.429 ;
    %jmp T_88.69;
T_88.66 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %nor/r;
    %load/vec4 v0x5556c8eec5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5556c8eec4e0_0;
    %and;
    %load/vec4 v0x5556c8ee73e0_0;
    %and;
    %load/vec4 v0x5556c8eec720_0;
    %and;
    %load/vec4 v0x5556c8ee5930_0;
    %and;
    %load/vec4 v0x5556c8ee6350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.436, 8;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5556c8ee5030_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.438, 8;
    %event E_0x5556c8edaa70;
    %jmp T_88.439;
T_88.438 ;
    %load/vec4 v0x5556c8ee5870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5556c8ee5030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.440, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.440 ;
T_88.439 ;
    %jmp T_88.437;
T_88.436 ;
    %load/vec4 v0x5556c8ee5030_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_88.442, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
T_88.442 ;
T_88.437 ;
    %jmp T_88.69;
T_88.67 ;
    %jmp T_88.69;
T_88.69 ;
    %pop/vec4 1;
    %jmp T_88.22;
T_88.20 ;
    %jmp T_88.22;
T_88.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5556c8ee5870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_88.444, 4;
T_88.444 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5556c8ed54c0;
T_89 ;
    %wait E_0x5556c8eda0e0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee9630_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee97b0_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee9930_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee9e70_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee9570_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee96f0_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee9870_0, 10000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5556c8ee9db0_0, 10000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eea490_0, 10000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eea0b0_0, 10000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eecae0_0, 10000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ee9cf0_0, 10000;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee5030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ee5110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eea310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee9b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee93f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee82e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee8820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee77a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5556c8eea970_0, 0;
    %disable S_0x5556c8ee11c0;
    %disable S_0x5556c8ee1a30;
    %disable S_0x5556c8ee0000;
    %disable S_0x5556c8edf960;
    %disable S_0x5556c8edee20;
    %disable S_0x5556c8edf1e0;
    %disable S_0x5556c8edf5a0;
    %disable S_0x5556c8edcf10;
    %disable S_0x5556c8edd350;
    %disable S_0x5556c8edd710;
    %disable S_0x5556c8ee07e0;
    %disable S_0x5556c8ee0ba0;
    %disable S_0x5556c8ee0f60;
    %disable S_0x5556c8edc480;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5556c8ed54c0;
T_90 ;
    %wait E_0x5556c8eda0e0;
    %load/vec4 v0x5556c8eead90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6110_0, 0, 1;
    %jmp T_90.1;
T_90.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8eec420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee6ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7f20_0, 0, 1;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5556c8ed54c0;
T_91 ;
    %wait E_0x5556c8ed9f90;
    %fork t_17, S_0x5556c8ee0f60;
    %jmp t_16;
    .scope S_0x5556c8ee0f60;
t_17 ;
T_91.0 ;
    %load/vec4 v0x5556c8ee7320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_91.1, 6;
    %wait E_0x5556c8ee1140;
    %jmp T_91.0;
T_91.1 ;
    %load/vec4 v0x5556c8ee8460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee82e0_0, 0, 1;
    %fork TD_top_cmd_tb.flash.read_1xio, S_0x5556c8edee20;
    %join;
    %jmp T_91.3;
T_91.2 ;
    %load/vec4 v0x5556c8ee6ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.4, 4;
    %fork TD_top_cmd_tb.flash.fastread_1xio, S_0x5556c8edcf10;
    %join;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0x5556c8ee6de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.6, 4;
    %fork TD_top_cmd_tb.flash.fastread_2xio, S_0x5556c8edd350;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6c60_0, 0, 1;
    %jmp T_91.7;
T_91.6 ;
    %load/vec4 v0x5556c8ee7020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee6ea0_0, 0, 1;
    %fork TD_top_cmd_tb.flash.fastread_4xio, S_0x5556c8edd710;
    %join;
    %jmp T_91.9;
T_91.8 ;
    %load/vec4 v0x5556c8ee7fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.10, 4;
    %fork TD_top_cmd_tb.flash.read_electronic_manufacturer_device_id, S_0x5556c8ee0ba0;
    %join;
    %jmp T_91.11;
T_91.10 ;
    %load/vec4 v0x5556c8ee8160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.12, 4;
    %fork TD_top_cmd_tb.flash.read_electronic_id, S_0x5556c8ee07e0;
    %join;
    %jmp T_91.13;
T_91.12 ;
    %load/vec4 v0x5556c8ee8760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8520_0, 0, 1;
    %fork TD_top_cmd_tb.flash.read_2xio, S_0x5556c8edf1e0;
    %join;
    %jmp T_91.15;
T_91.14 ;
    %load/vec4 v0x5556c8ee8a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee8820_0, 0, 1;
    %fork TD_top_cmd_tb.flash.read_4xio, S_0x5556c8edf5a0;
    %join;
    %jmp T_91.17;
T_91.16 ;
    %load/vec4 v0x5556c8ee77a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_91.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee7620_0, 0, 1;
T_91.18 ;
T_91.17 ;
T_91.15 ;
T_91.13 ;
T_91.11 ;
T_91.9 ;
T_91.7 ;
T_91.5 ;
T_91.3 ;
    %end;
    .scope S_0x5556c8ed54c0;
t_16 %join;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5556c8ed54c0;
T_92 ;
    %wait E_0x5556c8eda8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8eef840_0, 0, 1;
    %pushi/vec4 2000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5556c8eef840_0;
    %store/vec4 v0x5556c8ee8220_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5556c8ed54c0;
T_93 ;
    %wait E_0x5556c8eda880;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ee5f90_0, 0, 1;
    %load/vec4 v0x5556c8ee9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %delay 3410065408, 2;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x5556c8ee4db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %delay 3410065408, 2;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x5556c8ee5550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %delay 3410065408, 2;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0x5556c8ee6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.6, 8;
    %delay 3410065408, 2;
    %jmp T_93.7;
T_93.6 ;
    %load/vec4 v0x5556c8eecf60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5556c8eecea0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8eecd20_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5556c8eed020_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8ee7860_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5556c8ee7560_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5556c8eecde0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_93.8, 8;
    %delay 20000000, 0;
    %jmp T_93.9;
T_93.8 ;
    %load/vec4 v0x5556c8ee5c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.10, 4;
    %delay 100000000, 0;
    %jmp T_93.11;
T_93.10 ;
    %delay 20000000, 0;
T_93.11 ;
T_93.9 ;
T_93.7 ;
T_93.5 ;
T_93.3 ;
T_93.1 ;
    %disable S_0x5556c8ee1580;
    %disable S_0x5556c8edcba0;
    %disable S_0x5556c8edea60;
    %disable S_0x5556c8ee36c0;
    %disable S_0x5556c8ee02e0;
    %disable S_0x5556c8ee4570;
    %disable S_0x5556c8edb740;
    %disable S_0x5556c8edb100;
    %disable S_0x5556c8ee2390;
    %disable S_0x5556c8edbcb0;
    %disable S_0x5556c8eddf90;
    %disable S_0x5556c8ee2ce0;
    %disable S_0x5556c8edf960;
    %disable S_0x5556c8ee4390;
    %disable S_0x5556c8ee11c0;
    %disable S_0x5556c8ee1a30;
    %disable S_0x5556c8ee0000;
    %disable S_0x5556c8ee2b00;
    %disable S_0x5556c8ee1fd0;
    %disable S_0x5556c8edc9c0;
    %disable S_0x5556c8ede880;
    %disable S_0x5556c8ee2920;
    %disable S_0x5556c8ee21b0;
    %disable S_0x5556c8edee20;
    %disable S_0x5556c8edf1e0;
    %disable S_0x5556c8edf5a0;
    %disable S_0x5556c8edcf10;
    %disable S_0x5556c8edd350;
    %disable S_0x5556c8edd710;
    %disable S_0x5556c8ee07e0;
    %disable S_0x5556c8ee0ba0;
    %disable S_0x5556c8ee0f60;
    %disable S_0x5556c8edc480;
    %fork TD_top_cmd_tb.flash.reset_sm, S_0x5556c8ee1df0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7f20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeacb0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8eeaf30_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ee56f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5556c8ee56f0_0, 4, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x5556c8ed54c0;
T_94 ;
    %wait E_0x5556c8ed9f30;
    %fork t_19, S_0x5556c8ee2920;
    %jmp t_18;
    .scope S_0x5556c8ee2920;
t_19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8eeb8e0_0, 1000;
    %end;
    .scope S_0x5556c8ed54c0;
t_18 %join;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5556c8ed54c0;
T_95 ;
    %wait E_0x5556c8ed9e20;
    %fork t_21, S_0x5556c8ee21b0;
    %jmp t_20;
    .scope S_0x5556c8ee21b0;
t_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556c8ee8d60_0, 1000;
    %end;
    .scope S_0x5556c8ed54c0;
t_20 %join;
    %jmp T_95;
    .thread T_95;
    .scope S_0x5556c8ed54c0;
T_96 ;
    %wait E_0x5556c8ed9dc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ee7f20_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5556c8ed54c0;
T_97 ;
    %wait E_0x5556c8eda420;
    %fork TD_top_cmd_tb.flash.write_status, S_0x5556c8ee4570;
    %join;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5556c8ed54c0;
T_98 ;
    %wait E_0x5556c8edae00;
    %fork TD_top_cmd_tb.flash.block_erase, S_0x5556c8edb100;
    %join;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5556c8ed54c0;
T_99 ;
    %wait E_0x5556c8edadc0;
    %fork TD_top_cmd_tb.flash.chip_erase, S_0x5556c8edbcb0;
    %join;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5556c8ed54c0;
T_100 ;
    %wait E_0x5556c8edaa30;
    %fork t_23, S_0x5556c8ede6a0;
    %jmp t_22;
    .scope S_0x5556c8ede6a0;
t_23 ;
    %load/vec4 v0x5556c8ee4af0_0;
    %store/vec4 v0x5556c8ede1f0_0, 0, 23;
    %fork TD_top_cmd_tb.flash.page_program, S_0x5556c8eddf90;
    %join;
    %end;
    .scope S_0x5556c8ed54c0;
t_22 %join;
    %jmp T_100;
    .thread T_100;
    .scope S_0x5556c8ed54c0;
T_101 ;
    %wait E_0x5556c8eda520;
    %fork TD_top_cmd_tb.flash.sector_erase_4k, S_0x5556c8ee2390;
    %join;
    %jmp T_101;
    .thread T_101;
    .scope S_0x5556c8ed54c0;
T_102 ;
    %wait E_0x5556c8ed9cc0;
    %fork TD_top_cmd_tb.flash.read_id, S_0x5556c8ee11c0;
    %join;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5556c8ed54c0;
T_103 ;
    %wait E_0x5556c8ed9c60;
    %fork TD_top_cmd_tb.flash.read_status, S_0x5556c8ee1a30;
    %join;
    %jmp T_103;
    .thread T_103;
    .scope S_0x5556c8ed54c0;
T_104 ;
    %wait E_0x5556c8ed9b70;
    %fork TD_top_cmd_tb.flash.read_cr, S_0x5556c8ee0000;
    %join;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5556c8ed54c0;
T_105 ;
    %wait E_0x5556c8ed9b10;
    %fork TD_top_cmd_tb.flash.read_Secur_Register, S_0x5556c8edf960;
    %join;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5556c8ed54c0;
T_106 ;
    %wait E_0x5556c8eda590;
    %fork TD_top_cmd_tb.flash.write_secur_register, S_0x5556c8ee4390;
    %join;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5556c8ed54c0;
T_107 ;
    %wait E_0x5556c8eda4e0;
    %fork TD_top_cmd_tb.flash.suspend_write, S_0x5556c8ee2b00;
    %join;
    %jmp T_107;
    .thread T_107;
    .scope S_0x5556c8ed54c0;
T_108 ;
    %wait E_0x5556c8eda720;
    %fork TD_top_cmd_tb.flash.resume_write, S_0x5556c8ee1fd0;
    %join;
    %jmp T_108;
    .thread T_108;
    .scope S_0x5556c8ed54c0;
T_109 ;
    %wait E_0x5556c8edafa0;
    %fork TD_top_cmd_tb.flash.block_erase_32k, S_0x5556c8edb740;
    %join;
    %jmp T_109;
    .thread T_109;
    .scope S_0x5556c8ed54c0;
T_110 ;
    %wait E_0x5556c8eda4a0;
    %fork TD_top_cmd_tb.flash.write_protection_select, S_0x5556c8ee41b0;
    %join;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5556c8ed54c0;
T_111 ;
    %wait E_0x5556c8eda460;
    %fork TD_top_cmd_tb.flash.program_spb_register, S_0x5556c8edea60;
    %join;
    %jmp T_111;
    .thread T_111;
    .scope S_0x5556c8ed54c0;
T_112 ;
    %wait E_0x5556c8edac30;
    %fork TD_top_cmd_tb.flash.erase_spb_register, S_0x5556c8edcba0;
    %join;
    %jmp T_112;
    .thread T_112;
    .scope S_0x5556c8ed54c0;
T_113 ;
    %wait E_0x5556c8ed9a30;
    %fork TD_top_cmd_tb.flash.read_spb_register, S_0x5556c8ee1580;
    %join;
    %jmp T_113;
    .thread T_113;
    .scope S_0x5556c8ed54c0;
T_114 ;
    %wait E_0x5556c8eda5d0;
    %fork TD_top_cmd_tb.flash.write_dpb_register, S_0x5556c8ee36c0;
    %join;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5556c8ed54c0;
T_115 ;
    %wait E_0x5556c8ed99d0;
    %fork TD_top_cmd_tb.flash.read_dpb_register, S_0x5556c8ee02e0;
    %join;
    %jmp T_115;
    .thread T_115;
    .scope S_0x5556c8ed54c0;
T_116 ;
    %wait E_0x5556c8edabf0;
    %fork TD_top_cmd_tb.flash.chip_lock, S_0x5556c8edc070;
    %join;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5556c8ed54c0;
T_117 ;
    %wait E_0x5556c8edaa70;
    %fork TD_top_cmd_tb.flash.chip_unlock, S_0x5556c8edc2a0;
    %join;
    %jmp T_117;
    .thread T_117;
    .scope S_0x5556c8ed54c0;
T_118 ;
    %vpi_func 13 3682 "$fopen" 32, "ac_check.err" {0 0 0};
    %store/vec4 v0x5556c8ee4930_0, 0, 32;
    %end;
    .thread T_118;
    .scope S_0x5556c8ed54c0;
T_119 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eeba60_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eeb9a0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eec360_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eec2a0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebd60_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebca0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eec060_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebfa0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebe20_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eec120_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eec1e0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebee0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebbe0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5556c8eebb20_0;
    %end;
    .thread T_119;
    .scope S_0x5556c8ed54c0;
T_120 ;
    %wait E_0x5556c8ed9900;
    %vpi_func/r 13 3715 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 2013265920, 4068; load=7.50000
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3715 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %vpi_call/w 13 3716 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for except READ instruction fSCLK =%f Mhz, fSCLK timing violation at %f \012", P_0x5556c8ed68d0, $realtime {0 0 0};
T_120.0 ;
    %vpi_func/r 13 3718 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee82e0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3718 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %vpi_call/w 13 3719 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for READ instruction fRSCLK =%f Mhz, fRSCLK timing violation at %f \012", P_0x5556c8ed6890, $realtime {0 0 0};
T_120.2 ;
    %vpi_func/r 13 3721 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 1677721600, 4069; load=12.5000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee8520_0;
    %and;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3721 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %vpi_call/w 13 3722 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 2XI/O instruction fTSCLK =%f Mhz, fTSCLK timing violation at %f \012", P_0x5556c8ed6910, $realtime {0 0 0};
T_120.4 ;
    %vpi_func/r 13 3724 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 2013265920, 4068; load=7.50000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee8520_0;
    %and;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3724 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.6, 8;
    %vpi_call/w 13 3725 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 2XI/O instruction fTSCLK =%f Mhz, fTSCLK timing violation at %f \012", P_0x5556c8ed6950, $realtime {0 0 0};
T_120.6 ;
    %vpi_func/r 13 3727 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 2013265920, 4068; load=7.50000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee6c60_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3727 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.8, 8;
    %vpi_call/w 13 3728 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 2XI/O instruction fTSCLK =%f Mhz, fTSCLK timing violation at %f \012", P_0x5556c8ed6990, $realtime {0 0 0};
T_120.8 ;
    %vpi_func/r 13 3730 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 1677721600, 4069; load=12.5000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee8820_0;
    %and;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3730 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.10, 8;
    %vpi_call/w 13 3731 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 4XI/O instruction fQSCLK =%f Mhz, fQSCLK timing violation at %f \012", P_0x5556c8ed67d0, $realtime {0 0 0};
T_120.10 ;
    %vpi_func/r 13 3733 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 2013265920, 4068; load=7.50000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee8820_0;
    %and;
    %load/vec4 v0x5556c8ee56f0_0;
    %parti/s 1, 6, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3733 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.12, 8;
    %vpi_call/w 13 3734 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 4XI/O instruction fQSCLK =%f Mhz, fQSCLK timing violation at %f \012", P_0x5556c8ed6810, $realtime {0 0 0};
T_120.12 ;
    %vpi_func/r 13 3736 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 2013265920, 4068; load=7.50000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee6ea0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3736 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.14, 8;
    %vpi_call/w 13 3737 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 4XI/O instruction fQSCLK =%f Mhz, fQSCLK timing violation at %f \012", P_0x5556c8ed6850, $realtime {0 0 0};
T_120.14 ;
    %vpi_func/r 13 3739 "$realtime" {0 0 0};
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 2013265920, 4068; load=7.50000
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee7620_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %vpi_func/r 13 3739 "$realtime" {0 0 0};
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.16, 8;
    %vpi_call/w 13 3740 "$fwrite", v0x5556c8ee4930_0, "Clock Frequence for 4PP program instruction f4PP =%f Mhz, f4PP timing violation at %f \012", P_0x5556c8ed6790, $realtime {0 0 0};
T_120.16 ;
    %vpi_func/r 13 3742 "$realtime" {0 0 0};
    %store/real v0x5556c8eebd60_0;
    %delay 0, 0;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebe20_0;
    %sub/wr;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee9f30_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.18, 8;
    %vpi_call/w 13 3746 "$fwrite", v0x5556c8ee4930_0, "minimum Data SI setup time tDVCH=%f ns, tDVCH timing violation at %f \012", P_0x5556c8ed6e10, $realtime {0 0 0};
T_120.18 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eec120_0;
    %sub/wr;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8eea310_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.20, 8;
    %vpi_call/w 13 3748 "$fwrite", v0x5556c8ee4930_0, "minimum Data SO setup time tDVCH=%f ns, tDVCH timing violation at %f \012", P_0x5556c8ed6e10, $realtime {0 0 0};
T_120.20 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eec1e0_0;
    %sub/wr;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8eec960_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.22, 8;
    %vpi_call/w 13 3750 "$fwrite", v0x5556c8ee4930_0, "minimum Data WP setup time tDVCH=%f ns, tDVCH timing violation at %f \012", P_0x5556c8ed6e10, $realtime {0 0 0};
T_120.22 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebee0_0;
    %sub/wr;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee9b70_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.24, 8;
    %vpi_call/w 13 3753 "$fwrite", v0x5556c8ee4930_0, "minimum Data SIO3 setup time tDVCH=%f ns, tDVCH timing violation at %f \012", P_0x5556c8ed6e10, $realtime {0 0 0};
T_120.24 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebca0_0;
    %sub/wr;
    %pushi/real 1814623682, 4067; load=3.38000
    %pushi/real 2348810, 4045; load=3.38000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.26, 8;
    %vpi_call/w 13 3756 "$fwrite", v0x5556c8ee4930_0, "minimum SCLK Low time tCL=%f ns, tCL timing violation at %f \012", P_0x5556c8ed6cd0, $realtime {0 0 0};
T_120.26 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebca0_0;
    %sub/wr;
    %pushi/real 1814623682, 4067; load=3.38000
    %pushi/real 2348810, 4045; load=3.38000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee7620_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.28, 8;
    %vpi_call/w 13 3758 "$fwrite", v0x5556c8ee4930_0, "minimum SCLK Low time tCL=%f ns, tCL timing violation at %f \012", P_0x5556c8ed6cd0, $realtime {0 0 0};
T_120.28 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebca0_0;
    %sub/wr;
    %pushi/vec4 9, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee82e0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.30, 8;
    %vpi_call/w 13 3761 "$fwrite", v0x5556c8ee4930_0, "minimum SCLK Low time tCL=%f ns, tCL timing violation at %f \012", P_0x5556c8ed6d90, $realtime {0 0 0};
T_120.30 ;
    %delay 0, 0;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eeb9a0_0;
    %sub/wr;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.32, 8;
    %vpi_call/w 13 3765 "$fwrite", v0x5556c8ee4930_0, "minimum CS# active setup time tSLCH=%f ns, tSLCH timing violation at %f \012", P_0x5556c8ed7510, $realtime {0 0 0};
T_120.32 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.34, 8;
    %vpi_call/w 13 3769 "$fwrite", v0x5556c8ee4930_0, "minimum CS# not active setup time tSHCH=%f ns, tSHCH timing violation at %f \012", P_0x5556c8ed73d0, $realtime {0 0 0};
T_120.34 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebb20_0;
    %sub/wr;
    %pushi/vec4 5, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.36, 8;
    %vpi_call/w 13 3772 "$fwrite", v0x5556c8ee4930_0, "minimum HOLD# setup time tHLCH=%f ns, tHLCH timing violation at %f \012", P_0x5556c8ed6f90, $realtime {0 0 0};
T_120.36 ;
    %load/real v0x5556c8eebd60_0;
    %load/real v0x5556c8eebbe0_0;
    %sub/wr;
    %pushi/vec4 5, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebd60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.38, 8;
    %vpi_call/w 13 3776 "$fwrite", v0x5556c8ee4930_0, "minimum HOLD setup time tHHCH=%f ns, tHHCH timing violation at %f \012", P_0x5556c8ed6f10, $realtime {0 0 0};
T_120.38 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5556c8ed54c0;
T_121 ;
    %wait E_0x5556c8ed98a0;
    %vpi_func/r 13 3782 "$realtime" {0 0 0};
    %store/real v0x5556c8eebca0_0;
    %delay 0, 0;
    %load/real v0x5556c8eebca0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 1814623682, 4067; load=3.38000
    %pushi/real 2348810, 4045; load=3.38000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebca0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %vpi_call/w 13 3786 "$fwrite", v0x5556c8ee4930_0, "minimum SCLK High time tCH=%f ns, tCH timing violation at %f \012", P_0x5556c8ed6b10, $realtime {0 0 0};
T_121.0 ;
    %load/real v0x5556c8eebca0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/real 1814623682, 4067; load=3.38000
    %pushi/real 2348810, 4045; load=3.38000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee7620_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebca0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %vpi_call/w 13 3788 "$fwrite", v0x5556c8ee4930_0, "minimum SCLK High time tCH=%f ns, tCH timing violation at %f \012", P_0x5556c8ed6b10, $realtime {0 0 0};
T_121.2 ;
    %load/real v0x5556c8eebca0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 9, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee82e0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebca0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %vpi_call/w 13 3791 "$fwrite", v0x5556c8ee4930_0, "minimum SCLK High time tCH=%f ns, tCH timing violation at %f \012", P_0x5556c8ed6c90, $realtime {0 0 0};
T_121.4 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x5556c8ed54c0;
T_122 ;
    %wait E_0x5556c8ed97e0;
    %vpi_func/r 13 3796 "$realtime" {0 0 0};
    %store/real v0x5556c8eebe20_0;
    %delay 0, 0;
    %load/real v0x5556c8eebe20_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 3, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee9f30_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebe20_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %vpi_call/w 13 3800 "$fwrite", v0x5556c8ee4930_0, "minimum Data SI hold time tCHDX=%f ns, tCHDX timing violation at %f \012", P_0x5556c8ed6b50, $realtime {0 0 0};
T_122.0 ;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x5556c8ed54c0;
T_123 ;
    %wait E_0x5556c8ed9650;
    %vpi_func/r 13 3804 "$realtime" {0 0 0};
    %store/real v0x5556c8eec120_0;
    %delay 0, 0;
    %load/real v0x5556c8eec120_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 3, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8eea310_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eec120_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %vpi_call/w 13 3808 "$fwrite", v0x5556c8ee4930_0, "minimum Data SO hold time tCHDX=%f ns, tCHDX timing violation at %f \012", P_0x5556c8ed6b50, $realtime {0 0 0};
T_123.0 ;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x5556c8ed54c0;
T_124 ;
    %wait E_0x5556c8ed9710;
    %vpi_func/r 13 3812 "$realtime" {0 0 0};
    %store/real v0x5556c8eec1e0_0;
    %delay 0, 0;
    %load/real v0x5556c8eec1e0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 3, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8eec960_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eec1e0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %vpi_call/w 13 3816 "$fwrite", v0x5556c8ee4930_0, "minimum Data WP hold time tCHDX=%f ns, tCHDX timing violation at %f \012", P_0x5556c8ed6b50, $realtime {0 0 0};
T_124.0 ;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x5556c8ed54c0;
T_125 ;
    %wait E_0x5556c8ed96b0;
    %vpi_func/r 13 3821 "$realtime" {0 0 0};
    %store/real v0x5556c8eebee0_0;
    %delay 0, 0;
    %load/real v0x5556c8eebee0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 3, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee9b70_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebee0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %vpi_call/w 13 3825 "$fwrite", v0x5556c8ee4930_0, "minimum Data SIO3 hold time tCHDX=%f ns, tCHDX timing violation at %f \012", P_0x5556c8ed6b50, $realtime {0 0 0};
T_125.0 ;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x5556c8ed54c0;
T_126 ;
    %wait E_0x5556c8ed9610;
    %vpi_func/r 13 3829 "$realtime" {0 0 0};
    %store/real v0x5556c8eeba60_0;
    %delay 0, 0;
    %load/real v0x5556c8eeba60_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeba60_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %vpi_call/w 13 3833 "$fwrite", v0x5556c8ee4930_0, "minimum CS# active hold time tCHSH=%f ns, tCHSH timing violation at %f \012", P_0x5556c8ed6c10, $realtime {0 0 0};
T_126.0 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x5556c8ed54c0;
T_127 ;
    %wait E_0x5556c8ed95b0;
    %vpi_func/r 13 3837 "$realtime" {0 0 0};
    %store/real v0x5556c8eeb9a0_0;
    %delay 0, 0;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 4, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %vpi_call/w 13 3841 "$fwrite", v0x5556c8ee4930_0, "minimum CS# not active hold time tCHSL=%f ns, tCHSL timing violation at %f \012", P_0x5556c8ed6c50, $realtime {0 0 0};
T_127.0 ;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 15, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ee8be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %vpi_call/w 13 3844 "$fwrite", v0x5556c8ee4930_0, "minimum CS# deselect  time tSHSL_R=%f ns, tSHSL timing violation at %f \012", P_0x5556c8ed7450, $realtime {0 0 0};
T_127.2 ;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 50, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8eed0e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %vpi_call/w 13 3846 "$fwrite", v0x5556c8ee4930_0, "minimum CS# deselect  time tSHSL_W=%f ns, tSHSL timing violation at %f \012", P_0x5556c8ed7490, $realtime {0 0 0};
T_127.4 ;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eec360_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8eec8a0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %vpi_call/w 13 3850 "$fwrite", v0x5556c8ee4930_0, "minimum WP setup  time tWHSL=%f ns, tWHSL timing violation at %f \012", P_0x5556c8ed7690, $realtime {0 0 0};
T_127.6 ;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 10000, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ef12a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.8, 8;
    %vpi_call/w 13 3855 "$fwrite", v0x5556c8ee4930_0, "when transit from Standby Mode to Deep-Power Mode, CS# must remain high for at least tDP =%f ns, tDP timing violation at %f \012", P_0x5556c8ed6dd0, $realtime {0 0 0};
T_127.8 ;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 100000, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ef1420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.10, 8;
    %vpi_call/w 13 3860 "$fwrite", v0x5556c8ee4930_0, "when transit from Deep-Power Mode to Standby Mode, CS# must remain high for at least tRES1 =%f ns, tRES1 timing violation at %f \012", P_0x5556c8ed7290, $realtime {0 0 0};
T_127.10 ;
    %load/real v0x5556c8eeb9a0_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 100000, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eeb9a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5556c8ef15a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.12, 8;
    %vpi_call/w 13 3863 "$fwrite", v0x5556c8ee4930_0, "when transit from Deep-Power Mode to Standby Mode, CS# must remain high for at least tRES2 =%f ns, tRES2 timing violation at %f \012", P_0x5556c8ed72d0, $realtime {0 0 0};
T_127.12 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x5556c8ed54c0;
T_128 ;
    %wait E_0x5556c8c00ca0;
    %vpi_func/r 13 3867 "$realtime" {0 0 0};
    %store/real v0x5556c8eebbe0_0;
    %delay 0, 0;
    %load/real v0x5556c8eebbe0_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 5, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebbe0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %vpi_call/w 13 3871 "$fwrite", v0x5556c8ee4930_0, "minimum HOLD# hold time tCHHH=%f ns, tCHHH timing violation at %f \012", P_0x5556c8ed6b90, $realtime {0 0 0};
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x5556c8ed54c0;
T_129 ;
    %wait E_0x5556c8a48ca0;
    %vpi_func/r 13 3875 "$realtime" {0 0 0};
    %store/real v0x5556c8eebb20_0;
    %delay 0, 0;
    %load/real v0x5556c8eebb20_0;
    %load/real v0x5556c8eebd60_0;
    %sub/wr;
    %pushi/vec4 5, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eebb20_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %vpi_call/w 13 3879 "$fwrite", v0x5556c8ee4930_0, "minimum HOLD hold time tCHHL=%f ns, tCHHL timing violation at %f \012", P_0x5556c8ed6bd0, $realtime {0 0 0};
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x5556c8ed54c0;
T_130 ;
    %wait E_0x5556c8a49a90;
    %vpi_func/r 13 3883 "$realtime" {0 0 0};
    %store/real v0x5556c8eec360_0;
    %delay 0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x5556c8ed54c0;
T_131 ;
    %wait E_0x5556c8cc2b30;
    %vpi_func/r 13 3888 "$realtime" {0 0 0};
    %store/real v0x5556c8eec2a0_0;
    %delay 0, 0;
    %load/real v0x5556c8eec2a0_0;
    %load/real v0x5556c8eeba60_0;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x5556c8ee57d0_0;
    %inv;
    %or;
    %load/vec4 v0x5556c8eec8a0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x5556c8eec2a0_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %vpi_call/w 13 3892 "$fwrite", v0x5556c8ee4930_0, "minimum WP hold time tSHWL=%f ns, tSHWL timing violation at %f \012", P_0x5556c8ed74d0, $realtime {0 0 0};
T_131.0 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x5556c8c393d0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef44a0_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x5556c8c393d0;
T_133 ;
    %delay 5000, 0;
    %load/vec4 v0x5556c8ef44a0_0;
    %inv;
    %store/vec4 v0x5556c8ef44a0_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x5556c8c393d0;
T_134 ;
    %vpi_call/w 3 107 "$dumpfile", "top_cmd_tb.vcd" {0 0 0};
    %vpi_call/w 3 108 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5556c8c393d0 {0 0 0};
    %delay 4165425152, 13;
    %vpi_call/w 3 109 "$dumpoff" {0 0 0};
    %vpi_call/w 3 110 "$display", "[top_cmd_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_134;
    .scope S_0x5556c8c393d0;
T_135 ;
    %vpi_call/w 3 204 "$dumpfile", "top_cmd_tb.vcd" {0 0 0};
    %vpi_call/w 3 205 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5556c8c393d0 {0 0 0};
    %delay 3000000000, 0;
    %vpi_call/w 3 206 "$dumpoff" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef44a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef5d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef5920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8ef5c30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5556c8ef5660_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef5b20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8ef5a60_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_135.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.1, 5;
    %jmp/1 T_135.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.0;
T_135.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8ef5d20_0, 0, 1;
    %delay 900000000, 0;
    %fork TD_top_cmd_tb.ctrl_enable, S_0x5556c8e14fb0;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %fork TD_top_cmd_tb.ctrl_set_mode0, S_0x5556c8e147f0;
    %join;
    %fork TD_top_cmd_tb.set_cs_auto, S_0x5556c8ef40e0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 159, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %fork t_25, S_0x5556c8ef1900;
    %jmp t_24;
    .scope S_0x5556c8ef1900;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.2 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_135.3, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_135.4, 4;
    %disable S_0x5556c8ef1900;
T_135.4 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.2;
T_135.3 ;
    %end;
    .scope S_0x5556c8c393d0;
t_24 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %vpi_call/w 3 232 "$display", "JEDEC ID word: %h", v0x5556c8ef45e0_0 {0 0 0};
    %fork t_27, S_0x5556c8e14030;
    %jmp t_26;
    .scope S_0x5556c8e14030;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ea8e70_0, 0, 32;
T_135.6 ;
    %load/vec4 v0x5556c8ea8e70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_135.7, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ea2b70_0, 0, 32;
    %load/vec4 v0x5556c8ea2b70_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_135.8, 4;
    %disable S_0x5556c8e14030;
T_135.8 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ea8e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ea8e70_0, 0, 32;
    %jmp T_135.6;
T_135.7 ;
    %end;
    .scope S_0x5556c8c393d0;
t_26 %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %fork t_29, S_0x5556c8e15af0;
    %jmp t_28;
    .scope S_0x5556c8e15af0;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.10 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_135.11, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_135.12, 4;
    %disable S_0x5556c8e15af0;
T_135.12 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.10;
T_135.11 ;
    %end;
    .scope S_0x5556c8c393d0;
t_28 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.14, 6;
    %vpi_call/w 3 256 "$fatal", 32'sb00000000000000000000000000000001, "Fast Read mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 10, 0, 32;
T_135.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.17, 5;
    %jmp/1 T_135.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.16;
T_135.17 ;
    %pop/vec4 1;
    %pushi/vec4 68, 0, 12;
    %store/vec4 v0x5556c8d3cc90_0, 0, 12;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x5556c8d3bb30_0, 0, 32;
    %fork TD_top_cmd_tb.apb_write, S_0x5556c8c38a70;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %fork t_31, S_0x5556c8ef3960;
    %jmp t_30;
    .scope S_0x5556c8ef3960;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef3c40_0, 0, 32;
T_135.18 ;
    %load/vec4 v0x5556c8ef3c40_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_135.19, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ef3b40_0, 0, 32;
    %load/vec4 v0x5556c8ef3b40_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.20, 8;
    %disable S_0x5556c8ef3960;
T_135.20 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef3c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef3c40_0, 0, 32;
    %jmp T_135.18;
T_135.19 ;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef3c40_0, 0, 32;
T_135.22 ;
    %load/vec4 v0x5556c8ef3c40_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_135.23, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ef3b40_0, 0, 32;
    %load/vec4 v0x5556c8ef3b40_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.24, 8;
    %disable S_0x5556c8ef3960;
T_135.24 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef3c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef3c40_0, 0, 32;
    %jmp T_135.22;
T_135.23 ;
    %end;
    .scope S_0x5556c8c393d0;
t_30 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.26 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 200000, 0, 32;
    %jmp/0xz T_135.27, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 50, 0, 32;
T_135.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.29, 5;
    %jmp/1 T_135.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.28;
T_135.29 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 16, 6;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 24, 6;
    %or;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_135.30, 4;
    %pushi/vec4 200000, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.30 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.26;
T_135.27 ;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 16, 6;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 24, 6;
    %or;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_135.32, 4;
    %vpi_call/w 3 292 "$fatal", 32'sb00000000000000000000000000000001, "WIP never cleared after program" {0 0 0};
T_135.32 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %fork t_33, S_0x5556c8ef3f00;
    %jmp t_32;
    .scope S_0x5556c8ef3f00;
t_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.34 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_135.35, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_135.36, 4;
    %disable S_0x5556c8ef3f00;
T_135.36 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.34;
T_135.35 ;
    %end;
    .scope S_0x5556c8c393d0;
t_32 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/0xz  T_135.38, 6;
    %vpi_call/w 3 306 "$fatal", 32'sb00000000000000000000000000000001, "Readback after program mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.38 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 20, 0, 32;
T_135.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.41, 5;
    %jmp/1 T_135.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.40;
T_135.41 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.42 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 2000000, 0, 32;
    %jmp/0xz T_135.43, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 100, 0, 32;
T_135.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.45, 5;
    %jmp/1 T_135.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.44;
T_135.45 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 16, 6;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 24, 6;
    %or;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_135.46, 4;
    %pushi/vec4 2000000, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.46 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.42;
T_135.43 ;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 16, 6;
    %or;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 24, 6;
    %or;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_135.48, 4;
    %vpi_call/w 3 322 "$fatal", 32'sb00000000000000000000000000000001, "WIP never cleared after erase" {0 0 0};
T_135.48 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %fork t_35, S_0x5556c8ef3d20;
    %jmp t_34;
    .scope S_0x5556c8ef3d20;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.50 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_135.51, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x5556c8d6fe50_0, 0, 12;
    %fork TD_top_cmd_tb.apb_read, S_0x5556c8c39880;
    %join;
    %load/vec4 v0x5556c8d3ddf0_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 4, 4, 4;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_135.52, 4;
    %disable S_0x5556c8ef3d20;
T_135.52 ;
    %wait E_0x5556c8a4fda0;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.50;
T_135.51 ;
    %end;
    .scope S_0x5556c8c393d0;
t_34 %join;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.54, 6;
    %vpi_call/w 3 335 "$fatal", 32'sb00000000000000000000000000000001, "Readback after erase mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.54 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5556c8cbb900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cbc570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d7c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ea9c50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d7e0d0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x5556c8c39bc0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x5556c8e64670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 2000, 0, 32;
T_135.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.57, 5;
    %jmp/1 T_135.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.56;
T_135.57 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5556c8ef29f0, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.58, 6;
    %vpi_call/w 3 344 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x5556c8ef29f0, 0> {0 0 0};
T_135.58 ;
    %pushi/vec4 287454020, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5556c8ef29f0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 20, 0, 32;
T_135.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.61, 5;
    %jmp/1 T_135.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.60;
T_135.61 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5556c8cbb900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8cbc570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d7c7f0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8ea9c50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d7e0d0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x5556c8c39bc0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x5556c8e64670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.62 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %cmpi/s 200000, 0, 32;
    %jmp/0xz T_135.63, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 50, 0, 32;
T_135.64 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.65, 5;
    %jmp/1 T_135.65, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.64;
T_135.65 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_135.66, 4;
    %pushi/vec4 200000, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
T_135.66 ;
    %load/vec4 v0x5556c8ef46f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5556c8ef46f0_0, 0, 32;
    %jmp T_135.62;
T_135.63 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 200, 0, 32;
T_135.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.69, 5;
    %jmp/1 T_135.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.68;
T_135.69 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 287454020, 0, 32;
    %jmp/0xz  T_135.70, 6;
    %vpi_call/w 3 370 "$fatal", 32'sb00000000000000000000000000000001, "DMA program readback mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.70 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 400, 0, 32;
T_135.72 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.73, 5;
    %jmp/1 T_135.73, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.72;
T_135.73 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.74, 6;
    %vpi_call/w 3 376 "$fatal", 32'sb00000000000000000000000000000001, "DREAD word0 mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.74 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.76, 6;
    %vpi_call/w 3 377 "$fatal", 32'sb00000000000000000000000000000001, "DREAD word1 mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.76 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5556c8cbb900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cbc570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d7c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8ea9c50_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8d7e0d0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x5556c8c39bc0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x5556c8e64670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 4000, 0, 32;
T_135.78 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.79, 5;
    %jmp/1 T_135.79, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.78;
T_135.79 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5556c8ef29f0, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_mov 8, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5556c8ef29f0, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_135.80, 6;
    %vpi_call/w 3 384 "$fatal", 32'sb00000000000000000000000000000001, "DMA DREAD mismatch" {0 0 0};
T_135.80 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 400, 0, 32;
T_135.82 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.83, 5;
    %jmp/1 T_135.83, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.82;
T_135.83 ;
    %pop/vec4 1;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.84, 6;
    %vpi_call/w 3 390 "$fatal", 32'sb00000000000000000000000000000001, "QREAD word0 mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.84 ;
    %fork TD_top_cmd_tb.pop_rx, S_0x5556c8ef3720;
    %join;
    %load/vec4 v0x5556c8ef1d60_0;
    %store/vec4 v0x5556c8ef45e0_0, 0, 32;
    %load/vec4 v0x5556c8ef45e0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_135.86, 6;
    %vpi_call/w 3 391 "$fatal", 32'sb00000000000000000000000000000001, "QREAD word1 mismatch: %h", v0x5556c8ef45e0_0 {0 0 0};
T_135.86 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5556c8cbb900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8cbc570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556c8d7c7f0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8ea9c50_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8d7e0d0_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_dma, S_0x5556c8c39bc0;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf5870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8cf2630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5556c8d0e020_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5556c898ebb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5556c8d01740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556c8d78440_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x5556c8ea58e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556c8d13200_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5556c8d3a9d0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5556c8d1c190_0, 0, 32;
    %fork TD_top_cmd_tb.cfg_cmd, S_0x5556c8c396f0;
    %join;
    %fork TD_top_cmd_tb.ctrl_dma_enable, S_0x5556c8e64670;
    %join;
    %fork TD_top_cmd_tb.ctrl_trigger, S_0x5556c8e14410;
    %join;
    %pushi/vec4 4000, 0, 32;
T_135.88 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_135.89, 5;
    %jmp/1 T_135.89, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5556c8a4fda0;
    %jmp T_135.88;
T_135.89 ;
    %pop/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5556c8ef29f0, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5556c8ef29f0, 4;
    %cmpi/ne 4294967295, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_135.90, 6;
    %vpi_call/w 3 398 "$fatal", 32'sb00000000000000000000000000000001, "DMA QREAD mismatch" {0 0 0};
T_135.90 ;
    %vpi_call/w 3 400 "$display", "Top command-mode tests passed (with and without DMA)" {0 0 0};
    %vpi_call/w 3 401 "$finish" {0 0 0};
    %end;
    .thread T_135;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_cmd_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/qspi_io.v";
    "src/xip_engine.v";
    "docs/MX25L6436F.txt";
    "src/axi4_ram_slave.v";
