<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=434" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-07-25T01:36:42-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=434</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2005-07-25T01:36:42-07:00</updated>
<published>2005-07-25T01:36:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3076#p3076</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3076#p3076"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3076#p3076"><![CDATA[
<div class="quotetitle">Disch wrote:</div><div class="quotecontent"><br />Don't ExRAM modes 0 and 1 allow for CPU writing and PPU reading?  I think Just Breed writes to ExRAM without changing modes (uses mode 1) -- though granted it does it during VBlank.  I specifically recall that dis-allowing CPU writes to ExRAM in modes 0 and 1 will break Just Breed (that's how I initially had it in my emu before reading below pasted section more carefully)<br /></div><br />Just Breed switches to mode 2 only while loading a screen, but it uses only mode 1 while scrooling and it writes to the ExRam only OUT of VBlank, else, only $00 would be written instead. It simply allows the game to have MUCH more time to write to the EXRAM and Just Breed uses it to move all the characters and the monsters, and also other battle stuff.<br />When loading a screen, scince redering is off trough $2001.4 and $2001.5, all writes to EXRAM will be only $00, so it must turn to mode 2, the other solution would be to turn the screen on but setup all palettes on solid black, so the player couldn't see anything.<br />Yeah, Just Breed is a famicom game, but also the best ever made.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Mon Jul 25, 2005 1:36 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anonymous]]></name></author>
<updated>2005-07-24T21:49:56-07:00</updated>
<published>2005-07-24T21:49:56-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3073#p3073</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3073#p3073"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3073#p3073"><![CDATA[
I recalled wrong then.  Humm, neat (but also painful, if I ever plan on getting MMC5 working in hardware).  Is Just Breed a famicom game?<br /><br />Actually, it might not be too bad (well, compared to how complicated MMC5 already is) if it's only allowed during V-blank, then you basically just map the VRAM back and forth automatically when the PPU state machine enters/leaves v-blank (and the MMC5 has to be watching that anyways) instead of being a totally manual setting.<p>Statistics: Posted by Guest — Sun Jul 24, 2005 9:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-07-24T21:46:56-07:00</updated>
<published>2005-07-24T21:46:56-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3072#p3072</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3072#p3072"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3072#p3072"><![CDATA[
<div class="quotetitle">Disch wrote:</div><div class="quotecontent"><br />Don't ExRAM modes 0 and 1 allow for CPU writing and PPU reading?<br /></div><br />Correction: these latches would need to be made of either a buttload of discrete chips or a CPLD <strong>or an ASIC</strong>. MMC5 is such an ASIC. I left off "or an ASIC" because it's unlikely that the homebrew community could design and produce a custom ASIC.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Jul 24, 2005 9:46 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2005-07-24T21:40:57-07:00</updated>
<published>2005-07-24T21:40:57-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3071#p3071</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3071#p3071"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3071#p3071"><![CDATA[
Don't ExRAM modes 0 and 1 allow for CPU writing and PPU reading?  I think Just Breed writes to ExRAM without changing modes (uses mode 1) -- though granted it does it during VBlank.  I specifically recall that dis-allowing CPU writes to ExRAM in modes 0 and 1 will break Just Breed (that's how I initially had it in my emu before reading below pasted section more carefully)<br /><br />From <!-- m --><a class="postlink" href="http://tripoint.org/kevtris/mappers/incoming/mmc5.txt">http://tripoint.org/kevtris/mappers/incoming/mmc5.txt</a><!-- m --> :<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />* When in mode 0 or 1, the EXRAM is available for use by the PPU.<br /><br />[snip]<br /><br />* In modes 0 through 2, EXRAM is writable by the CPU at 5C00h-5FFFh<br /></div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Sun Jul 24, 2005 9:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anonymous]]></name></author>
<updated>2005-07-24T21:27:51-07:00</updated>
<published>2005-07-24T21:27:51-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3069#p3069</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3069#p3069"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3069#p3069"><![CDATA[
MMC5's exwram is internal to the mapper though, and the mapper runs pretty much every NES line through it, so it can internally arbitrate between CPU and PPU (it's pretty much one way or another though iirc, either the cpu can write to it and the ppu can't see it, or the ppu can see it and the cpu can't touch it, until you switch modes).<p>Statistics: Posted by Guest — Sun Jul 24, 2005 9:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2005-07-24T21:23:28-07:00</updated>
<published>2005-07-24T21:23:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3068#p3068</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3068#p3068"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3068#p3068"><![CDATA[
I figured it would be unlikely... but MMC5 has something similar going with ExRAM (it can be used as a nametable and still be written to via $5C00+) so I wasn't 100% sure.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Sun Jul 24, 2005 9:23 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-07-24T20:49:41-07:00</updated>
<published>2005-07-24T20:49:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3066#p3066</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3066#p3066"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3066#p3066"><![CDATA[
Putting VRAM into CPU$6000 would be cool, especially for "pseudo-bitmap" engines, but it would require a lot of latches to keep PPU reads from interfering with CPU writes, and these latches would need to be made of either a buttload of discrete chips or a CPLD.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Jul 24, 2005 8:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2005-07-24T20:45:26-07:00</updated>
<published>2005-07-24T20:45:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3064#p3064</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3064#p3064"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3064#p3064"><![CDATA[
Chalk this up to my lack of hardware understanding =P<br /><br />Anyway, that clears it up.  So no extra WRAM and the cartridge RAM is used for nametables only (only accessable via $2007).<br /><br />Thanks a bunch.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Sun Jul 24, 2005 8:45 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anonymous]]></name></author>
<updated>2005-07-24T20:33:04-07:00</updated>
<published>2005-07-24T20:33:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3062#p3062</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3062#p3062"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3062#p3062"><![CDATA[
Eh?  The RAM is on the PPU bus, not the CPU bus.  A12 of the RAM is tied low, yes, making it look like a 4 KB RAM instead of an 8 KB RAM (because RAMs come in leaps of 4 (add a row, add a column), so 2 KB, 8 KB, 32 KB, and so forth, other sizes are either more expensive (i.e. 16 KB), or non-existant), but it doesn't appear at any point in the CPU's memory map, only accessable via the PPU read/write port.<br /><br />Since there aren't any extra IC's on there (nor is there any point to using both, unless they only provided 2 KB of RAM), the internal CIRAM is disabled, and the 8 KB RAM is mapped into PPU $2000+<br /><br />Probable wiring map:<br />VCC -&gt; CIRAM_/CE<br />GND or VCC -&gt; CIRAM_A10 (doesn't really matter, does it, but not N/C)<br />PPU_NA13 -&gt; 8KB_RAM_/CE<br />PPU_A10 -&gt; 8KB_RAM_A10<br />PPU_A11 -&gt; 8KB_RAM_A11<br />GND -&gt; 8KB_RAM_A12<p>Statistics: Posted by Guest — Sun Jul 24, 2005 8:33 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2005-07-24T20:08:47-07:00</updated>
<published>2005-07-24T20:08:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3060#p3060</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3060#p3060"/>
<title type="html"><![CDATA[TVROM and TR1ROM  (MMC3 4-screen boards)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=434&amp;p=3060#p3060"><![CDATA[
from Kevtris' pages:<br /><br /><!-- m --><a class="postlink" href="http://www.tripoint.org/kevtris/mappers/mmc3/NES_TR1ROM.html">http://www.tripoint.org/kevtris/mappers ... R1ROM.html</a><!-- m --><br /><!-- m --><a class="postlink" href="http://www.tripoint.org/kevtris/mappers/mmc3/NES_TVROM.html">http://www.tripoint.org/kevtris/mappers ... TVROM.html</a><!-- m --><br /><br />I'm trying to understand the specifics.  What I know:<br /><br />- These boards have only 4k usable RAM (presumably accessed via $6000-$6FFF).<br />- $7xxx mirrors $6xxx (A12 pulled low)<br />- despite only 4k of RAM being accessable, 8k of RAM exists on the board<br /><br /><br />What I am unsure about&#058;<br /><br />- I know at least the two extra nametables for the 4-screen mirroring come from cartridge RAM.  But do all 4 nametables use cartridge RAM (leaving the PPUs internal nametables unused)?<br /><br />- It makes sense that the nametables would exist on the unused area of RAM ($7800-$7FFF -- or $7000-$7FFF if all 4 nametables).  But is that the case?  Or do they exist at the same RAM accessed via $6xxx?<br />- If the above is the case, would it be possible to draw to the nametables by writing to $6xxx?<br /><br /><br />Anyway, any light shed on the situation would be appreciated ^^.  I know this stuff isn't necessary for emulating Gauntlet and Rad Racer 2, but I'd like to know anyway.  Thanks in advance.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Sun Jul 24, 2005 8:08 pm</p><hr />
]]></content>
</entry>
</feed>