
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03LR-SP1
Install: C:\lscc\radiant\3.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-EQ342IA

Implementation : impl_1

# Written on Tue Mar 22 11:09:37 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\lunar\Desktop\human_presence_detection\UltraPlus Human Presence Detection RTL21\ice40_himax_upduino2_humandet\impl_1\ice40_himax_upduino2_humandet_impl_1_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                  Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                 362.3 MHz     2.760         system       system_clkgroup           0    
                                                                                                                                         
0 -       lsc_ml_ice40_himax_humandet_top|clk_inferred_clock     102.5 MHz     9.760         inferred     Autoconstr_clkgroup_0     439  
                                                                                                                                         
0 -       lsc_ml_ice40_himax_humandet_top|cam_pclk               102.5 MHz     9.760         inferred     Autoconstr_clkgroup_1     246  
=========================================================================================================================================


Clock Load Summary
******************

                                                       Clock     Source                            Clock Pin                     Non-clock Pin     Non-clock Pin
Clock                                                  Load      Pin                               Seq Example                   Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 0         -                                 -                             -                 -            
                                                                                                                                                                
lsc_ml_ice40_himax_humandet_top|clk_inferred_clock     439       genblk1\.u_hfosc.CLKHF(HSOSC)     r_det_vec[4].C                -                 -            
                                                                                                                                                                
lsc_ml_ice40_himax_humandet_top|cam_pclk               246       cam_pclk(port)                    u_spi_lcd_tx.waddr[9:0].C     -                 -            
================================================================================================================================================================
