


ARM Macro Assembler    Page 1 


    1 00000000         ; PLL.s
    2 00000000         ; Runs on LM4F120/TM4C123
    3 00000000         ; A software function to change the bus speed using the 
                       PLL.
    4 00000000         ; The EQU statement allows the function PLL_Init() to
    5 00000000         ; initialize the PLL to the desired frequency.
    6 00000000         ; Daniel Valvano
    7 00000000         ; September 11, 2013
    8 00000000         ;
    9 00000000         ;
   10 00000000         ;
   11 00000000         ;Copyright 2013 by Jonathan W. Valvano, valvano@mail.ute
                       xas.edu
   12 00000000         ;   You may use, edit, run or distribute this file
   13 00000000         ;   as long as the above copyright notice remains
   14 00000000         ;THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHET
                       HER EXPRESS, IMPLIED
   15 00000000         ;OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WA
                       RRANTIES OF
   16 00000000         ;MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE AP
                       PLY TO THIS SOFTWARE.
   17 00000000         ;VALVANO SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR 
                       SPECIAL, INCIDENTAL,
   18 00000000         ;OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
   19 00000000         ;For more information about my classes, my research, and
                        my books, see
   20 00000000         ;http://users.ece.utexas.edu/~valvano/
   21 00000000         
   22 00000000         ; The EQU statement SYSDIV2 initializes
   23 00000000         ; the PLL to the desired frequency.
   24 00000000 00000004 
                       SYSDIV2 EQU              4
   25 00000000         ; bus frequency is 400MHz/(SYSDIV2+1) = 400MHz/(4+1) = 8
                       0 MHz
   26 00000000         
   27 00000000 400FE050 
                       SYSCTL_RIS_R
                               EQU              0x400FE050
   28 00000000 00000040 
                       SYSCTL_RIS_PLLLRIS
                               EQU              0x00000040  ; PLL Lock Raw Inte
                                                            rrupt Status
   29 00000000 400FE060 
                       SYSCTL_RCC_R
                               EQU              0x400FE060
   30 00000000 000007C0 
                       SYSCTL_RCC_XTAL_M
                               EQU              0x000007C0  ; Crystal Value
   31 00000000 000002C0 
                       SYSCTL_RCC_XTAL_6MHZ
                               EQU              0x000002C0  ; 6 MHz Crystal
   32 00000000 00000380 
                       SYSCTL_RCC_XTAL_8MHZ
                               EQU              0x00000380  ; 8 MHz Crystal
   33 00000000 00000540 
                       SYSCTL_RCC_XTAL_16MHZ
                               EQU              0x00000540  ; 16 MHz Crystal
   34 00000000 400FE070 
                       SYSCTL_RCC2_R



ARM Macro Assembler    Page 2 


                               EQU              0x400FE070
   35 00000000 80000000 
                       SYSCTL_RCC2_USERCC2
                               EQU              0x80000000  ; Use RCC2
   36 00000000 40000000 
                       SYSCTL_RCC2_DIV400
                               EQU              0x40000000  ; Divide PLL as 400
                                                             MHz vs. 200
   37 00000000         ; MHz
   38 00000000 1F800000 
                       SYSCTL_RCC2_SYSDIV2_M
                               EQU              0x1F800000  ; System Clock Divi
                                                            sor 2
   39 00000000 00400000 
                       SYSCTL_RCC2_SYSDIV2LSB
                               EQU              0x00400000  ; Additional LSB fo
                                                            r SYSDIV2
   40 00000000 00002000 
                       SYSCTL_RCC2_PWRDN2
                               EQU              0x00002000  ; Power-Down PLL 2
   41 00000000 00000800 
                       SYSCTL_RCC2_BYPASS2
                               EQU              0x00000800  ; PLL Bypass 2
   42 00000000 00000070 
                       SYSCTL_RCC2_OSCSRC2_M
                               EQU              0x00000070  ; Oscillator Source
                                                             2
   43 00000000 00000000 
                       SYSCTL_RCC2_OSCSRC2_MO
                               EQU              0x00000000  ; MOSC
   44 00000000         
   45 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   46 00000000                 THUMB
   47 00000000                 EXPORT           PLL_Init
   48 00000000         
   49 00000000         ;------------PLL_Init------------
   50 00000000         ; Configure the system to get its clock from the PLL.
   51 00000000         ; Input: none
   52 00000000         ; Output: none
   53 00000000         ; Modifies: R0, R1, R2, R3
   54 00000000         PLL_Init
   55 00000000         ; 0) configure the system to use RCC2 for advanced featu
                       res
   56 00000000 4B11            LDR              R3, =SYSCTL_RCC2_R ; R3 = &SYSC
                                                            TL_RCC2_R 
   57 00000002 681A            LDR              R2, [R3]
   58 00000004 F042 4200       ORR              R2, R2, #0x80000000 ; USERCC2
   59 00000008 601A            STR              R2, [R3]
   60 0000000A         ; 1) bypass PLL while initializing
   61 0000000A F442 6200       ORR              R2, R2, #0x00000800 ; BYPASS2
   62 0000000E 601A            STR              R2, [R3]
   63 00000010         ; 2) select the crystal value and oscillator source
   64 00000010 490E            LDR              R1, =SYSCTL_RCC_R ; R1 =&SYSCTL
                                                            _RCC_R 
   65 00000012 6808            LDR              R0, [R1]
   66 00000014 F420 60F8       BIC              R0, R0, #0x000007C0 
                                                            ; clear XTAL field
   67 00000018 F440 60A8       ORR              R0, R0, #0x00000540 ; configure



ARM Macro Assembler    Page 3 


                                                             for 16 MHz crystal
                                                            
   68 0000001C 6008            STR              R0, [R1]
   69 0000001E F022 0270       BIC              R2, R2, #0x00000070 ; MOSC
   70 00000022         ; 3) activate PLL by clearing PWRDN
   71 00000022 F422 5200       BIC              R2, R2, #0x00002000 
                                                            ; Power-Down PLL 
   72 00000026         ; 4) set the desired system divider
   73 00000026 F042 4280       ORR              R2, R2, #0x40000000 
                                                            ; use 400 MHz PLL
   74 0000002A F022 52FE       BIC              R2, R2, #0x1FC00000 ; clear sys
                                                            tem clock divider f
                                                            ield
   75 0000002E F102 7280       ADD              R2, R2, #(SYSDIV2<<22) ; SYSDIV
                                                            2 = 4 (80 MHz clock
                                                            )
   76 00000032 601A            STR              R2, [R3]    ; set RCC2
   77 00000034         ; 5) wait for the PLL to lock by polling PLLLRIS
   78 00000034 4906            LDR              R1, =SYSCTL_RIS_R ; R1 = &SYSCT
                                                            L_RIS_R 
   79 00000036         PLL_Init_loop
   80 00000036 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   81 00000038 F010 0040       ANDS             R0, R0, #0x00000040 ; PLL RIS
   82 0000003C D0FB            BEQ              PLL_Init_loop ; if(R0 == 0), ke
                                                            ep polling
   83 0000003E         ; 6) enable use of PLL by clearing BYPASS
   84 0000003E F422 6200       BIC              R2, R2, #0x00000800 ; BYPASS2
   85 00000042 601A            STR              R2, [R3]    ; enable PLL   
   86 00000044 4770            BX               LR
   87 00000046         
   88 00000046 00 00           ALIGN                        ; make sure the end
                                                             of this section is
                                                             aligned
   89 00000048                 END                          ; end of file
              400FE070 
              400FE060 
              400FE050 
Command Line: --debug --xref --cpu=Cortex-M4 --apcs=interwork --depend=.\pll.d 
-o.\pll.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\
Luminary --predefine="__EVAL SETA 1" --list=.\pll.lst PLL.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 45 in file PLL.s
   Uses
      None
Comment: .text unused
PLL_Init 00000000

Symbol: PLL_Init
   Definitions
      At line 54 in file PLL.s
   Uses
      At line 47 in file PLL.s
Comment: PLL_Init used once
PLL_Init_loop 00000036

Symbol: PLL_Init_loop
   Definitions
      At line 79 in file PLL.s
   Uses
      At line 82 in file PLL.s
Comment: PLL_Init_loop used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

SYSCTL_RCC2_BYPASS2 00000800

Symbol: SYSCTL_RCC2_BYPASS2
   Definitions
      At line 41 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_BYPASS2 unused
SYSCTL_RCC2_DIV400 40000000

Symbol: SYSCTL_RCC2_DIV400
   Definitions
      At line 36 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_DIV400 unused
SYSCTL_RCC2_OSCSRC2_M 00000070

Symbol: SYSCTL_RCC2_OSCSRC2_M
   Definitions
      At line 42 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_OSCSRC2_M unused
SYSCTL_RCC2_OSCSRC2_MO 00000000

Symbol: SYSCTL_RCC2_OSCSRC2_MO
   Definitions
      At line 43 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_OSCSRC2_MO unused
SYSCTL_RCC2_PWRDN2 00002000

Symbol: SYSCTL_RCC2_PWRDN2
   Definitions
      At line 40 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_PWRDN2 unused
SYSCTL_RCC2_R 400FE070

Symbol: SYSCTL_RCC2_R
   Definitions
      At line 34 in file PLL.s
   Uses
      At line 56 in file PLL.s
Comment: SYSCTL_RCC2_R used once
SYSCTL_RCC2_SYSDIV2LSB 00400000

Symbol: SYSCTL_RCC2_SYSDIV2LSB
   Definitions
      At line 39 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_SYSDIV2LSB unused
SYSCTL_RCC2_SYSDIV2_M 1F800000

Symbol: SYSCTL_RCC2_SYSDIV2_M



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 38 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_SYSDIV2_M unused
SYSCTL_RCC2_USERCC2 80000000

Symbol: SYSCTL_RCC2_USERCC2
   Definitions
      At line 35 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC2_USERCC2 unused
SYSCTL_RCC_R 400FE060

Symbol: SYSCTL_RCC_R
   Definitions
      At line 29 in file PLL.s
   Uses
      At line 64 in file PLL.s
Comment: SYSCTL_RCC_R used once
SYSCTL_RCC_XTAL_16MHZ 00000540

Symbol: SYSCTL_RCC_XTAL_16MHZ
   Definitions
      At line 33 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_XTAL_16MHZ unused
SYSCTL_RCC_XTAL_6MHZ 000002C0

Symbol: SYSCTL_RCC_XTAL_6MHZ
   Definitions
      At line 31 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_XTAL_6MHZ unused
SYSCTL_RCC_XTAL_8MHZ 00000380

Symbol: SYSCTL_RCC_XTAL_8MHZ
   Definitions
      At line 32 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_XTAL_8MHZ unused
SYSCTL_RCC_XTAL_M 000007C0

Symbol: SYSCTL_RCC_XTAL_M
   Definitions
      At line 30 in file PLL.s
   Uses
      None
Comment: SYSCTL_RCC_XTAL_M unused
SYSCTL_RIS_PLLLRIS 00000040

Symbol: SYSCTL_RIS_PLLLRIS
   Definitions
      At line 28 in file PLL.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: SYSCTL_RIS_PLLLRIS unused
SYSCTL_RIS_R 400FE050

Symbol: SYSCTL_RIS_R
   Definitions
      At line 27 in file PLL.s
   Uses
      At line 78 in file PLL.s
Comment: SYSCTL_RIS_R used once
SYSDIV2 00000004

Symbol: SYSDIV2
   Definitions
      At line 24 in file PLL.s
   Uses
      At line 75 in file PLL.s
Comment: SYSDIV2 used once
17 symbols
353 symbols in table
