Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug  6 12:21:43 2020
| Host         : LAPTOP-HJ8BQ6UU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: DAC_slow_clock_reg[0]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: DDS_slow_clock_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 438 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.367     -400.986                    633                14408        0.025        0.000                      0                14408        0.000        0.000                       0                 11302  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.367     -400.986                    633                14407        0.025        0.000                      0                14407        0.000        0.000                       0                 11302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.428        0.000                      0                    1        0.429        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          633  Failing Endpoints,  Worst Slack       -1.367ns,  Total Violation     -400.986ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 device_DNA_inst/DNA_PORT_read_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            device_DNA_inst/DNA_PORT_inst/READ
                            (rising edge-triggered cell DNA_PORT clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.989ns  (logic 0.459ns (46.388%)  route 0.530ns (53.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 9.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     7.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.917 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.566     9.483    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  device_DNA_inst/DNA_PORT_read_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.459     9.942 r  device_DNA_inst/DNA_PORT_read_reg/Q
                         net (fo=2, routed)           0.530    10.473    device_DNA_inst/DNA_PORT_read
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/READ
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.486    14.253    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/CLK
                         clock pessimism              0.244    14.497    
                         clock uncertainty           -0.035    14.462    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356     9.106    device_DNA_inst/DNA_PORT_inst
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.336ns  (required time - arrival time)
  Source:                 device_DNA_inst/DNA_PORT_shift_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            device_DNA_inst/DNA_PORT_inst/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.784ns  (logic 0.422ns (53.853%)  route 0.362ns (46.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 9.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     7.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.917 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.566     9.483    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  device_DNA_inst/DNA_PORT_shift_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.422     9.905 r  device_DNA_inst/DNA_PORT_shift_reg/Q
                         net (fo=2, routed)           0.362    10.267    device_DNA_inst/DNA_PORT_shift
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.486    14.253    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/CLK
                         clock pessimism              0.244    14.497    
                         clock uncertainty           -0.035    14.462    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.531     8.931    device_DNA_inst/DNA_PORT_inst
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 -1.336    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1197]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.011ns  (logic 0.718ns (6.521%)  route 10.293ns (93.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.293    15.180    sender/esc_char_detected
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.299    15.479 r  sender/TX_full_buffer2[1197]_i_1/O
                         net (fo=1, routed)           0.000    15.479    sender/TX_full_buffer2[1197]_i_1_n_0
    SLICE_X61Y10         FDRE                                         r  sender/TX_full_buffer2_reg[1197]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.516    14.284    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  sender/TX_full_buffer2_reg[1197]/C
                         clock pessimism              0.150    14.433    
                         clock uncertainty           -0.035    14.398    
    SLICE_X61Y10         FDRE (Setup_fdre_C_D)        0.031    14.429    sender/TX_full_buffer2_reg[1197]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -15.479    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1036]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 0.718ns (6.569%)  route 10.212ns (93.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.212    15.100    sender/esc_char_detected
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.299    15.399 r  sender/TX_full_buffer2[1036]_i_1/O
                         net (fo=1, routed)           0.000    15.399    sender/TX_full_buffer2[1036]_i_1_n_0
    SLICE_X55Y22         FDRE                                         r  sender/TX_full_buffer2_reg[1036]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.438    14.206    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  sender/TX_full_buffer2_reg[1036]/C
                         clock pessimism              0.150    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.029    14.349    sender/TX_full_buffer2_reg[1036]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 0.718ns (6.563%)  route 10.222ns (93.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 14.216 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.222    15.110    sender/esc_char_detected
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.299    15.409 r  sender/TX_full_buffer2[1199]_i_1/O
                         net (fo=1, routed)           0.000    15.409    sender/TX_full_buffer2[1199]_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  sender/TX_full_buffer2_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.448    14.216    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  sender/TX_full_buffer2_reg[1199]/C
                         clock pessimism              0.150    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.031    14.361    sender/TX_full_buffer2_reg[1199]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 0.718ns (6.562%)  route 10.224ns (93.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 14.220 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.224    15.112    sender/esc_char_detected
    SLICE_X53Y5          LUT4 (Prop_lut4_I1_O)        0.299    15.411 r  sender/TX_full_buffer2[1252]_i_1/O
                         net (fo=1, routed)           0.000    15.411    sender/TX_full_buffer2[1252]_i_1_n_0
    SLICE_X53Y5          FDRE                                         r  sender/TX_full_buffer2_reg[1252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.452    14.220    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y5          FDRE                                         r  sender/TX_full_buffer2_reg[1252]/C
                         clock pessimism              0.150    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X53Y5          FDRE (Setup_fdre_C_D)        0.031    14.365    sender/TX_full_buffer2_reg[1252]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[803]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 0.718ns (6.565%)  route 10.219ns (93.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.219    15.107    sender/esc_char_detected
    SLICE_X49Y41         LUT4 (Prop_lut4_I1_O)        0.299    15.406 r  sender/TX_full_buffer2[803]_i_1/O
                         net (fo=1, routed)           0.000    15.406    sender/TX_full_buffer2[803]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  sender/TX_full_buffer2_reg[803]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.450    14.218    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  sender/TX_full_buffer2_reg[803]/C
                         clock pessimism              0.150    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)        0.031    14.363    sender/TX_full_buffer2_reg[803]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -15.406    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.040ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1153]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.932ns  (logic 0.718ns (6.568%)  route 10.214ns (93.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.214    15.102    sender/esc_char_detected
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.299    15.401 r  sender/TX_full_buffer2[1153]_i_1/O
                         net (fo=1, routed)           0.000    15.401    sender/TX_full_buffer2[1153]_i_1_n_0
    SLICE_X57Y11         FDRE                                         r  sender/TX_full_buffer2_reg[1153]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.450    14.218    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  sender/TX_full_buffer2_reg[1153]/C
                         clock pessimism              0.150    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.029    14.361    sender/TX_full_buffer2_reg[1153]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -1.040    

Slack (VIOLATED) :        -1.040ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[795]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.932ns  (logic 0.718ns (6.568%)  route 10.214ns (93.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 14.218 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.214    15.102    sender/esc_char_detected
    SLICE_X49Y41         LUT4 (Prop_lut4_I1_O)        0.299    15.401 r  sender/TX_full_buffer2[795]_i_1/O
                         net (fo=1, routed)           0.000    15.401    sender/TX_full_buffer2[795]_i_1_n_0
    SLICE_X49Y41         FDRE                                         r  sender/TX_full_buffer2_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.450    14.218    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  sender/TX_full_buffer2_reg[795]/C
                         clock pessimism              0.150    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X49Y41         FDRE (Setup_fdre_C_D)        0.029    14.361    sender/TX_full_buffer2_reg[795]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -1.040    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 receiver/esc_char_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1291]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.978ns  (logic 0.718ns (6.541%)  route 10.260ns (93.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.469ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.552     4.469    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  receiver/esc_char_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.419     4.888 r  receiver/esc_char_detected_reg/Q
                         net (fo=2181, routed)       10.260    15.148    sender/esc_char_detected
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.299    15.447 r  sender/TX_full_buffer2[1291]_i_1/O
                         net (fo=1, routed)           0.000    15.447    sender/TX_full_buffer2[1291]_i_1_n_0
    SLICE_X46Y9          FDRE                                         r  sender/TX_full_buffer2_reg[1291]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.446    14.214    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  sender/TX_full_buffer2_reg[1291]/C
                         clock pessimism              0.150    14.363    
                         clock uncertainty           -0.035    14.328    
    SLICE_X46Y9          FDRE (Setup_fdre_C_D)        0.081    14.409    sender/TX_full_buffer2_reg[1291]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -15.447    
  -------------------------------------------------------------------
                         slack                                 -1.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 BTF_capture_reg[2026]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_buffer2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.943%)  route 0.194ns (51.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.554     1.530    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  BTF_capture_reg[2026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  BTF_capture_reg[2026]/Q
                         net (fo=2, routed)           0.194     1.865    receiver/BTF_capture[2026]
    SLICE_X35Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  receiver/TX_buffer2[23]_i_1/O
                         net (fo=1, routed)           0.000     1.910    receiver_n_4196
    SLICE_X35Y66         FDRE                                         r  TX_buffer2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.822     1.885    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y66         FDRE                                         r  TX_buffer2_reg[23]/C
                         clock pessimism             -0.092     1.793    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.092     1.885    TX_buffer2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 receiver/BTF_RXBuffer_reg[1392]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/BTF_Buffer_reg[1392]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.422%)  route 0.205ns (55.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.567     1.543    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  receiver/BTF_RXBuffer_reg[1392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  receiver/BTF_RXBuffer_reg[1392]/Q
                         net (fo=3, routed)           0.205     1.912    receiver/BTF_RXBuffer[1392]
    SLICE_X52Y50         FDRE                                         r  receiver/BTF_Buffer_reg[1392]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.835     1.899    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  receiver/BTF_Buffer_reg[1392]/C
                         clock pessimism             -0.087     1.812    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.075     1.887    receiver/BTF_Buffer_reg[1392]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sender/FIFO_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.118%)  route 0.249ns (63.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.562     1.538    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  sender/FIFO_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sender/FIFO_din_reg[6]/Q
                         net (fo=1, routed)           0.249     1.929    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/din[2]
    RAMB36_X0Y11         FIFO36E1                                     r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.876     1.940    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB36_X0Y11         FIFO36E1                                     r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.341     1.599    
    RAMB36_X0Y11         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296     1.895    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 BTF_capture_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_buffer2_reg[1441]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.981%)  route 0.202ns (52.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.554     1.530    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  BTF_capture_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  BTF_capture_reg[608]/Q
                         net (fo=2, routed)           0.202     1.873    receiver/BTF_capture[608]
    SLICE_X35Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.918 r  receiver/TX_buffer2[1441]_i_1/O
                         net (fo=1, routed)           0.000     1.918    receiver_n_2778
    SLICE_X35Y21         FDRE                                         r  TX_buffer2_reg[1441]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.819     1.882    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  TX_buffer2_reg[1441]/C
                         clock pessimism             -0.092     1.790    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.092     1.882    TX_buffer2_reg[1441]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 receiver/BTF_Length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_buffer1_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.127%)  route 0.209ns (52.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.559     1.535    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  receiver/BTF_Length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  receiver/BTF_Length_reg[3]/Q
                         net (fo=3, routed)           0.209     1.885    receiver/BTF_Length[3]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  receiver/TX_buffer1[101]_i_1/O
                         net (fo=1, routed)           0.000     1.930    receiver_n_4263
    SLICE_X35Y61         FDRE                                         r  TX_buffer1_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.826     1.890    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  TX_buffer1_reg[101]/C
                         clock pessimism             -0.092     1.798    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.092     1.890    TX_buffer1_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 receiver/BTF_RXBuffer_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/BTF_Buffer_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.796%)  route 0.253ns (64.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.594     1.570    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  receiver/BTF_RXBuffer_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  receiver/BTF_RXBuffer_reg[106]/Q
                         net (fo=3, routed)           0.253     1.964    receiver/BTF_RXBuffer[106]
    SLICE_X3Y44          FDRE                                         r  receiver/BTF_Buffer_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.866     1.929    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  receiver/BTF_Buffer_reg[106]/C
                         clock pessimism             -0.087     1.842    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.070     1.912    receiver/BTF_Buffer_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 receiver/BTF_Buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.676%)  route 0.230ns (55.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.565     1.541    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  receiver/BTF_Buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  receiver/BTF_Buffer_reg[62]/Q
                         net (fo=3, routed)           0.230     1.913    receiver/BTF_Buffer[62]
    SLICE_X9Y48          LUT4 (Prop_lut4_I0_O)        0.045     1.958 r  receiver/BTF_capture[63]_i_1/O
                         net (fo=1, routed)           0.000     1.958    receiver_n_2070
    SLICE_X9Y48          FDRE                                         r  BTF_capture_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.837     1.900    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y48          FDRE                                         r  BTF_capture_reg[63]/C
                         clock pessimism             -0.087     1.813    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     1.904    BTF_capture_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 receiver/BTF_RXBuffer_reg[2022]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/BTF_Buffer_reg[2022]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.783%)  route 0.190ns (56.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.553     1.529    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  receiver/BTF_RXBuffer_reg[2022]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  receiver/BTF_RXBuffer_reg[2022]/Q
                         net (fo=3, routed)           0.190     1.867    receiver/BTF_RXBuffer[2022]
    SLICE_X36Y66         FDRE                                         r  receiver/BTF_Buffer_reg[2022]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.822     1.886    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  receiver/BTF_Buffer_reg[2022]/C
                         clock pessimism             -0.092     1.794    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.019     1.813    receiver/BTF_Buffer_reg[2022]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 receiver/BTF_RXBuffer_reg[1945]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/BTF_Buffer_reg[1945]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.967%)  route 0.189ns (56.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.548     1.524    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  receiver/BTF_RXBuffer_reg[1945]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  receiver/BTF_RXBuffer_reg[1945]/Q
                         net (fo=3, routed)           0.189     1.861    receiver/BTF_RXBuffer[1945]
    SLICE_X36Y76         FDRE                                         r  receiver/BTF_Buffer_reg[1945]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.814     1.878    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  receiver/BTF_Buffer_reg[1945]/C
                         clock pessimism             -0.092     1.786    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.016     1.802    receiver/BTF_Buffer_reg[1945]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 receiver/BTF_RXBuffer_reg[1883]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/BTF_RXBuffer_reg[1891]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.227ns (51.000%)  route 0.218ns (49.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.555     1.531    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y82         FDRE                                         r  receiver/BTF_RXBuffer_reg[1883]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  receiver/BTF_RXBuffer_reg[1883]/Q
                         net (fo=3, routed)           0.218     1.877    receiver/RXUSB/D[1883]
    SLICE_X34Y83         LUT4 (Prop_lut4_I0_O)        0.099     1.976 r  receiver/RXUSB/BTF_RXBuffer[1891]_i_1/O
                         net (fo=1, routed)           0.000     1.976    receiver/RXUSB_n_176
    SLICE_X34Y83         FDRE                                         r  receiver/BTF_RXBuffer_reg[1891]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.822     1.885    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y83         FDRE                                         r  receiver/BTF_RXBuffer_reg[1891]/C
                         clock pessimism             -0.092     1.793    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.121     1.914    receiver/BTF_RXBuffer_reg[1891]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK    n/a            10.000        10.000      0.000      DNA_PORT_X0Y0  device_DNA_inst/DNA_PORT_inst/CLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X52Y20   BTF_capture_reg[1000]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X56Y21   BTF_capture_reg[1001]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y17   BTF_capture_reg[1002]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X58Y14   BTF_capture_reg[1003]/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X2Y67    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X2Y67    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X28Y48   device_DNA_inst/DNA_PORT_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X28Y48   device_DNA_inst/DNA_PORT_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X28Y48   device_DNA_inst/DNA_PORT_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X28Y48   device_DNA_inst/DNA_PORT_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X28Y48   device_DNA_inst/DNA_PORT_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X29Y48   device_DNA_inst/DNA_PORT_counter_reg[5]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X29Y51   device_DNA_inst/DNA_PORT_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X29Y48   device_DNA_inst/DNA_PORT_value_reg[60]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X2Y67    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X2Y67    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X56Y21   BTF_capture_reg[1001]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y17   BTF_capture_reg[1002]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X65Y17   BTF_capture_reg[1010]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X51Y21   BTF_capture_reg[1013]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X8Y30    BTF_capture_reg[364]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X13Y29   BTF_capture_reg[365]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X13Y29   BTF_capture_reg[366]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X15Y31   BTF_capture_reg[371]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.419ns (43.516%)  route 0.544ns (56.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.619     4.536    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X4Y62          FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.419     4.955 f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.544     5.499    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X3Y67          FDPE                                         f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       1.501    14.268    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X3Y67          FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.228    14.496    
                         clock uncertainty           -0.035    14.461    
    SLICE_X3Y67          FDPE (Recov_fdpe_C_PRE)     -0.534    13.927    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  8.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.783%)  route 0.186ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.588     1.564    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X4Y62          FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.692 f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.186     1.878    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X3Y67          FDPE                                         f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11301, routed)       0.855     1.919    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X3Y67          FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.321     1.598    
    SLICE_X3Y67          FDPE (Remov_fdpe_C_PRE)     -0.149     1.449    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.429    





