{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 11:15:23 2019 " "Info: Processing started: Thu Mar 28 11:15:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux4_tb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench/mux4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_tb " "Info: Found entity 1: mux4_tb" {  } { { "Testbench/mux4_tb.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/Testbench/mux4_tb.sv" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Info: Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/inversor.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/mux2.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Info: Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/mux4.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns mux2.sv(3) " "Warning (10236): Verilog HDL Implicit Net warning at mux2.sv(3): created implicit net for \"ns\"" {  } { { "mux2.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/mux2.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4 " "Info: Elaborating entity \"mux4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:lowmux " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:lowmux\"" {  } { { "mux4.sv" "lowmux" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/mux4.sv" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mux2:lowmux\|tristate:t0 " "Info: Elaborating entity \"tristate\" for hierarchy \"mux2:lowmux\|tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/mux2.sv" 3 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor mux2:lowmux\|inversor:inv " "Info: Elaborating entity \"inversor\" for hierarchy \"mux2:lowmux\|inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/mux2.sv" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux2:finalmux\|tristate:t1\|y y " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mux2:finalmux\|tristate:t1\|y\" to the node \"y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux2:highmux\|tristate:t1\|y mux2:finalmux\|tristate:t1\|y " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mux2:highmux\|tristate:t1\|y\" to the node \"mux2:finalmux\|tristate:t1\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux2:lowmux\|tristate:t1\|y mux2:finalmux\|tristate:t0\|y " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mux2:lowmux\|tristate:t1\|y\" to the node \"mux2:finalmux\|tristate:t0\|y\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/aluno/Desktop/OneDrive-2019-03-28/Mux4/Mux4/tristate.sv" 1 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 11:15:23 2019 " "Info: Processing ended: Thu Mar 28 11:15:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
