// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [7:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_811_p2;
wire   [0:0] icmp_ln252_fu_826_p2;
reg    ap_predicate_op86_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_2367;
reg   [0:0] icmp_ln248_reg_2367_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_2425;
reg   [0:0] icmp_ln289_reg_2425_pp0_iter3_reg;
reg    ap_predicate_op457_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [0:0] p_ZL7threshs_0_q0;
wire   [4:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [4:0] p_ZL7threshs_1_q0;
wire   [4:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [5:0] p_ZL7threshs_2_q0;
wire   [4:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [5:0] p_ZL7threshs_3_q0;
wire   [4:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [3:0] p_ZL7threshs_4_q0;
wire   [4:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [6:0] p_ZL7threshs_5_q0;
wire   [4:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [6:0] p_ZL7threshs_6_q0;
wire   [4:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [5:0] p_ZL7threshs_7_q0;
wire   [4:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [5:0] p_ZL7threshs_8_q0;
wire   [4:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [2:0] p_ZL7threshs_9_q0;
wire   [4:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [7:0] p_ZL7threshs_10_q0;
wire   [4:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [7:0] p_ZL7threshs_11_q0;
wire   [4:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [7:0] p_ZL7threshs_12_q0;
wire   [4:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [7:0] p_ZL7threshs_13_q0;
wire   [4:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [7:0] p_ZL7threshs_14_q0;
wire   [4:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [6:0] p_ZL7threshs_15_q0;
wire   [4:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [6:0] p_ZL7threshs_16_q0;
wire   [4:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [5:0] p_ZL7threshs_17_q0;
wire   [4:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [4:0] p_ZL7threshs_18_q0;
wire   [4:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [0:0] p_ZL7threshs_19_q0;
wire   [4:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [8:0] p_ZL7threshs_20_q0;
wire   [4:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [8:0] p_ZL7threshs_21_q0;
wire   [4:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [8:0] p_ZL7threshs_22_q0;
wire   [4:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [8:0] p_ZL7threshs_23_q0;
wire   [4:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [8:0] p_ZL7threshs_24_q0;
wire   [4:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [8:0] p_ZL7threshs_25_q0;
wire   [4:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [8:0] p_ZL7threshs_26_q0;
wire   [4:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [8:0] p_ZL7threshs_27_q0;
wire   [4:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [8:0] p_ZL7threshs_28_q0;
wire   [4:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [7:0] p_ZL7threshs_29_q0;
wire   [4:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [7:0] p_ZL7threshs_30_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_2367_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_2367_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_2367_pp0_iter2_reg;
wire   [4:0] tmp_fu_916_p29;
wire   [4:0] tmp_3_fu_976_p1;
wire   [4:0] trunc_ln256_fu_980_p1;
wire   [4:0] tmp_4_fu_1122_p1;
reg  signed [4:0] tmp_4_reg_2415;
wire   [0:0] icmp_ln271_fu_1126_p2;
reg   [0:0] icmp_ln271_reg_2420;
reg   [0:0] icmp_ln271_reg_2420_pp0_iter1_reg;
wire   [0:0] icmp_ln289_fu_1138_p2;
reg   [0:0] icmp_ln289_reg_2425_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_2425_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_2429;
wire  signed [9:0] ret_V_fu_1194_p2;
reg  signed [9:0] ret_V_reg_2434;
wire   [0:0] icmp_ln1085_fu_1261_p2;
reg   [0:0] icmp_ln1085_reg_2594;
wire   [0:0] icmp_ln1085_1_fu_1271_p2;
reg   [0:0] icmp_ln1085_1_reg_2599;
wire   [0:0] icmp_ln1085_2_fu_1281_p2;
reg   [0:0] icmp_ln1085_2_reg_2604;
wire   [0:0] icmp_ln1085_3_fu_1291_p2;
reg   [0:0] icmp_ln1085_3_reg_2609;
wire   [0:0] icmp_ln1085_4_fu_1305_p2;
reg   [0:0] icmp_ln1085_4_reg_2614;
wire   [0:0] icmp_ln1085_5_fu_1315_p2;
reg   [0:0] icmp_ln1085_5_reg_2619;
wire   [0:0] icmp_ln1085_6_fu_1325_p2;
reg   [0:0] icmp_ln1085_6_reg_2624;
wire   [0:0] icmp_ln1085_7_fu_1339_p2;
reg   [0:0] icmp_ln1085_7_reg_2629;
wire   [0:0] icmp_ln1085_8_fu_1353_p2;
reg   [0:0] icmp_ln1085_8_reg_2634;
wire   [0:0] icmp_ln1085_9_fu_1367_p2;
reg   [0:0] icmp_ln1085_9_reg_2639;
wire   [0:0] icmp_ln1085_10_fu_1377_p2;
reg   [0:0] icmp_ln1085_10_reg_2644;
wire   [0:0] icmp_ln1085_11_fu_1387_p2;
reg   [0:0] icmp_ln1085_11_reg_2649;
wire   [0:0] icmp_ln1085_12_fu_1397_p2;
reg   [0:0] icmp_ln1085_12_reg_2654;
wire   [0:0] icmp_ln1085_13_fu_1407_p2;
reg   [0:0] icmp_ln1085_13_reg_2659;
wire   [0:0] icmp_ln1085_14_fu_1417_p2;
reg   [0:0] icmp_ln1085_14_reg_2664;
wire   [0:0] icmp_ln1085_15_fu_1431_p2;
reg   [0:0] icmp_ln1085_15_reg_2669;
wire   [0:0] icmp_ln1085_16_fu_1445_p2;
reg   [0:0] icmp_ln1085_16_reg_2674;
wire   [0:0] icmp_ln1085_17_fu_1459_p2;
reg   [0:0] icmp_ln1085_17_reg_2679;
wire   [0:0] icmp_ln1085_18_fu_1473_p2;
reg   [0:0] icmp_ln1085_18_reg_2684;
wire   [0:0] icmp_ln1085_19_fu_1487_p2;
reg   [0:0] icmp_ln1085_19_reg_2689;
wire   [0:0] icmp_ln1085_20_fu_1497_p2;
reg   [0:0] icmp_ln1085_20_reg_2694;
wire   [0:0] icmp_ln1085_21_fu_1507_p2;
reg   [0:0] icmp_ln1085_21_reg_2699;
wire   [0:0] icmp_ln1085_22_fu_1517_p2;
reg   [0:0] icmp_ln1085_22_reg_2704;
wire   [0:0] icmp_ln1085_23_fu_1527_p2;
reg   [0:0] icmp_ln1085_23_reg_2709;
wire   [0:0] icmp_ln1085_24_fu_1537_p2;
reg   [0:0] icmp_ln1085_24_reg_2714;
wire   [0:0] icmp_ln1085_25_fu_1547_p2;
reg   [0:0] icmp_ln1085_25_reg_2719;
wire   [0:0] icmp_ln1085_26_fu_1557_p2;
reg   [0:0] icmp_ln1085_26_reg_2724;
wire   [0:0] icmp_ln1085_27_fu_1567_p2;
reg   [0:0] icmp_ln1085_27_reg_2729;
wire   [0:0] icmp_ln1085_28_fu_1577_p2;
reg   [0:0] icmp_ln1085_28_reg_2734;
wire   [0:0] icmp_ln1085_29_fu_1591_p2;
reg   [0:0] icmp_ln1085_29_reg_2739;
wire   [0:0] icmp_ln1085_30_fu_1605_p2;
reg   [0:0] icmp_ln1085_30_reg_2744;
wire   [2:0] add_ln886_5_fu_1937_p2;
reg   [2:0] add_ln886_5_reg_2749;
wire   [2:0] add_ln886_8_fu_1963_p2;
reg   [2:0] add_ln886_8_reg_2754;
wire   [2:0] add_ln886_11_fu_1989_p2;
reg   [2:0] add_ln886_11_reg_2759;
wire   [3:0] add_ln886_20_fu_2055_p2;
reg   [3:0] add_ln886_20_reg_2764;
wire   [3:0] add_ln886_27_fu_2121_p2;
reg   [3:0] add_ln886_27_reg_2769;
wire   [4:0] ap_phi_reg_pp0_iter0_inElem_reg_732;
reg  signed [4:0] ap_phi_reg_pp0_iter1_inElem_reg_732;
wire   [63:0] idxprom2_i_fu_1200_p1;
reg   [31:0] sf_fu_186;
wire   [31:0] sf_1_fu_1132_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [19:0] i_fu_190;
wire   [19:0] i_2_fu_817_p2;
reg   [19:0] ap_sig_allocacmp_i_1;
reg   [13:0] accu_V_1_fu_194;
wire   [13:0] accu_V_fu_1247_p2;
reg   [4:0] inputBuf_V_fu_198;
reg   [4:0] inputBuf_V_1_fu_202;
reg   [4:0] inputBuf_V_2_fu_206;
reg   [4:0] inputBuf_V_3_fu_210;
reg   [4:0] inputBuf_V_4_fu_214;
reg   [4:0] inputBuf_V_5_fu_218;
reg   [4:0] inputBuf_V_6_fu_222;
reg   [4:0] inputBuf_V_7_fu_226;
reg   [4:0] inputBuf_V_8_fu_230;
reg   [4:0] inputBuf_V_9_fu_234;
reg   [4:0] inputBuf_V_10_fu_238;
reg   [4:0] inputBuf_V_11_fu_242;
reg   [4:0] inputBuf_V_12_fu_246;
reg   [4:0] inputBuf_V_13_fu_250;
reg   [4:0] inputBuf_V_14_fu_254;
reg   [4:0] inputBuf_V_15_fu_258;
reg   [4:0] inputBuf_V_16_fu_262;
reg   [4:0] inputBuf_V_17_fu_266;
reg   [4:0] inputBuf_V_18_fu_270;
reg   [4:0] inputBuf_V_19_fu_274;
reg   [4:0] inputBuf_V_20_fu_278;
reg   [4:0] inputBuf_V_21_fu_282;
reg   [4:0] inputBuf_V_22_fu_286;
reg   [4:0] inputBuf_V_23_fu_290;
reg   [4:0] inputBuf_V_24_fu_294;
reg   [4:0] inputBuf_V_25_fu_298;
reg   [4:0] inputBuf_V_26_fu_302;
reg   [31:0] nf_1_fu_306;
wire   [31:0] nf_2_fu_1164_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1152_p2;
wire   [0:0] icmp_ln301_fu_1158_p2;
wire   [13:0] select_ln271_fu_1237_p3;
wire  signed [13:0] sext_ln886_fu_1244_p1;
wire   [13:0] select_ln1085_fu_1253_p3;
wire   [13:0] zext_ln1085_fu_1267_p1;
wire   [13:0] zext_ln1085_1_fu_1277_p1;
wire   [13:0] zext_ln1085_2_fu_1287_p1;
wire  signed [5:0] sext_ln1085_fu_1297_p1;
wire   [13:0] zext_ln1085_3_fu_1301_p1;
wire   [13:0] zext_ln1085_4_fu_1311_p1;
wire   [13:0] zext_ln1085_5_fu_1321_p1;
wire  signed [6:0] sext_ln1085_1_fu_1331_p1;
wire   [13:0] zext_ln1085_6_fu_1335_p1;
wire  signed [6:0] sext_ln1085_2_fu_1345_p1;
wire   [13:0] zext_ln1085_7_fu_1349_p1;
wire  signed [6:0] sext_ln1085_3_fu_1359_p1;
wire   [13:0] zext_ln1085_8_fu_1363_p1;
wire   [13:0] zext_ln1085_9_fu_1373_p1;
wire   [13:0] zext_ln1085_10_fu_1383_p1;
wire   [13:0] zext_ln1085_11_fu_1393_p1;
wire   [13:0] zext_ln1085_12_fu_1403_p1;
wire   [13:0] zext_ln1085_13_fu_1413_p1;
wire  signed [7:0] sext_ln1085_4_fu_1423_p1;
wire   [13:0] zext_ln1085_14_fu_1427_p1;
wire  signed [7:0] sext_ln1085_5_fu_1437_p1;
wire   [13:0] zext_ln1085_15_fu_1441_p1;
wire  signed [7:0] sext_ln1085_6_fu_1451_p1;
wire   [13:0] zext_ln1085_16_fu_1455_p1;
wire  signed [7:0] sext_ln1085_7_fu_1465_p1;
wire   [13:0] zext_ln1085_17_fu_1469_p1;
wire   [13:0] select_ln1085_1_fu_1479_p3;
wire   [13:0] zext_ln1085_18_fu_1493_p1;
wire   [13:0] zext_ln1085_19_fu_1503_p1;
wire   [13:0] zext_ln1085_20_fu_1513_p1;
wire   [13:0] zext_ln1085_21_fu_1523_p1;
wire   [13:0] zext_ln1085_22_fu_1533_p1;
wire   [13:0] zext_ln1085_23_fu_1543_p1;
wire   [13:0] zext_ln1085_24_fu_1553_p1;
wire   [13:0] zext_ln1085_25_fu_1563_p1;
wire   [13:0] zext_ln1085_26_fu_1573_p1;
wire  signed [8:0] sext_ln1085_8_fu_1583_p1;
wire   [13:0] zext_ln1085_27_fu_1587_p1;
wire  signed [8:0] sext_ln1085_9_fu_1597_p1;
wire   [13:0] zext_ln1085_28_fu_1601_p1;
wire   [0:0] result_V_1_fu_1616_p2;
wire   [0:0] xor_ln1085_fu_1625_p2;
wire   [0:0] xor_ln1085_1_fu_1634_p2;
wire   [0:0] xor_ln1085_2_fu_1643_p2;
wire   [0:0] xor_ln1085_3_fu_1652_p2;
wire   [0:0] xor_ln1085_4_fu_1661_p2;
wire   [0:0] xor_ln1085_5_fu_1670_p2;
wire   [0:0] xor_ln1085_6_fu_1679_p2;
wire   [0:0] xor_ln1085_7_fu_1688_p2;
wire   [0:0] xor_ln1085_8_fu_1697_p2;
wire   [0:0] xor_ln1085_9_fu_1706_p2;
wire   [0:0] xor_ln1085_10_fu_1715_p2;
wire   [0:0] xor_ln1085_11_fu_1724_p2;
wire   [0:0] xor_ln1085_12_fu_1733_p2;
wire   [0:0] xor_ln1085_13_fu_1742_p2;
wire   [0:0] xor_ln1085_14_fu_1751_p2;
wire   [0:0] xor_ln1085_15_fu_1760_p2;
wire   [0:0] xor_ln1085_16_fu_1769_p2;
wire   [0:0] xor_ln1085_17_fu_1778_p2;
wire   [0:0] xor_ln1085_18_fu_1787_p2;
wire   [0:0] xor_ln1085_19_fu_1796_p2;
wire   [0:0] xor_ln1085_20_fu_1805_p2;
wire   [0:0] xor_ln1085_21_fu_1814_p2;
wire   [0:0] xor_ln1085_22_fu_1823_p2;
wire   [0:0] xor_ln1085_23_fu_1832_p2;
wire   [0:0] xor_ln1085_24_fu_1841_p2;
wire   [0:0] xor_ln1085_25_fu_1850_p2;
wire   [0:0] xor_ln1085_26_fu_1859_p2;
wire   [0:0] xor_ln1085_27_fu_1868_p2;
wire   [0:0] xor_ln1085_28_fu_1877_p2;
wire   [0:0] xor_ln1085_29_fu_1886_p2;
wire   [1:0] zext_ln215_fu_1621_p1;
wire   [1:0] zext_ln218_1_fu_1639_p1;
wire   [1:0] add_ln886_fu_1895_p2;
wire   [1:0] zext_ln218_fu_1630_p1;
wire   [1:0] add_ln886_1_fu_1901_p2;
wire   [1:0] zext_ln218_2_fu_1648_p1;
wire   [1:0] zext_ln218_3_fu_1657_p1;
wire   [1:0] add_ln886_2_fu_1911_p2;
wire   [1:0] zext_ln218_4_fu_1666_p1;
wire   [1:0] zext_ln218_5_fu_1675_p1;
wire   [1:0] add_ln886_3_fu_1921_p2;
wire   [2:0] zext_ln886_3_fu_1927_p1;
wire   [2:0] zext_ln886_2_fu_1917_p1;
wire   [2:0] add_ln886_4_fu_1931_p2;
wire   [2:0] zext_ln886_1_fu_1907_p1;
wire   [1:0] zext_ln218_6_fu_1684_p1;
wire   [1:0] zext_ln218_7_fu_1693_p1;
wire   [1:0] add_ln886_6_fu_1943_p2;
wire   [1:0] zext_ln218_8_fu_1702_p1;
wire   [1:0] zext_ln218_9_fu_1711_p1;
wire   [1:0] add_ln886_7_fu_1953_p2;
wire   [2:0] zext_ln886_6_fu_1959_p1;
wire   [2:0] zext_ln886_5_fu_1949_p1;
wire   [1:0] zext_ln218_10_fu_1720_p1;
wire   [1:0] zext_ln218_11_fu_1729_p1;
wire   [1:0] add_ln886_9_fu_1969_p2;
wire   [1:0] zext_ln218_12_fu_1738_p1;
wire   [1:0] zext_ln218_13_fu_1747_p1;
wire   [1:0] add_ln886_10_fu_1979_p2;
wire   [2:0] zext_ln886_9_fu_1985_p1;
wire   [2:0] zext_ln886_8_fu_1975_p1;
wire   [1:0] zext_ln218_14_fu_1756_p1;
wire   [1:0] zext_ln218_15_fu_1765_p1;
wire   [1:0] add_ln886_14_fu_1995_p2;
wire   [1:0] zext_ln218_16_fu_1774_p1;
wire   [1:0] zext_ln218_17_fu_1783_p1;
wire   [1:0] add_ln886_15_fu_2005_p2;
wire   [2:0] zext_ln886_13_fu_2011_p1;
wire   [2:0] zext_ln886_12_fu_2001_p1;
wire   [2:0] add_ln886_16_fu_2015_p2;
wire   [1:0] zext_ln218_18_fu_1792_p1;
wire   [1:0] zext_ln218_19_fu_1801_p1;
wire   [1:0] add_ln886_17_fu_2025_p2;
wire   [1:0] zext_ln218_20_fu_1810_p1;
wire   [1:0] zext_ln218_21_fu_1819_p1;
wire   [1:0] add_ln886_18_fu_2035_p2;
wire   [2:0] zext_ln886_16_fu_2041_p1;
wire   [2:0] zext_ln886_15_fu_2031_p1;
wire   [2:0] add_ln886_19_fu_2045_p2;
wire   [3:0] zext_ln886_17_fu_2051_p1;
wire   [3:0] zext_ln886_14_fu_2021_p1;
wire   [1:0] zext_ln218_22_fu_1828_p1;
wire   [1:0] zext_ln218_23_fu_1837_p1;
wire   [1:0] add_ln886_21_fu_2061_p2;
wire   [1:0] zext_ln218_24_fu_1846_p1;
wire   [1:0] zext_ln218_25_fu_1855_p1;
wire   [1:0] add_ln886_22_fu_2071_p2;
wire   [2:0] zext_ln886_20_fu_2077_p1;
wire   [2:0] zext_ln886_19_fu_2067_p1;
wire   [2:0] add_ln886_23_fu_2081_p2;
wire   [1:0] zext_ln218_26_fu_1864_p1;
wire   [1:0] zext_ln218_27_fu_1873_p1;
wire   [1:0] add_ln886_24_fu_2091_p2;
wire   [1:0] zext_ln218_28_fu_1882_p1;
wire   [1:0] zext_ln886_fu_1891_p1;
wire   [1:0] add_ln886_25_fu_2101_p2;
wire   [2:0] zext_ln886_23_fu_2107_p1;
wire   [2:0] zext_ln886_22_fu_2097_p1;
wire   [2:0] add_ln886_26_fu_2111_p2;
wire   [3:0] zext_ln886_24_fu_2117_p1;
wire   [3:0] zext_ln886_21_fu_2087_p1;
wire   [3:0] zext_ln886_10_fu_2133_p1;
wire   [3:0] zext_ln886_7_fu_2130_p1;
wire   [3:0] add_ln886_12_fu_2136_p2;
wire   [3:0] zext_ln886_4_fu_2127_p1;
wire   [3:0] add_ln886_13_fu_2142_p2;
wire   [4:0] zext_ln886_25_fu_2155_p1;
wire   [4:0] zext_ln886_18_fu_2152_p1;
wire   [4:0] add_ln886_28_fu_2158_p2;
wire   [4:0] zext_ln886_11_fu_2148_p1;
wire   [4:0] result_V_fu_2164_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
reg    ap_condition_1797;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_mux_2732_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 5 ),
    .din9_WIDTH( 5 ),
    .din10_WIDTH( 5 ),
    .din11_WIDTH( 5 ),
    .din12_WIDTH( 5 ),
    .din13_WIDTH( 5 ),
    .din14_WIDTH( 5 ),
    .din15_WIDTH( 5 ),
    .din16_WIDTH( 5 ),
    .din17_WIDTH( 5 ),
    .din18_WIDTH( 5 ),
    .din19_WIDTH( 5 ),
    .din20_WIDTH( 5 ),
    .din21_WIDTH( 5 ),
    .din22_WIDTH( 5 ),
    .din23_WIDTH( 5 ),
    .din24_WIDTH( 5 ),
    .din25_WIDTH( 5 ),
    .din26_WIDTH( 5 ),
    .din27_WIDTH( 32 ),
    .dout_WIDTH( 5 ))
mux_2732_5_1_1_U1(
    .din0(inputBuf_V_fu_198),
    .din1(inputBuf_V_1_fu_202),
    .din2(inputBuf_V_2_fu_206),
    .din3(inputBuf_V_3_fu_210),
    .din4(inputBuf_V_4_fu_214),
    .din5(inputBuf_V_5_fu_218),
    .din6(inputBuf_V_6_fu_222),
    .din7(inputBuf_V_7_fu_226),
    .din8(inputBuf_V_8_fu_230),
    .din9(inputBuf_V_9_fu_234),
    .din10(inputBuf_V_10_fu_238),
    .din11(inputBuf_V_11_fu_242),
    .din12(inputBuf_V_12_fu_246),
    .din13(inputBuf_V_13_fu_250),
    .din14(inputBuf_V_14_fu_254),
    .din15(inputBuf_V_15_fu_258),
    .din16(inputBuf_V_16_fu_262),
    .din17(inputBuf_V_17_fu_266),
    .din18(inputBuf_V_18_fu_270),
    .din19(inputBuf_V_19_fu_274),
    .din20(inputBuf_V_20_fu_278),
    .din21(inputBuf_V_21_fu_282),
    .din22(inputBuf_V_22_fu_286),
    .din23(inputBuf_V_23_fu_290),
    .din24(inputBuf_V_24_fu_294),
    .din25(inputBuf_V_25_fu_298),
    .din26(inputBuf_V_26_fu_302),
    .din27(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_916_p29)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_mul_5s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_5s_5s_10_1_1_U2(
    .din0(ap_phi_reg_pp0_iter1_inElem_reg_732),
    .din1(tmp_4_reg_2415),
    .dout(ret_V_fu_1194_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_732 <= tmp_fu_916_p29;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd15)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd17)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd18)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd19)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd20)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd21)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd22)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd23)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd24)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd25)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((((((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd30)) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd31))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd29))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd28))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd27))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd26)))))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_732 <= tmp_3_fu_976_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_732 <= ap_phi_reg_pp0_iter0_inElem_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1797)) begin
        if ((icmp_ln248_fu_811_p2 == 1'd0)) begin
            i_fu_190 <= i_2_fu_817_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_190 <= 20'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1797)) begin
        if (((icmp_ln248_fu_811_p2 == 1'd0) & (icmp_ln289_fu_1138_p2 == 1'd1))) begin
            nf_1_fu_306 <= nf_2_fu_1164_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_306 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1797)) begin
        if (((icmp_ln248_fu_811_p2 == 1'd0) & (icmp_ln289_fu_1138_p2 == 1'd1))) begin
            sf_fu_186 <= 32'd0;
        end else if (((icmp_ln248_fu_811_p2 == 1'd0) & (icmp_ln289_fu_1138_p2 == 1'd0))) begin
            sf_fu_186 <= sf_1_fu_1132_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_186 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_2367_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_194 <= accu_V_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln289_reg_2425_pp0_iter2_reg == 1'd1) & (icmp_ln248_reg_2367_pp0_iter2_reg == 1'd0))) begin
        add_ln886_11_reg_2759 <= add_ln886_11_fu_1989_p2;
        add_ln886_20_reg_2764 <= add_ln886_20_fu_2055_p2;
        add_ln886_27_reg_2769 <= add_ln886_27_fu_2121_p2;
        add_ln886_5_reg_2749 <= add_ln886_5_fu_1937_p2;
        add_ln886_8_reg_2754 <= add_ln886_8_fu_1963_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_2367 <= icmp_ln248_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_2367_pp0_iter1_reg <= icmp_ln248_reg_2367;
        icmp_ln271_reg_2420_pp0_iter1_reg <= icmp_ln271_reg_2420;
        icmp_ln289_reg_2425_pp0_iter1_reg <= icmp_ln289_reg_2425;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_2367_pp0_iter2_reg <= icmp_ln248_reg_2367_pp0_iter1_reg;
        icmp_ln289_reg_2425_pp0_iter2_reg <= icmp_ln289_reg_2425_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln289_reg_2425_pp0_iter1_reg == 1'd1) & (icmp_ln248_reg_2367_pp0_iter1_reg == 1'd0))) begin
        icmp_ln1085_10_reg_2644 <= icmp_ln1085_10_fu_1377_p2;
        icmp_ln1085_11_reg_2649 <= icmp_ln1085_11_fu_1387_p2;
        icmp_ln1085_12_reg_2654 <= icmp_ln1085_12_fu_1397_p2;
        icmp_ln1085_13_reg_2659 <= icmp_ln1085_13_fu_1407_p2;
        icmp_ln1085_14_reg_2664 <= icmp_ln1085_14_fu_1417_p2;
        icmp_ln1085_15_reg_2669 <= icmp_ln1085_15_fu_1431_p2;
        icmp_ln1085_16_reg_2674 <= icmp_ln1085_16_fu_1445_p2;
        icmp_ln1085_17_reg_2679 <= icmp_ln1085_17_fu_1459_p2;
        icmp_ln1085_18_reg_2684 <= icmp_ln1085_18_fu_1473_p2;
        icmp_ln1085_19_reg_2689 <= icmp_ln1085_19_fu_1487_p2;
        icmp_ln1085_1_reg_2599 <= icmp_ln1085_1_fu_1271_p2;
        icmp_ln1085_20_reg_2694 <= icmp_ln1085_20_fu_1497_p2;
        icmp_ln1085_21_reg_2699 <= icmp_ln1085_21_fu_1507_p2;
        icmp_ln1085_22_reg_2704 <= icmp_ln1085_22_fu_1517_p2;
        icmp_ln1085_23_reg_2709 <= icmp_ln1085_23_fu_1527_p2;
        icmp_ln1085_24_reg_2714 <= icmp_ln1085_24_fu_1537_p2;
        icmp_ln1085_25_reg_2719 <= icmp_ln1085_25_fu_1547_p2;
        icmp_ln1085_26_reg_2724 <= icmp_ln1085_26_fu_1557_p2;
        icmp_ln1085_27_reg_2729 <= icmp_ln1085_27_fu_1567_p2;
        icmp_ln1085_28_reg_2734 <= icmp_ln1085_28_fu_1577_p2;
        icmp_ln1085_29_reg_2739 <= icmp_ln1085_29_fu_1591_p2;
        icmp_ln1085_2_reg_2604 <= icmp_ln1085_2_fu_1281_p2;
        icmp_ln1085_30_reg_2744 <= icmp_ln1085_30_fu_1605_p2;
        icmp_ln1085_3_reg_2609 <= icmp_ln1085_3_fu_1291_p2;
        icmp_ln1085_4_reg_2614 <= icmp_ln1085_4_fu_1305_p2;
        icmp_ln1085_5_reg_2619 <= icmp_ln1085_5_fu_1315_p2;
        icmp_ln1085_6_reg_2624 <= icmp_ln1085_6_fu_1325_p2;
        icmp_ln1085_7_reg_2629 <= icmp_ln1085_7_fu_1339_p2;
        icmp_ln1085_8_reg_2634 <= icmp_ln1085_8_fu_1353_p2;
        icmp_ln1085_9_reg_2639 <= icmp_ln1085_9_fu_1367_p2;
        icmp_ln1085_reg_2594 <= icmp_ln1085_fu_1261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_2367_pp0_iter3_reg <= icmp_ln248_reg_2367_pp0_iter2_reg;
        icmp_ln289_reg_2425_pp0_iter3_reg <= icmp_ln289_reg_2425_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0))) begin
        icmp_ln271_reg_2420 <= icmp_ln271_fu_1126_p2;
        icmp_ln289_reg_2425 <= icmp_ln289_fu_1138_p2;
        tmp_4_reg_2415 <= tmp_4_fu_1122_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd10))) begin
        inputBuf_V_10_fu_238 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd11))) begin
        inputBuf_V_11_fu_242 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd12))) begin
        inputBuf_V_12_fu_246 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd13))) begin
        inputBuf_V_13_fu_250 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd14))) begin
        inputBuf_V_14_fu_254 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd15))) begin
        inputBuf_V_15_fu_258 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd16))) begin
        inputBuf_V_16_fu_262 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd17))) begin
        inputBuf_V_17_fu_266 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd18))) begin
        inputBuf_V_18_fu_270 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd19))) begin
        inputBuf_V_19_fu_274 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd1))) begin
        inputBuf_V_1_fu_202 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd20))) begin
        inputBuf_V_20_fu_278 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd21))) begin
        inputBuf_V_21_fu_282 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd22))) begin
        inputBuf_V_22_fu_286 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd23))) begin
        inputBuf_V_23_fu_290 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd24))) begin
        inputBuf_V_24_fu_294 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd25))) begin
        inputBuf_V_25_fu_298 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((((((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd30)) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd31))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd29))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd28))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd27))) | ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd26))))) begin
        inputBuf_V_26_fu_302 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd2))) begin
        inputBuf_V_2_fu_206 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd3))) begin
        inputBuf_V_3_fu_210 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd4))) begin
        inputBuf_V_4_fu_214 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd5))) begin
        inputBuf_V_5_fu_218 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd6))) begin
        inputBuf_V_6_fu_222 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd7))) begin
        inputBuf_V_7_fu_226 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd8))) begin
        inputBuf_V_8_fu_230 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd9))) begin
        inputBuf_V_9_fu_234 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (icmp_ln252_fu_826_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (trunc_ln256_fu_980_p1 == 5'd0))) begin
        inputBuf_V_fu_198 <= tmp_3_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (icmp_ln289_fu_1138_p2 == 1'd1))) begin
        nf_1_load_reg_2429 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_2367_pp0_iter0_reg == 1'd0))) begin
        ret_V_reg_2434 <= ret_V_fu_1194_p2;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 20'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_190;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_306;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_306;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_186;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_186;
    end
end

always @ (*) begin
    if (((ap_predicate_op86_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (ap_predicate_op86_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op457_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op457_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_811_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))) & (icmp_ln248_reg_2367_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1247_p2 = ($signed(select_ln271_fu_1237_p3) + $signed(sext_ln886_fu_1244_p1));

assign add_ln886_10_fu_1979_p2 = (zext_ln218_12_fu_1738_p1 + zext_ln218_13_fu_1747_p1);

assign add_ln886_11_fu_1989_p2 = (zext_ln886_9_fu_1985_p1 + zext_ln886_8_fu_1975_p1);

assign add_ln886_12_fu_2136_p2 = (zext_ln886_10_fu_2133_p1 + zext_ln886_7_fu_2130_p1);

assign add_ln886_13_fu_2142_p2 = (add_ln886_12_fu_2136_p2 + zext_ln886_4_fu_2127_p1);

assign add_ln886_14_fu_1995_p2 = (zext_ln218_14_fu_1756_p1 + zext_ln218_15_fu_1765_p1);

assign add_ln886_15_fu_2005_p2 = (zext_ln218_16_fu_1774_p1 + zext_ln218_17_fu_1783_p1);

assign add_ln886_16_fu_2015_p2 = (zext_ln886_13_fu_2011_p1 + zext_ln886_12_fu_2001_p1);

assign add_ln886_17_fu_2025_p2 = (zext_ln218_18_fu_1792_p1 + zext_ln218_19_fu_1801_p1);

assign add_ln886_18_fu_2035_p2 = (zext_ln218_20_fu_1810_p1 + zext_ln218_21_fu_1819_p1);

assign add_ln886_19_fu_2045_p2 = (zext_ln886_16_fu_2041_p1 + zext_ln886_15_fu_2031_p1);

assign add_ln886_1_fu_1901_p2 = (add_ln886_fu_1895_p2 + zext_ln218_fu_1630_p1);

assign add_ln886_20_fu_2055_p2 = (zext_ln886_17_fu_2051_p1 + zext_ln886_14_fu_2021_p1);

assign add_ln886_21_fu_2061_p2 = (zext_ln218_22_fu_1828_p1 + zext_ln218_23_fu_1837_p1);

assign add_ln886_22_fu_2071_p2 = (zext_ln218_24_fu_1846_p1 + zext_ln218_25_fu_1855_p1);

assign add_ln886_23_fu_2081_p2 = (zext_ln886_20_fu_2077_p1 + zext_ln886_19_fu_2067_p1);

assign add_ln886_24_fu_2091_p2 = (zext_ln218_26_fu_1864_p1 + zext_ln218_27_fu_1873_p1);

assign add_ln886_25_fu_2101_p2 = (zext_ln218_28_fu_1882_p1 + zext_ln886_fu_1891_p1);

assign add_ln886_26_fu_2111_p2 = (zext_ln886_23_fu_2107_p1 + zext_ln886_22_fu_2097_p1);

assign add_ln886_27_fu_2121_p2 = (zext_ln886_24_fu_2117_p1 + zext_ln886_21_fu_2087_p1);

assign add_ln886_28_fu_2158_p2 = (zext_ln886_25_fu_2155_p1 + zext_ln886_18_fu_2152_p1);

assign add_ln886_2_fu_1911_p2 = (zext_ln218_2_fu_1648_p1 + zext_ln218_3_fu_1657_p1);

assign add_ln886_3_fu_1921_p2 = (zext_ln218_4_fu_1666_p1 + zext_ln218_5_fu_1675_p1);

assign add_ln886_4_fu_1931_p2 = (zext_ln886_3_fu_1927_p1 + zext_ln886_2_fu_1917_p1);

assign add_ln886_5_fu_1937_p2 = (add_ln886_4_fu_1931_p2 + zext_ln886_1_fu_1907_p1);

assign add_ln886_6_fu_1943_p2 = (zext_ln218_6_fu_1684_p1 + zext_ln218_7_fu_1693_p1);

assign add_ln886_7_fu_1953_p2 = (zext_ln218_8_fu_1702_p1 + zext_ln218_9_fu_1711_p1);

assign add_ln886_8_fu_1963_p2 = (zext_ln886_6_fu_1959_p1 + zext_ln886_5_fu_1949_p1);

assign add_ln886_9_fu_1969_p2 = (zext_ln218_10_fu_1720_p1 + zext_ln218_11_fu_1729_p1);

assign add_ln886_fu_1895_p2 = (zext_ln215_fu_1621_p1 + zext_ln218_1_fu_1639_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_1797 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_811_p2 == 1'd0)) | ((ap_predicate_op86_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op457_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_732 = 'bx;

always @ (*) begin
    ap_predicate_op457_write_state5 = ((icmp_ln289_reg_2425_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_2367_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_read_state1 = ((icmp_ln252_fu_826_p2 == 1'd1) & (icmp_ln248_fu_811_p2 == 1'd0));
end

assign i_2_fu_817_p2 = (ap_sig_allocacmp_i_1 + 20'd1);

assign icmp_ln1085_10_fu_1377_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_9_fu_1373_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1387_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_10_fu_1383_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1397_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_11_fu_1393_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1407_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_12_fu_1403_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1417_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_13_fu_1413_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1431_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_14_fu_1427_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1445_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_15_fu_1441_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1459_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_16_fu_1455_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1473_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_17_fu_1469_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1487_p2 = (($signed(accu_V_fu_1247_p2) < $signed(select_ln1085_1_fu_1479_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1271_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_fu_1267_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1497_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_18_fu_1493_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1507_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_19_fu_1503_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1517_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_20_fu_1513_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1527_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_21_fu_1523_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1537_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_22_fu_1533_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1547_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_23_fu_1543_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1557_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_24_fu_1553_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1567_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_25_fu_1563_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1577_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_26_fu_1573_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1591_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_27_fu_1587_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1281_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_1_fu_1277_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_1605_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_28_fu_1601_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1291_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_2_fu_1287_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1305_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_3_fu_1301_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1315_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_4_fu_1311_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1325_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_5_fu_1321_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1339_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_6_fu_1335_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1353_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_7_fu_1349_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1367_p2 = (($signed(accu_V_fu_1247_p2) < $signed(zext_ln1085_8_fu_1363_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1261_p2 = (($signed(accu_V_fu_1247_p2) < $signed(select_ln1085_fu_1253_p3)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_811_p2 = ((ap_sig_allocacmp_i_1 == 20'd884736) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_2367_pp0_iter0_reg = icmp_ln248_reg_2367;

assign icmp_ln252_fu_826_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1126_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1138_p2 = ((sf_1_fu_1132_p2 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1158_p2 = ((nf_fu_1152_p2 == 32'd32) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1200_p1 = nf_1_load_reg_2429;

assign nf_2_fu_1164_p3 = ((icmp_ln301_fu_1158_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1152_p2);

assign nf_fu_1152_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_fu_2164_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1200_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1200_p1;

assign result_V_1_fu_1616_p2 = (icmp_ln1085_reg_2594 ^ 1'd1);

assign result_V_fu_2164_p2 = (add_ln886_28_fu_2158_p2 + zext_ln886_11_fu_2148_p1);

assign select_ln1085_1_fu_1479_p3 = ((p_ZL7threshs_19_q0[0:0] == 1'b1) ? 14'd255 : 14'd0);

assign select_ln1085_fu_1253_p3 = ((p_ZL7threshs_0_q0[0:0] == 1'b1) ? 14'd7 : 14'd0);

assign select_ln271_fu_1237_p3 = ((icmp_ln271_reg_2420_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : accu_V_1_fu_194);

assign sext_ln1085_1_fu_1331_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_2_fu_1345_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln1085_3_fu_1359_p1 = $signed(p_ZL7threshs_9_q0);

assign sext_ln1085_4_fu_1423_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_5_fu_1437_p1 = $signed(p_ZL7threshs_16_q0);

assign sext_ln1085_6_fu_1451_p1 = $signed(p_ZL7threshs_17_q0);

assign sext_ln1085_7_fu_1465_p1 = $signed(p_ZL7threshs_18_q0);

assign sext_ln1085_8_fu_1583_p1 = $signed(p_ZL7threshs_29_q0);

assign sext_ln1085_9_fu_1597_p1 = $signed(p_ZL7threshs_30_q0);

assign sext_ln1085_fu_1297_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln886_fu_1244_p1 = ret_V_reg_2434;

assign sf_1_fu_1132_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_3_fu_976_p1 = in0_V_TDATA[4:0];

assign tmp_4_fu_1122_p1 = weights_V_TDATA[4:0];

assign trunc_ln256_fu_980_p1 = ap_sig_allocacmp_sf_load[4:0];

assign xor_ln1085_10_fu_1715_p2 = (icmp_ln1085_11_reg_2649 ^ 1'd1);

assign xor_ln1085_11_fu_1724_p2 = (icmp_ln1085_12_reg_2654 ^ 1'd1);

assign xor_ln1085_12_fu_1733_p2 = (icmp_ln1085_13_reg_2659 ^ 1'd1);

assign xor_ln1085_13_fu_1742_p2 = (icmp_ln1085_14_reg_2664 ^ 1'd1);

assign xor_ln1085_14_fu_1751_p2 = (icmp_ln1085_15_reg_2669 ^ 1'd1);

assign xor_ln1085_15_fu_1760_p2 = (icmp_ln1085_16_reg_2674 ^ 1'd1);

assign xor_ln1085_16_fu_1769_p2 = (icmp_ln1085_17_reg_2679 ^ 1'd1);

assign xor_ln1085_17_fu_1778_p2 = (icmp_ln1085_18_reg_2684 ^ 1'd1);

assign xor_ln1085_18_fu_1787_p2 = (icmp_ln1085_19_reg_2689 ^ 1'd1);

assign xor_ln1085_19_fu_1796_p2 = (icmp_ln1085_20_reg_2694 ^ 1'd1);

assign xor_ln1085_1_fu_1634_p2 = (icmp_ln1085_2_reg_2604 ^ 1'd1);

assign xor_ln1085_20_fu_1805_p2 = (icmp_ln1085_21_reg_2699 ^ 1'd1);

assign xor_ln1085_21_fu_1814_p2 = (icmp_ln1085_22_reg_2704 ^ 1'd1);

assign xor_ln1085_22_fu_1823_p2 = (icmp_ln1085_23_reg_2709 ^ 1'd1);

assign xor_ln1085_23_fu_1832_p2 = (icmp_ln1085_24_reg_2714 ^ 1'd1);

assign xor_ln1085_24_fu_1841_p2 = (icmp_ln1085_25_reg_2719 ^ 1'd1);

assign xor_ln1085_25_fu_1850_p2 = (icmp_ln1085_26_reg_2724 ^ 1'd1);

assign xor_ln1085_26_fu_1859_p2 = (icmp_ln1085_27_reg_2729 ^ 1'd1);

assign xor_ln1085_27_fu_1868_p2 = (icmp_ln1085_28_reg_2734 ^ 1'd1);

assign xor_ln1085_28_fu_1877_p2 = (icmp_ln1085_29_reg_2739 ^ 1'd1);

assign xor_ln1085_29_fu_1886_p2 = (icmp_ln1085_30_reg_2744 ^ 1'd1);

assign xor_ln1085_2_fu_1643_p2 = (icmp_ln1085_3_reg_2609 ^ 1'd1);

assign xor_ln1085_3_fu_1652_p2 = (icmp_ln1085_4_reg_2614 ^ 1'd1);

assign xor_ln1085_4_fu_1661_p2 = (icmp_ln1085_5_reg_2619 ^ 1'd1);

assign xor_ln1085_5_fu_1670_p2 = (icmp_ln1085_6_reg_2624 ^ 1'd1);

assign xor_ln1085_6_fu_1679_p2 = (icmp_ln1085_7_reg_2629 ^ 1'd1);

assign xor_ln1085_7_fu_1688_p2 = (icmp_ln1085_8_reg_2634 ^ 1'd1);

assign xor_ln1085_8_fu_1697_p2 = (icmp_ln1085_9_reg_2639 ^ 1'd1);

assign xor_ln1085_9_fu_1706_p2 = (icmp_ln1085_10_reg_2644 ^ 1'd1);

assign xor_ln1085_fu_1625_p2 = (icmp_ln1085_1_reg_2599 ^ 1'd1);

assign zext_ln1085_10_fu_1383_p1 = p_ZL7threshs_11_q0;

assign zext_ln1085_11_fu_1393_p1 = p_ZL7threshs_12_q0;

assign zext_ln1085_12_fu_1403_p1 = p_ZL7threshs_13_q0;

assign zext_ln1085_13_fu_1413_p1 = p_ZL7threshs_14_q0;

assign zext_ln1085_14_fu_1427_p1 = $unsigned(sext_ln1085_4_fu_1423_p1);

assign zext_ln1085_15_fu_1441_p1 = $unsigned(sext_ln1085_5_fu_1437_p1);

assign zext_ln1085_16_fu_1455_p1 = $unsigned(sext_ln1085_6_fu_1451_p1);

assign zext_ln1085_17_fu_1469_p1 = $unsigned(sext_ln1085_7_fu_1465_p1);

assign zext_ln1085_18_fu_1493_p1 = p_ZL7threshs_20_q0;

assign zext_ln1085_19_fu_1503_p1 = p_ZL7threshs_21_q0;

assign zext_ln1085_1_fu_1277_p1 = p_ZL7threshs_2_q0;

assign zext_ln1085_20_fu_1513_p1 = p_ZL7threshs_22_q0;

assign zext_ln1085_21_fu_1523_p1 = p_ZL7threshs_23_q0;

assign zext_ln1085_22_fu_1533_p1 = p_ZL7threshs_24_q0;

assign zext_ln1085_23_fu_1543_p1 = p_ZL7threshs_25_q0;

assign zext_ln1085_24_fu_1553_p1 = p_ZL7threshs_26_q0;

assign zext_ln1085_25_fu_1563_p1 = p_ZL7threshs_27_q0;

assign zext_ln1085_26_fu_1573_p1 = p_ZL7threshs_28_q0;

assign zext_ln1085_27_fu_1587_p1 = $unsigned(sext_ln1085_8_fu_1583_p1);

assign zext_ln1085_28_fu_1601_p1 = $unsigned(sext_ln1085_9_fu_1597_p1);

assign zext_ln1085_2_fu_1287_p1 = p_ZL7threshs_3_q0;

assign zext_ln1085_3_fu_1301_p1 = $unsigned(sext_ln1085_fu_1297_p1);

assign zext_ln1085_4_fu_1311_p1 = p_ZL7threshs_5_q0;

assign zext_ln1085_5_fu_1321_p1 = p_ZL7threshs_6_q0;

assign zext_ln1085_6_fu_1335_p1 = $unsigned(sext_ln1085_1_fu_1331_p1);

assign zext_ln1085_7_fu_1349_p1 = $unsigned(sext_ln1085_2_fu_1345_p1);

assign zext_ln1085_8_fu_1363_p1 = $unsigned(sext_ln1085_3_fu_1359_p1);

assign zext_ln1085_9_fu_1373_p1 = p_ZL7threshs_10_q0;

assign zext_ln1085_fu_1267_p1 = p_ZL7threshs_1_q0;

assign zext_ln215_fu_1621_p1 = result_V_1_fu_1616_p2;

assign zext_ln218_10_fu_1720_p1 = xor_ln1085_10_fu_1715_p2;

assign zext_ln218_11_fu_1729_p1 = xor_ln1085_11_fu_1724_p2;

assign zext_ln218_12_fu_1738_p1 = xor_ln1085_12_fu_1733_p2;

assign zext_ln218_13_fu_1747_p1 = xor_ln1085_13_fu_1742_p2;

assign zext_ln218_14_fu_1756_p1 = xor_ln1085_14_fu_1751_p2;

assign zext_ln218_15_fu_1765_p1 = xor_ln1085_15_fu_1760_p2;

assign zext_ln218_16_fu_1774_p1 = xor_ln1085_16_fu_1769_p2;

assign zext_ln218_17_fu_1783_p1 = xor_ln1085_17_fu_1778_p2;

assign zext_ln218_18_fu_1792_p1 = xor_ln1085_18_fu_1787_p2;

assign zext_ln218_19_fu_1801_p1 = xor_ln1085_19_fu_1796_p2;

assign zext_ln218_1_fu_1639_p1 = xor_ln1085_1_fu_1634_p2;

assign zext_ln218_20_fu_1810_p1 = xor_ln1085_20_fu_1805_p2;

assign zext_ln218_21_fu_1819_p1 = xor_ln1085_21_fu_1814_p2;

assign zext_ln218_22_fu_1828_p1 = xor_ln1085_22_fu_1823_p2;

assign zext_ln218_23_fu_1837_p1 = xor_ln1085_23_fu_1832_p2;

assign zext_ln218_24_fu_1846_p1 = xor_ln1085_24_fu_1841_p2;

assign zext_ln218_25_fu_1855_p1 = xor_ln1085_25_fu_1850_p2;

assign zext_ln218_26_fu_1864_p1 = xor_ln1085_26_fu_1859_p2;

assign zext_ln218_27_fu_1873_p1 = xor_ln1085_27_fu_1868_p2;

assign zext_ln218_28_fu_1882_p1 = xor_ln1085_28_fu_1877_p2;

assign zext_ln218_2_fu_1648_p1 = xor_ln1085_2_fu_1643_p2;

assign zext_ln218_3_fu_1657_p1 = xor_ln1085_3_fu_1652_p2;

assign zext_ln218_4_fu_1666_p1 = xor_ln1085_4_fu_1661_p2;

assign zext_ln218_5_fu_1675_p1 = xor_ln1085_5_fu_1670_p2;

assign zext_ln218_6_fu_1684_p1 = xor_ln1085_6_fu_1679_p2;

assign zext_ln218_7_fu_1693_p1 = xor_ln1085_7_fu_1688_p2;

assign zext_ln218_8_fu_1702_p1 = xor_ln1085_8_fu_1697_p2;

assign zext_ln218_9_fu_1711_p1 = xor_ln1085_9_fu_1706_p2;

assign zext_ln218_fu_1630_p1 = xor_ln1085_fu_1625_p2;

assign zext_ln886_10_fu_2133_p1 = add_ln886_11_reg_2759;

assign zext_ln886_11_fu_2148_p1 = add_ln886_13_fu_2142_p2;

assign zext_ln886_12_fu_2001_p1 = add_ln886_14_fu_1995_p2;

assign zext_ln886_13_fu_2011_p1 = add_ln886_15_fu_2005_p2;

assign zext_ln886_14_fu_2021_p1 = add_ln886_16_fu_2015_p2;

assign zext_ln886_15_fu_2031_p1 = add_ln886_17_fu_2025_p2;

assign zext_ln886_16_fu_2041_p1 = add_ln886_18_fu_2035_p2;

assign zext_ln886_17_fu_2051_p1 = add_ln886_19_fu_2045_p2;

assign zext_ln886_18_fu_2152_p1 = add_ln886_20_reg_2764;

assign zext_ln886_19_fu_2067_p1 = add_ln886_21_fu_2061_p2;

assign zext_ln886_1_fu_1907_p1 = add_ln886_1_fu_1901_p2;

assign zext_ln886_20_fu_2077_p1 = add_ln886_22_fu_2071_p2;

assign zext_ln886_21_fu_2087_p1 = add_ln886_23_fu_2081_p2;

assign zext_ln886_22_fu_2097_p1 = add_ln886_24_fu_2091_p2;

assign zext_ln886_23_fu_2107_p1 = add_ln886_25_fu_2101_p2;

assign zext_ln886_24_fu_2117_p1 = add_ln886_26_fu_2111_p2;

assign zext_ln886_25_fu_2155_p1 = add_ln886_27_reg_2769;

assign zext_ln886_2_fu_1917_p1 = add_ln886_2_fu_1911_p2;

assign zext_ln886_3_fu_1927_p1 = add_ln886_3_fu_1921_p2;

assign zext_ln886_4_fu_2127_p1 = add_ln886_5_reg_2749;

assign zext_ln886_5_fu_1949_p1 = add_ln886_6_fu_1943_p2;

assign zext_ln886_6_fu_1959_p1 = add_ln886_7_fu_1953_p2;

assign zext_ln886_7_fu_2130_p1 = add_ln886_8_reg_2754;

assign zext_ln886_8_fu_1975_p1 = add_ln886_9_fu_1969_p2;

assign zext_ln886_9_fu_1985_p1 = add_ln886_10_fu_1979_p2;

assign zext_ln886_fu_1891_p1 = xor_ln1085_29_fu_1886_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch
