// Seed: 1820032995
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2
    , id_12,
    output supply0 id_3,
    output uwire id_4,
    input wire id_5,
    output tri id_6,
    input tri id_7,
    input supply1 id_8,
    output wire id_9,
    output uwire id_10
);
  wire id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd12,
    parameter id_3 = 32'd26,
    parameter id_8 = 32'd86
) (
    input  tri  id_0,
    input  tri0 _id_1,
    input  tri  _id_2,
    input  wire _id_3,
    output tri0 id_4
);
  assign id_4 = id_3 / -1;
  reg id_6 = id_0;
  always id_6 <= -1;
  wire id_7;
  wire _id_8;
  wire id_9;
  logic [id_8 : id_2] id_10 = -1;
  wire [id_1 : id_3] id_11;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
