/* =-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-==-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=- */
/*  »Project«   Teikitu Gaming System (TgS) (∂)
    »File«      TgS (APPLE) Common - Math [Matrix] [F32] [34].inl
    »Author«    Andrew Aye (mailto: teikitu@andrewaye.com, https://www.andrew.aye.page)
    »Version«   5.17 | »GUID« 3ED3C595-046B-47FB-8785-5C167178CD24 */
/*  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ */
/*  Copyright: © 2002-2023, Andrew Aye.  All Rights Reserved.
    This work is licensed under the Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License. To view a copy of this license,
    visit http://creativecommons.org/licenses/by-nc-sa/4.0/ or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA. */
/* =-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-==-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=- */
#if !defined(TGS_COMMON_MATH_API_MATRIX_F_34_INL)
#define TGS_COMMON_MATH_API_MATRIX_F_34_INL
#pragma once


/* == Common ===================================================================================================================================================================== */

/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */
/*  Public Functions                                                                                                                                                               */
/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */

/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */
/*  TgS Common - Math [Matrix].i_inc                                                                                                                                               */
/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */

/* ---- tgMH_CLR_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_CLR_F32_04_3( TgVEC_F32_04_3_PCU pmM0 )
{
    tgMM_Set_U08_0x00( pmM0, sizeof( TgVEC_F32_04_3 ) );
}


/* ---- tgMH_MAX_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_MAX_F32_04_3( TgVEC_F32_04_3_PCU pmRet, TgVEC_F32_04_3_CPCU pmM0, TgVEC_F32_04_3_CPCU pmM1 )
{
    pmRet->columns[0] = tgMH_MAX_F32_04_1( pmM0->columns[0], pmM1->columns[0] );
    pmRet->columns[1] = tgMH_MAX_F32_04_1( pmM0->columns[1], pmM1->columns[1] );
    pmRet->columns[2] = tgMH_MAX_F32_04_1( pmM0->columns[2], pmM1->columns[2] );
}


/* ---- tgMH_MIN_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_MIN_F32_04_3( TgVEC_F32_04_3_PCU pmRet, TgVEC_F32_04_3_CPCU pmM0, TgVEC_F32_04_3_CPCU pmM1 )
{
    pmRet->columns[0] = tgMH_MIN_F32_04_1( pmM0->columns[0], pmM1->columns[0] );
    pmRet->columns[1] = tgMH_MIN_F32_04_1( pmM0->columns[1], pmM1->columns[1] );
    pmRet->columns[2] = tgMH_MIN_F32_04_1( pmM0->columns[2], pmM1->columns[2] );
}


/* ---- tgMH_AND_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_AND_F32_04_3( TgVEC_F32_04_3_PCU pmRet, TgVEC_F32_04_3_CPCU pmM0, TgVEC_F32_04_3_CPCU pmM1 )
{
    pmRet->columns[0] = tgMH_AND_F32_04_1( pmM0->columns[0], pmM1->columns[0] );
    pmRet->columns[1] = tgMH_AND_F32_04_1( pmM0->columns[1], pmM1->columns[1] );
    pmRet->columns[2] = tgMH_AND_F32_04_1( pmM0->columns[2], pmM1->columns[2] );
}


/* ---- tgMH_OR_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_OR_F32_04_3( TgVEC_F32_04_3_PCU pmRet, TgVEC_F32_04_3_CPCU pmM0, TgVEC_F32_04_3_CPCU pmM1 )
{
    pmRet->columns[0] = tgMH_OR_F32_04_1( pmM0->columns[0], pmM1->columns[0] );
    pmRet->columns[1] = tgMH_OR_F32_04_1( pmM0->columns[1], pmM1->columns[1] );
    pmRet->columns[2] = tgMH_OR_F32_04_1( pmM0->columns[2], pmM1->columns[2] );
}


/* ---- tgMH_XOR_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_XOR_F32_04_3( TgVEC_F32_04_3_PCU pmRet, TgVEC_F32_04_3_CPCU pmM0, TgVEC_F32_04_3_CPCU pmM1 )
{
    pmRet->columns[0] = tgMH_XOR_F32_04_1( pmM0->columns[0], pmM1->columns[0] );
    pmRet->columns[1] = tgMH_XOR_F32_04_1( pmM0->columns[1], pmM1->columns[1] );
    pmRet->columns[2] = tgMH_XOR_F32_04_1( pmM0->columns[2], pmM1->columns[2] );
}




/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */
/*  TgS Common - Math [Matrix] [F].i_inc                                                                                                                                           */
/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */

/* ---- tgMH_Init_ROT_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_ROT_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;
    TgVEC_UN_CONST_PTR_F32_04_3         uM1;

    uM0.m_pmF32_04_3 = pmOUT_0;
    uM1.m_pmF32_04_3 = pmARG_1;
    tgMH_Init_ROT_S_F32_04_3( uM0.m_pmS_F32_04_3, uM1.m_pmS_F32_04_3 );
}


/* ---- tgMH_Init_T_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_T_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_1_C vARG_1 )
{
    pmOUT_0->columns[0] = simd_make_float4( matrix_identity_float3x3.columns[0], vARG_1.x );
    pmOUT_0->columns[1] = simd_make_float4( matrix_identity_float3x3.columns[1], vARG_1.y );
    pmOUT_0->columns[2] = simd_make_float4( matrix_identity_float3x3.columns[2], vARG_1.z );
}


/* ---- tgMH_Init_T_ELEM_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_T_ELEM_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgFLOAT32_C fARG_1, TgFLOAT32_C fARG_2, TgFLOAT32_C fARG_3 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Init_T_ELEM_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1, fARG_2, fARG_3 );
}


/* ---- tgMH_Init_Euler_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Euler_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_1_C vARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;
    TgVEC_UN_F32_04_1                   uV0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    uV0.m_vF32_04_1 = vARG_1;
    tgMH_Init_Euler_S_F32_04_3( uM0.m_pmS_F32_04_3, uV0.m_vS_F32_04_1 );
}


/* ---- tgMH_Init_Euler_ELEM_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Euler_ELEM_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgFLOAT32_C fARG_1, TgFLOAT32_C fARG_2, TgFLOAT32_C fARG_3 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Init_Euler_ELEM_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1, fARG_2, fARG_3 );
}


/* ---- tgMH_Init_Euler_X_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Euler_X_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgFLOAT32_C fARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Init_Euler_X_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1 );
}


/* ---- tgMH_Init_Euler_Y_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Euler_Y_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgFLOAT32_C fARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Init_Euler_Y_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1 );
}


/* ---- tgMH_Init_Euler_Z_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Euler_Z_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgFLOAT32_C fARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Init_Euler_Z_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1 );
}


/* ---- tgMH_Init_Quat_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Quat_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_1_C qR0 )
{
    simd_float4x4 mM1 = simd_matrix4x4( simd_quaternion( qR0 ) );
    pmOUT_0->columns[0] = mM1.columns[0];
    pmOUT_0->columns[1] = mM1.columns[1];
    pmOUT_0->columns[2] = mM1.columns[2];
}


/* ---- tgMH_Init_Basis_From_Vector_And_Position_F32_04_3 ------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Basis_From_Vector_And_Position_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_1_C vARG_1, TgVEC_F32_04_1_C vARG_2 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;
    TgVEC_UN_F32_04_1                   uV0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    uV0.m_vF32_04_1 = vARG_1;
    tgMH_Init_Quat_S_F32_04_3( uM0.m_pmS_F32_04_3, uV0.m_vS_F32_04_1 );
}


/* ---- tgMH_Init_Reference_Frame_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Init_Reference_Frame_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgVEC_F32_04_1_C vA0, TgVEC_F32_04_1_C vA1, TgVEC_F32_04_1_C vA2, TgVEC_F32_04_1_C vC0 )
{
    simd_float4x4 mM1 = simd_matrix( vA0, vA1, vA2, vC0 );
    simd_float4x4 mM2 = simd_transpose( mM1 );

    pmOUT_0->columns[0] = mM2.columns[0];
    pmOUT_0->columns[1] = mM2.columns[1];
    pmOUT_0->columns[2] = mM2.columns[2];
}


/* ---- tgMH_Is_Valid_Reference_Frame_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgBOOL tgMH_Is_Valid_Reference_Frame_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    simd_float4x4 mM1 = simd_matrix( pmARG_0->columns[0], pmARG_0->columns[1], pmARG_0->columns[2], KTgUNIT_W_V128.m_vF32_04_1 );
    simd_float4x4 mM2 = simd_transpose( mM1 );

    if (!tgMH_Is_Valid_Unit_Vector_F32_04_1( mM2.columns[0] ))
        return (false);
    if (!tgMH_Is_Valid_Unit_Vector_F32_04_1( mM2.columns[1] ))
        return (false);
    if (!tgMH_Is_Valid_Unit_Vector_F32_04_1( mM2.columns[2] ))
        return (false);
    if (!tgMH_Is_Valid_Point_F32_04_1( mM2.columns[3] ))
        return (false);

    return (true);
}


/* ---- tgMH_CAT_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_CAT_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1, TgVEC_F32_04_3_CPC pmARG_2 )
{
    *(simd_float3x4*)pmOUT_0 = simd_mul( simd_matrix( pmARG_1->columns[0], pmARG_1->columns[1], pmARG_1->columns[2], KTgUNIT_W_V128.m_vF32_04_1 ), *(simd_float3x4 const*)pmARG_2 );
}


/* ---- tgMH_INV_DET_F32_04_3 ---------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_INV_DET_F32_04_3( TgVEC_F32_04_4_PC NONULL pmOUT_0, TgVEC_F32_04_1_C vARG_1, TgVEC_F32_04_3_CPC pmARG_2 )
{
    *(simd_float4x4*)pmOUT_0 = simd_inverse( simd_matrix( pmARG_2->columns[0], pmARG_2->columns[1], pmARG_2->columns[2], KTgUNIT_W_V128.m_vF32_04_1 ) );
}


/* ---- tgMH_INV_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_INV_F32_04_3( TgVEC_F32_04_4_PC NONULL pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    *(simd_float4x4*)pmOUT_0 = simd_inverse( simd_matrix( pmARG_1->columns[0], pmARG_1->columns[1], pmARG_1->columns[2], KTgUNIT_W_V128.m_vF32_04_1 ) );
}


/* ---- tgMH_DET_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_DET_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_determinant( simd_matrix( pmARG_0->columns[0], pmARG_0->columns[1], pmARG_0->columns[2], KTgUNIT_W_V128.m_vF32_04_1 ) ));
}

                                                                             
/* ---- tgMH_TX_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_TX_F32_04_3( TgVEC_F32_04_1_C vARG_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    return (simd_make_float4( simd_mul( vARG_0, *(simd_float3x4 const*)pmARG_1 ), vARG_0.w ));
}


/* ---- tgMH_TX_P_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_TX_P_F32_04_3( TgVEC_F32_04_1_C vARG_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    return (simd_make_float4( simd_mul( simd_make_float4( vARG_0.xyz, 1.0F ), *(simd_float3x4 const*)pmARG_1 ), 1.0F ));
}


/* ---- tgMH_TX_V_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_TX_V_F32_04_3( TgVEC_F32_04_1_C vARG_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    return (simd_make_float4( simd_mul( simd_make_float4( vARG_0.xyz, 0.0F ), *(simd_float3x4 const*)pmARG_1 ), 0.0F ));
}


/* ---- tgMH_Query_Row_0_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Row_0_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].x, pmARG_0->columns[1].x, pmARG_0->columns[2].x, 0.0F ));
}


/* ---- tgMH_Query_Row_1_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Row_1_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].y, pmARG_0->columns[1].y, pmARG_0->columns[2].y, 0.0F ));
}


/* ---- tgMH_Query_Row_2_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Row_2_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].z, pmARG_0->columns[1].z, pmARG_0->columns[2].z, 0.0F ));
}


/* ---- tgMH_Query_Row_3_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Row_3_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].w, pmARG_0->columns[1].w, pmARG_0->columns[2].w, 1.0F ));
}


/* ---- tgMH_Query_Col_0_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Col_0_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (pmARG_0->columns[0]);
}


/* ---- tgMH_Query_Col_1_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Col_1_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (pmARG_0->columns[1]);
}


/* ---- tgMH_Query_Col_2_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Col_2_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (pmARG_0->columns[2]);
}


/* ---- tgMH_Query_Col_3_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Col_3_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (KTgUNIT_W_V128.m_vF32_04_1);
}


/* ---- tgMH_Query_Axis_0_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Axis_0_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].x, pmARG_0->columns[1].x, pmARG_0->columns[2].x, 0.0F ));
}


/* ---- tgMH_Query_Axis_1_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Axis_1_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].y, pmARG_0->columns[1].y, pmARG_0->columns[2].y, 0.0F ));
}


/* ---- tgMH_Query_Axis_2_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Axis_2_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].z, pmARG_0->columns[1].z, pmARG_0->columns[2].z, 0.0F ));
}


/* ---- tgMH_Query_Axis_3_F32_04_3 ----------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVEC_F32_04_1 tgMH_Query_Axis_3_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (simd_make_float4( pmARG_0->columns[0].w, pmARG_0->columns[1].w, pmARG_0->columns[2].w, 1.0F ));
}


/* ---- tgMH_Query_Reference_Frame_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Query_Reference_Frame_F32_04_3( TgVEC_F32_04_1_P pvOUT_0, TgVEC_F32_04_1_P pvOUT_1, TgVEC_F32_04_1_P pvOUT_2, TgVEC_F32_04_1_P pvOUT_3,
                                                     TgVEC_F32_04_3_CPC pmARG_4 )
{
    TgVEC_F32_04_4                      mM1;

    tgMH_TR_F32_04_3( &mM1, pmARG_4 );

    *pvOUT_0 = simd_make_float4( mM1.columns[0].xyz, 0.0F );
    *pvOUT_1 = simd_make_float4( mM1.columns[1].xyz, 0.0F );
    *pvOUT_2 = simd_make_float4( mM1.columns[2].xyz, 0.0F );
    *pvOUT_3 = simd_make_float4( mM1.columns[3].xyz, 1.0F );
}


/* ---- tgMH_Matrix_To_Euler_ELEM_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Matrix_To_Euler_ELEM_F32_04_3( TgFLOAT32_PC pfOUT_0, TgFLOAT32_PC pfOUT_1, TgFLOAT32_PC pfOUT_2, TgVEC_F32_04_3_CPC pmARG_3 )
{
    TgVEC_UN_CONST_PTR_F32_04_3         uM0;

    uM0.m_pmF32_04_3 = pmARG_3;
    tgMH_Matrix_To_Euler_ELEM_S_F32_04_3( pfOUT_0, pfOUT_1, pfOUT_2, uM0.m_pmS_F32_04_3 );
}


/* ---- tgMH_Matrix_To_Euler_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Matrix_To_Euler_F32_04_3( TgVEC_F32_04_1_PC pvOUT_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    TgVEC_UN_PTR_F32_04_1               uV0;
    TgVEC_UN_CONST_PTR_F32_04_3         uM0;

    uV0.m_pvF32_04_1 = pvOUT_0;
    uM0.m_pmF32_04_3 = pmARG_1;
    tgMH_Matrix_To_Euler_S_F32_04_3( uV0.m_pvS_F32_04_1, uM0.m_pmS_F32_04_3 );
}


/* ---- tgMH_Matrix_To_Quat_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Matrix_To_Quat_F32_04_3( TgVEC_F32_04_1_PC pvOUT_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    TgVEC_UN_PTR_F32_04_1               uV0;
    TgVEC_UN_CONST_PTR_F32_04_3         uM0;

    uV0.m_pvF32_04_1 = pvOUT_0;
    uM0.m_pmF32_04_3 = pmARG_1;
    tgMH_Matrix_To_Quat_S_F32_04_3( uV0.m_pvS_F32_04_1, uM0.m_pmS_F32_04_3 );
}




/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */
/*  TgS Common - Math [Matrix] [F].i_inc                                                                                                                                           */
/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */

/* ---- tgMH_CLI_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_CLI_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0 )
{
    pmOUT_0->columns[0] = matrix_identity_float4x4.columns[0];
    pmOUT_0->columns[1] = matrix_identity_float4x4.columns[1];
    pmOUT_0->columns[2] = matrix_identity_float4x4.columns[2];
}


/* ---- tgMH_Set_Rot_F32_04_3 ---------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Rot_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;
    TgVEC_UN_CONST_PTR_F32_04_3         uM1;

    uM0.m_pmF32_04_3 = pmOUT_0;
    uM1.m_pmF32_04_3 = pmARG_1;
    tgMH_Set_Rot_S_F32_04_3( uM0.m_pmS_F32_04_3, uM1.m_pmS_F32_04_3 );
}


/* ---- tgMH_Set_T_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_T_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgVEC_F32_04_1_C vARG_1 )
{
    pmOUT_0->columns[0] = simd_make_float4( pmOUT_0->columns[0].xyz, vARG_1.x );
    pmOUT_0->columns[1] = simd_make_float4( pmOUT_0->columns[1].xyz, vARG_1.y );
    pmOUT_0->columns[2] = simd_make_float4( pmOUT_0->columns[2].xyz, vARG_1.z );
}


/* ---- tgMH_Set_T_ELEM_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_T_ELEM_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgFLOAT32_C fARG_1, TgFLOAT32_C fARG_2, TgFLOAT32_C fARG_3 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Set_T_ELEM_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1, fARG_2, fARG_3 );
}


/* ---- tgMH_Set_Euler_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Euler_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgVEC_F32_04_1_C vARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;
    TgVEC_UN_F32_04_1                   uV0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    uV0.m_vF32_04_1 = vARG_1;
    tgMH_Set_Euler_S_F32_04_3( uM0.m_pmS_F32_04_3, uV0.m_vS_F32_04_1 );
}


/* ---- tgMH_Set_Euler_ELEM_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Euler_ELEM_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgFLOAT32_C fARG_1, TgFLOAT32_C fARG_2, TgFLOAT32_C fARG_3 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Set_Euler_ELEM_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1, fARG_2, fARG_3 );
}


/* ---- tgMH_Set_Euler_X_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Euler_X_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgFLOAT32_C fARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Set_Euler_X_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1 );
}


/* ---- tgMH_Set_Euler_Y_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Euler_Y_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgFLOAT32_C fARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Set_Euler_Y_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1 );
}


/* ---- tgMH_Set_Euler_Z_F32_04_3 ------------------------------------------------------------------------------------------------------------------------------------------------ */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Euler_Z_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgFLOAT32_C fARG_1 )
{
    TgVEC_UN_PTR_F32_04_3               uM0;

    uM0.m_pmF32_04_3 = pmOUT_0;
    tgMH_Set_Euler_Z_S_F32_04_3( uM0.m_pmS_F32_04_3, fARG_1 );
}


/* ---- tgMH_Set_Quat_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_Set_Quat_F32_04_3( TgVEC_F32_04_3_PC NONULL pmOUT_0, TgVEC_F32_04_1_C qR0 )
{
    simd_float3x3 mM1 = simd_matrix3x3( simd_quaternion( qR0 ) );
    pmOUT_0->columns[0].xyz = mM1.columns[0];
    pmOUT_0->columns[1].xyz = mM1.columns[1];
    pmOUT_0->columns[2].xyz = mM1.columns[2];
}


/* ---- tgMH_ADD_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_ADD_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1, TgVEC_F32_04_3_CPC NONULL pmARG_2 )
{
    *(simd_float3x4*)pmOUT_0 = simd_add( *(simd_float3x4 const*)pmARG_1, *(simd_float3x4 const*)pmARG_2 );
}


/* ---- tgMH_MUL_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_MUL_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1, TgVEC_F32_04_3_CPC NONULL pmARG_2 )
{
    pmOUT_0->columns[0] = tgMH_MUL_F32_04_1( pmARG_1->columns[0], pmARG_2->columns[0] );
    pmOUT_0->columns[1] = tgMH_MUL_F32_04_1( pmARG_1->columns[1], pmARG_2->columns[1] );
    pmOUT_0->columns[2] = tgMH_MUL_F32_04_1( pmARG_1->columns[2], pmARG_2->columns[2] );
}


/* ---- tgMH_DIV_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_DIV_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1, TgVEC_F32_04_3_CPC NONULL pmARG_2 )
{
    pmOUT_0->columns[0] = tgMH_DIV_F32_04_1( pmARG_1->columns[0], pmARG_2->columns[0] );
    pmOUT_0->columns[1] = tgMH_DIV_F32_04_1( pmARG_1->columns[1], pmARG_2->columns[1] );
    pmOUT_0->columns[2] = tgMH_DIV_F32_04_1( pmARG_1->columns[2], pmARG_2->columns[2] );
}


/* ---- tgMH_SUB_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_SUB_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1, TgVEC_F32_04_3_CPC NONULL pmARG_2 )
{
    *(simd_float3x4*)pmOUT_0 = simd_sub( *(simd_float3x4 const*)pmARG_1, *(simd_float3x4 const*)pmARG_2 );
}


/* ---- tgMH_NEG_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_NEG_F32_04_3( TgVEC_F32_04_3_PC pmOUT_0, TgVEC_F32_04_3_CPC pmARG_1 )
{
    *(simd_float3x4*)pmOUT_0 = simd_mul( -1.0F, *(simd_float3x4 const*)pmARG_1 );
}


/* ---- tgMH_NAN_F32_04_3 -------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
CLANG_WARN_DISABLE_PUSH(float-equal)
TgINLINE TgBOOL tgMH_NAN_F32_04_3( TgVEC_F32_04_3_CPC pmARG_0 )
{
    return (!simd_all(pmARG_0->columns[0] == pmARG_0->columns[0]) ||
            !simd_all(pmARG_0->columns[1] == pmARG_0->columns[1]) ||
            !simd_all(pmARG_0->columns[2] == pmARG_0->columns[2]) );
}
CLANG_WARN_DISABLE_POP(float-equal)




/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */
/*  TgS Common - Math [Matrix] [F] [34].h_inc                                                                                                                                      */
/* -.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.-.- */

/* ---- tgMH_TR_F32_04_3 --------------------------------------------------------------------------------------------------------------------------------------------------------- */
/* ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- */
TgINLINE TgVOID tgMH_TR_F32_04_3( TgVEC_F32_04_4_PCU pmM0, TgVEC_F32_04_3_CPCU pmM1 )
{
    simd_float4x4 mM2 = simd_matrix( pmM1->columns[0], pmM1->columns[1], pmM1->columns[2], KTgUNIT_W_V128.m_vF32_04_1 );
    *pmM0 = simd_transpose( mM2 );
}


/* =============================================================================================================================================================================== */
#endif
