Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/ipcore_dir/FIR.vhd" into library work
Parsing entity <FIR>.
Parsing architecture <FIR_a> of entity <fir>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/ipcore_dir/musicStorage.vhd" into library work
Parsing entity <musicStorage>.
Parsing architecture <musicStorage_a> of entity <musicstorage>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/Signed2Logic.vhd" into library work
Parsing entity <Signed2Logic>.
Parsing architecture <Behavioral> of entity <signed2logic>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/MyDac.vhd" into library work
Parsing entity <MyDAC>.
Parsing architecture <Behavioral> of entity <mydac>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/Logic2Signed.vhd" into library work
Parsing entity <Logic2Signed>.
Parsing architecture <Behavioral> of entity <logic2signed>.
Parsing VHDL file "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <musicStorage> (architecture <musicStorage_a>) from library <work>.

Elaborating entity <Logic2Signed> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FIR> (architecture <FIR_a>) from library <work>.

Elaborating entity <Signed2Logic> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MyDAC> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd".
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 140: Output port <rdy> of the instance <filter0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 141: Output port <rfd> of the instance <filter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 141: Output port <rdy> of the instance <filter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 142: Output port <rfd> of the instance <filter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 142: Output port <rdy> of the instance <filter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 143: Output port <rfd> of the instance <filter3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 143: Output port <rdy> of the instance <filter3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 144: Output port <rfd> of the instance <filter4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 144: Output port <rdy> of the instance <filter4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 145: Output port <rfd> of the instance <filter5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/main.vhd" line 145: Output port <rdy> of the instance <filter5> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_6_o_add_7_OUT> created at line 254.
    WARNING:Xst:2404 -  FFs/Latches <LED<0:0>> (without init value) have a constant value of 0 in block <main>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <Logic2Signed>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/Logic2Signed.vhd".
        BitWidth = 8
    Found 9-bit subtractor for signal <x_signed> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Logic2Signed> synthesized.

Synthesizing Unit <Signed2Logic>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/Signed2Logic.vhd".
        BitWidth = 8
    Found 9-bit adder for signal <y_signed> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Signed2Logic> synthesized.

Synthesizing Unit <MyDAC>.
    Related source file is "/home/elli/Documents/Dropbox/The Cooper Union/Senior Project/FPGA/audioControl/MyDac.vhd".
        BitWidth = 8
    Found 9-bit register for signal <sum>.
    Found 9-bit adder for signal <GND_28_o_GND_28_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <MyDAC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 1
 9-bit adder                                           : 12
 9-bit subtractor                                      : 1
# Registers                                            : 7
 16-bit register                                       : 1
 9-bit register                                        : 6
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/musicStorage.ngc>.
Reading core <ipcore_dir/FIR.ngc>.
Loading core <musicStorage> for timing and area information for instance <Zelda>.
Loading core <FIR> for timing and area information for instance <filter0>.
Loading core <FIR> for timing and area information for instance <filter1>.
Loading core <FIR> for timing and area information for instance <filter2>.
Loading core <FIR> for timing and area information for instance <filter3>.
Loading core <FIR> for timing and area information for instance <filter4>.
Loading core <FIR> for timing and area information for instance <filter5>.

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 8-bit adder                                           : 6
 8-bit subtractor                                      : 1
 9-bit adder                                           : 6
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 54
 Flip-Flops                                            : 54
# Multiplexers                                         : 6
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1029
#      GND                         : 14
#      INV                         : 2
#      LUT1                        : 134
#      LUT2                        : 50
#      LUT3                        : 210
#      LUT4                        : 54
#      LUT5                        : 18
#      LUT6                        : 16
#      MUXCY                       : 93
#      MUXCY_D                     : 36
#      MUXCY_L                     : 144
#      VCC                         : 14
#      XORCY                       : 244
# FlipFlops/Latches                : 616
#      FD                          : 274
#      FDE                         : 126
#      FDRE                        : 204
#      FDSE                        : 12
# RAMS                             : 23
#      RAMB16BWER                  : 22
#      RAMB8BWER                   : 1
# Shift Registers                  : 96
#      SRLC16E                     : 96
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      OBUF                        : 7
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             616  out of  11440     5%  
 Number of Slice LUTs:                  580  out of   5720    10%  
    Number used as Logic:               484  out of   5720     8%  
    Number used as Memory:               96  out of   1440     6%  
       Number used as SRL:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    659
   Number with an unused Flip Flop:      43  out of    659     6%  
   Number with an unused LUT:            79  out of    659    11%  
   Number of fully used LUT-FF pairs:   537  out of    659    81%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    102     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               23  out of     32    71%  
    Number using Block RAM only:         23
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                           | 725   |
filter0/blk00000003/rfd            | NONE(count_0)                                                                                                                   | 16    |
Zelda/N1                           | NONE(Zelda/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 17    |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.351ns (Maximum Frequency: 186.881MHz)
   Minimum input arrival time before clock: 4.336ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.351ns (frequency: 186.881MHz)
  Total number of paths / destination ports: 7728 / 1128
-------------------------------------------------------------------------
Delay:               5.351ns (Levels of Logic = 4)
  Source:            Zelda/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       filter5/blk00000003/blk000000e6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Zelda/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to filter5/blk00000003/blk000000e6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA0    1   2.100   0.958  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta)
     LUT6:I2->O            7   0.254   0.909  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81 (douta<7>)
     end scope: 'Zelda:douta<7>'
     INV:I->O              6   0.255   0.875  L2S/Msub_x_signed_Madd_xor<7>11_INV_0 (signedMusic<7>)
     begin scope: 'filter5:din<7>'
     begin scope: 'filter5/blk00000003:din(7)'
     SRLC16E:D                -0.060          blk000000e6
    ----------------------------------------
    Total                      5.351ns (2.609ns logic, 2.742ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'filter0/blk00000003/rfd'
  Clock period: 2.835ns (frequency: 352.796MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               2.835ns (Levels of Logic = 17)
  Source:            count_0 (FF)
  Destination:       count_15 (FF)
  Source Clock:      filter0/blk00000003/rfd rising
  Destination Clock: filter0/blk00000003/rfd rising

  Data Path: count_0 to count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.525   1.234  count_0 (count_0)
     INV:I->O              1   0.255   0.000  Mcount_count_lut<0>_INV_0 (Mcount_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     XORCY:CI->O           1   0.206   0.000  Mcount_count_xor<15> (Result<15>)
     FD:D                      0.074          count_15
    ----------------------------------------
    Total                      2.835ns (1.601ns logic, 1.234ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 264 / 54
-------------------------------------------------------------------------
Offset:              4.336ns (Levels of Logic = 10)
  Source:            switch (PAD)
  Destination:       DAC5/sum_8 (FF)
  Destination Clock: clk rising

  Data Path: switch to DAC5/sum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.328   2.064  switch_IBUF (switch_IBUF)
     LUT4:I0->O            1   0.254   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_lut<0> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<0> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<1> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<2> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<3> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<4> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<5> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<6> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.262   0.000  DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<7> (DAC5/Madd_GND_28_o_GND_28_o_add_0_OUT_cy<7>)
     FD:D                      0.074          DAC5/sum_8
    ----------------------------------------
    Total                      4.336ns (2.273ns logic, 2.064ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            DAC5/sum_8 (FF)
  Destination:       audioOut<5> (PAD)
  Source Clock:      clk rising

  Data Path: DAC5/sum_8 to audioOut<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  DAC5/sum_8 (DAC5/sum_8)
     OBUF:I->O                 2.912          audioOut_5_OBUF (audioOut<5>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk                    |    5.351|         |         |         |
filter0/blk00000003/rfd|    3.371|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock filter0/blk00000003/rfd
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
filter0/blk00000003/rfd|    2.835|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 122.00 secs
Total CPU time to Xst completion: 95.11 secs
 
--> 


Total memory usage is 396596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   12 (   0 filtered)

