<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>NMRR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">NMRR, Normal Memory Remap Register</h1><p>The NMRR characteristics are:</p><h2>Purpose</h2>
          <p>Provides additional mapping controls for memory regions that are mapped as Normal memory by their entry in the <a href="AArch32-prrr.html">PRRR</a>.</p>
        
          <p>Used in conjunction with the <a href="AArch32-prrr.html">PRRR</a>.</p>
        <p>This 
        register
       is part of the Virtual memory control registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register:</p><table class="register_access"><tr><th></th><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>NMRR(S)</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>RW</td></tr><tr><td>NMRR(NS)</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, there is a single instance of this register:</p><table class="register_access"><tr><th></th><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>NMRR</td><td>-</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hcr.html">HCR</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-hcr.html">HCR</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T10==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register NMRR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-mair_el1.html">MAIR_EL1[63:32]
        </a> when TTBCR.EAE==0.
          </p>
          <p><a href="AArch32-mair1.html">MAIR1</a> and NMRR are the same register, with a different view depending on the value of <a href="AArch32-ttbcr.html">TTBCR</a>.EAE:</p>
        
          <ul>
            <li>
              When it is set to 0, the register is as described in NMRR.
            </li>
            <li>
              When it is set to 1, the register is as described in <a href="AArch32-mair1.html">MAIR1</a>.
            </li>
          </ul>
        
          <p>When EL3 is using AArch32, write access to NMRR(S) is disabled when the CP15SDISABLE signal is asserted HIGH.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>NMRR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The NMRR bit assignments are:</p><h3>When TTBCR.EAE==0:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR7</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR6</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR5</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR4</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR3</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR2</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR1</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_OR&lt;n&gt;">OR0</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR7</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR6</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR5</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR4</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR3</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR2</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR1</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_IR&lt;n&gt;">IR0</a></td></tr></tbody></table><h4 id="TTBCR.EAE0_OR">OR&lt;n&gt;, bits [2n+17:2n+16], for n = 0 to 7</h4>
              <p>Outer Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>OR&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Region is Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Region is Write-Back, Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Region is Write-Through, no Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Region is Write-Back, no Write-Allocate.</p>
                </td></tr></table>
              <p>The meaning of the field with n = 6 is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might differ from the meaning given here. This is because the meaning of the attribute combination {TEX[0] = 1, C = 1, B = 0} is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="TTBCR.EAE0_IR">IR&lt;n&gt;, bits [2n+1:2n], for n = 0 to 7</h4>
              <p>Inner Cacheable property mapping for memory attributes n, if the region is mapped as Normal memory by the PRRR.TR&lt;n&gt; entry. n is the value of the TEX[0], C, and B bits concatenated. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>IR&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Region is Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Region is Write-Back, Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Region is Write-Through, no Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Region is Write-Back, no Write-Allocate.</p>
                </td></tr></table>
              <p>The meaning of the field with n = 6 is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might differ from the meaning given here. This is because the meaning of the attribute combination {TEX[0] = 1, C = 1, B = 0} is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h2>Accessing the NMRR</h2><p>To access the NMRR when TTBCR.EAE==0:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c10,c2,1 ; Read NMRR into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c10,c2,1 ; Write Rt to NMRR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1010</td><td>0010</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
