$date
	Sun Oct 23 03:42:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#603785
b1010 !
1"
#603786
b1010 &
b1010 %
1$
#603787
0"
#603790
b101 &
b101 %
#603794
b10000 &
b10000 %
#603798
b1000 &
b1000 %
#603802
b100 &
b100 %
#603806
b10 &
b10 %
#603810
b1 &
b1 %
1#
#603814
b0 &
0#
b0 %
0$
#1653617
b1100 !
1"
#1653618
b1100 &
b1100 %
1$
#1653619
0"
#1653622
b110 &
b110 %
#1653626
b11 &
b11 %
#1653630
b1010 &
b1010 %
#1653634
b101 &
b101 %
#1653638
b10000 &
b10000 %
#1653642
b1000 &
b1000 %
#1653646
b100 &
b100 %
#1653650
b10 &
b10 %
#1653654
b1 &
1#
b1 %
#1653658
b0 &
b0 %
0#
0$
#2598393
b1000 !
1"
#2598394
b1000 &
b1000 %
1$
#2598395
0"
#2598398
b100 &
b100 %
#2598402
b10 &
b10 %
#2598406
b1 &
1#
b1 %
#2598410
b0 &
b0 %
0#
0$
#4500012
