
\documentclass[openany]{book}
\usepackage{graphicx} % images
\usepackage{wrapfig}
\usepackage{listings} % nice code layout
\usepackage[usenames]{color} % color
\definecolor{listinggray}{gray}{0.9}
\definecolor{graphgray}{gray}{0.7}
\definecolor{ans}{rgb}{1,0,0}
\definecolor{blue}{rgb}{0,0,1}
% \Verilog{title}{label}{file}
\newcommand{\Verilog}[3]{
  \lstset{language=Verilog}
  \lstset{backgroundcolor=\color{listinggray},rulecolor=\color{blue}}
  \lstset{linewidth=\textwidth}
  \lstset{commentstyle=\textit, stringstyle=\upshape,showspaces=false}
  \lstset{frame=tb, tabsize=2}
  \lstinputlisting[caption={#1},label={#2}]{#3}
}
\renewcommand{\chaptername}{Lab}
\newcommand{\WrapBarrier}{$\quad$\vspace*{-.225in}}


\title{ELC 3338 Project Book}
\author{Steve Potter}


\begin{document}

\maketitle
\tableofcontents


\input{counter}
\input{counter2}
%\input{instruction_memory}
%\input{decode}
%\input{decode2}
%\input{decode3}
%\input{decode4}
%\input{intFetchDecode}
%\input{alu}
%\input{execute}
%\input{intFetchDecodeExecute}
%\input{dataMemory}
%\input{writeback}
%\input{full_datapath}
%\input{pipeline_fetch_decode}
%\input{pipeline_no_forwarding}
%\input{pipeline_with_branching}
%\input{buffer}
%\input{control}%and SE
%\input{regfile}
%\input{decode}%and buffer

%midterm
%\input{alu}%alucontrol, alu
%\input{execute}%add, mux, buffer
%\input{memory}%and, dmem, buf
%\input{wb}% and pipeline
%\input{coding}%
%\input{performance}%

%\chapter{Bye!}

%\vspace{.1in}

%\begin{center}
%{\Huge{God Bless!}}
%\end{center}

%\vspace{.1in}

%\begin{center}
%{and}
%\end{center}

%\vspace{.1in}

%\begin{center}
%{\Huge{Soli Deo Gloria!}}
%\end{center}


%\appendix
%\input{requirements}
%\input{components}

\end{document} 