	component my_processor is
		port (
			clk_clk                               : in  std_logic                    := 'X';             -- clk
			reset_reset_n                         : in  std_logic                    := 'X';             -- reset_n
			led_yellow_external_connection_export : out std_logic_vector(3 downto 0);                    -- export
			key_external_connection_export        : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			local_external_connection_export      : out std_logic_vector(1 downto 0);                    -- export
			modo_external_connection_export       : out std_logic_vector(1 downto 0);                    -- export
			dado_external_connection_export       : out std_logic_vector(3 downto 0);                    -- export
			enable_external_connection_export     : out std_logic                                        -- export
		);
	end component my_processor;

