/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_rave.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 10:21p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:12:54 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_xpt_rave.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 10:21p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_H__
#define BCHP_XPT_RAVE_H__

/***************************************************************************
 *XPT_RAVE - XPT RAV Control Registers
 ***************************************************************************/
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR       0x00750000 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR        0x00750004 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR        0x00750008 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR         0x0075000c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR       0x00750010 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR  0x00750014 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL 0x00750018 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH           0x0075001c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS          0x00750020 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR       0x00750024 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR        0x00750028 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR        0x0075002c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR         0x00750030 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR       0x00750034 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR  0x00750038 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL 0x0075003c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH           0x00750040 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG        0x00750044 /* Context 0 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB        0x00750048 /* Context 0 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD        0x0075004c /* Context 0 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF        0x00750050 /* Context 0 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH        0x00750054 /* Context 0 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1        0x00750058 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2        0x0075005c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3        0x00750060 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES   0x00750064 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL       0x00750068 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL   0x0075006c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL      0x00750070 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL    0x00750074 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL 0x00750078 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL       0x0075007c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL   0x00750080 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL      0x00750084 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL    0x00750088 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL 0x0075008c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE  0x00750090 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID       0x00750094 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1              0x00750098 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS            0x0075009c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL            0x007500a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG        0x007500a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4        0x007500a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR                0x007500ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE           0x007500b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX0_REC_TIMER              0x007500b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE0             0x007500b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE1             0x007500bc /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2             0x007500c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b            0x007500c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE3             0x007500c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_COUNT              0x007500cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL       0x007500d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX0_SC                     0x007500d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_0             0x007500d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1             0x007500dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2             0x007500e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3             0x007500e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR       0x007500e8 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR        0x007500ec /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR        0x007500f0 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR         0x007500f4 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR       0x007500f8 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR  0x007500fc /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL 0x00750100 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH           0x00750104 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS          0x00750108 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR       0x0075010c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR        0x00750110 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR        0x00750114 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR         0x00750118 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR       0x0075011c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR  0x00750120 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL 0x00750124 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH           0x00750128 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG        0x0075012c /* Context 1 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB        0x00750130 /* Context 1 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD        0x00750134 /* Context 1 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF        0x00750138 /* Context 1 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH        0x0075013c /* Context 1 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1        0x00750140 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2        0x00750144 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3        0x00750148 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES   0x0075014c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL       0x00750150 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL   0x00750154 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL      0x00750158 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL    0x0075015c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL 0x00750160 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL       0x00750164 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL   0x00750168 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL      0x0075016c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL    0x00750170 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL 0x00750174 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE  0x00750178 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID       0x0075017c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1              0x00750180 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS            0x00750184 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL            0x00750188 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG        0x0075018c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4        0x00750190 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR                0x00750194 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE           0x00750198 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX1_REC_TIMER              0x0075019c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE0             0x007501a0 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE1             0x007501a4 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2             0x007501a8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b            0x007501ac /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE3             0x007501b0 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_COUNT              0x007501b4 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL       0x007501b8 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX1_SC                     0x007501bc /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_0             0x007501c0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1             0x007501c4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2             0x007501c8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3             0x007501cc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR       0x007501d0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR        0x007501d4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR        0x007501d8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR         0x007501dc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR       0x007501e0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR  0x007501e4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL 0x007501e8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH           0x007501ec /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS          0x007501f0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR       0x007501f4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR        0x007501f8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR        0x007501fc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR         0x00750200 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR       0x00750204 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR  0x00750208 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL 0x0075020c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH           0x00750210 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG        0x00750214 /* Context 2 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB        0x00750218 /* Context 2 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD        0x0075021c /* Context 2 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF        0x00750220 /* Context 2 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH        0x00750224 /* Context 2 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1        0x00750228 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2        0x0075022c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3        0x00750230 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES   0x00750234 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL       0x00750238 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL   0x0075023c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL      0x00750240 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL    0x00750244 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL 0x00750248 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL       0x0075024c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL   0x00750250 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL      0x00750254 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL    0x00750258 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL 0x0075025c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE  0x00750260 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID       0x00750264 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1              0x00750268 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS            0x0075026c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL            0x00750270 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG        0x00750274 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4        0x00750278 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR                0x0075027c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE           0x00750280 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX2_REC_TIMER              0x00750284 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE0             0x00750288 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE1             0x0075028c /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2             0x00750290 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b            0x00750294 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE3             0x00750298 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_COUNT              0x0075029c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL       0x007502a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX2_SC                     0x007502a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_0             0x007502a8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1             0x007502ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2             0x007502b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3             0x007502b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR       0x007502b8 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR        0x007502bc /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR        0x007502c0 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR         0x007502c4 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR       0x007502c8 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR  0x007502cc /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL 0x007502d0 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH           0x007502d4 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS          0x007502d8 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR       0x007502dc /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR        0x007502e0 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR        0x007502e4 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR         0x007502e8 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR       0x007502ec /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR  0x007502f0 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL 0x007502f4 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH           0x007502f8 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG        0x007502fc /* Context 3 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB        0x00750300 /* Context 3 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD        0x00750304 /* Context 3 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF        0x00750308 /* Context 3 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH        0x0075030c /* Context 3 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1        0x00750310 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2        0x00750314 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3        0x00750318 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES   0x0075031c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL       0x00750320 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL   0x00750324 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL      0x00750328 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL    0x0075032c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL 0x00750330 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL       0x00750334 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL   0x00750338 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL      0x0075033c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL    0x00750340 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL 0x00750344 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE  0x00750348 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID       0x0075034c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1              0x00750350 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS            0x00750354 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL            0x00750358 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG        0x0075035c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4        0x00750360 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR                0x00750364 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE           0x00750368 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX3_REC_TIMER              0x0075036c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE0             0x00750370 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE1             0x00750374 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2             0x00750378 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b            0x0075037c /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE3             0x00750380 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_COUNT              0x00750384 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL       0x00750388 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX3_SC                     0x0075038c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_0             0x00750390 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1             0x00750394 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2             0x00750398 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3             0x0075039c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR       0x007503a0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR        0x007503a4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR        0x007503a8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR         0x007503ac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR       0x007503b0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR  0x007503b4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL 0x007503b8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH           0x007503bc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS          0x007503c0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR       0x007503c4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR        0x007503c8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR        0x007503cc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR         0x007503d0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR       0x007503d4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR  0x007503d8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL 0x007503dc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH           0x007503e0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG        0x007503e4 /* Context 4 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB        0x007503e8 /* Context 4 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD        0x007503ec /* Context 4 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF        0x007503f0 /* Context 4 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH        0x007503f4 /* Context 4 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1        0x007503f8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2        0x007503fc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3        0x00750400 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES   0x00750404 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL       0x00750408 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL   0x0075040c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL      0x00750410 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL    0x00750414 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL 0x00750418 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL       0x0075041c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL   0x00750420 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL      0x00750424 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL    0x00750428 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL 0x0075042c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE  0x00750430 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID       0x00750434 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1              0x00750438 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS            0x0075043c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL            0x00750440 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG        0x00750444 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4        0x00750448 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR                0x0075044c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE           0x00750450 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX4_REC_TIMER              0x00750454 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE0             0x00750458 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE1             0x0075045c /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2             0x00750460 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b            0x00750464 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE3             0x00750468 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_COUNT              0x0075046c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL       0x00750470 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX4_SC                     0x00750474 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_0             0x00750478 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1             0x0075047c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2             0x00750480 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3             0x00750484 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR       0x00750488 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR        0x0075048c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR        0x00750490 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR         0x00750494 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR       0x00750498 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR  0x0075049c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL 0x007504a0 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH           0x007504a4 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS          0x007504a8 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR       0x007504ac /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR        0x007504b0 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR        0x007504b4 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR         0x007504b8 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR       0x007504bc /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR  0x007504c0 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL 0x007504c4 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH           0x007504c8 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG        0x007504cc /* Context 5 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB        0x007504d0 /* Context 5 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD        0x007504d4 /* Context 5 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF        0x007504d8 /* Context 5 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH        0x007504dc /* Context 5 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1        0x007504e0 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2        0x007504e4 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3        0x007504e8 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES   0x007504ec /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL       0x007504f0 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL   0x007504f4 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL      0x007504f8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL    0x007504fc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL 0x00750500 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL       0x00750504 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL   0x00750508 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL      0x0075050c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL    0x00750510 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL 0x00750514 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE  0x00750518 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID       0x0075051c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1              0x00750520 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS            0x00750524 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL            0x00750528 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG        0x0075052c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4        0x00750530 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR                0x00750534 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE           0x00750538 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX5_REC_TIMER              0x0075053c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE0             0x00750540 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE1             0x00750544 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2             0x00750548 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b            0x0075054c /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE3             0x00750550 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_COUNT              0x00750554 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL       0x00750558 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX5_SC                     0x0075055c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_0             0x00750560 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1             0x00750564 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2             0x00750568 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3             0x0075056c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR       0x00750570 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR        0x00750574 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR        0x00750578 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR         0x0075057c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR       0x00750580 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR  0x00750584 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL 0x00750588 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH           0x0075058c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS          0x00750590 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR       0x00750594 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR        0x00750598 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR        0x0075059c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR         0x007505a0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR       0x007505a4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR  0x007505a8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL 0x007505ac /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH           0x007505b0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG        0x007505b4 /* Context 6 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB        0x007505b8 /* Context 6 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD        0x007505bc /* Context 6 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF        0x007505c0 /* Context 6 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH        0x007505c4 /* Context 6 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1        0x007505c8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2        0x007505cc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3        0x007505d0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES   0x007505d4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL       0x007505d8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL   0x007505dc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL      0x007505e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL    0x007505e4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL 0x007505e8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL       0x007505ec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL   0x007505f0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL      0x007505f4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL    0x007505f8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL 0x007505fc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE  0x00750600 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID       0x00750604 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1              0x00750608 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS            0x0075060c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL            0x00750610 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG        0x00750614 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4        0x00750618 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR                0x0075061c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE           0x00750620 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX6_REC_TIMER              0x00750624 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE0             0x00750628 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE1             0x0075062c /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2             0x00750630 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b            0x00750634 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE3             0x00750638 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_COUNT              0x0075063c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL       0x00750640 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX6_SC                     0x00750644 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_0             0x00750648 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1             0x0075064c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2             0x00750650 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3             0x00750654 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR       0x00750658 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR        0x0075065c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR        0x00750660 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR         0x00750664 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR       0x00750668 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR  0x0075066c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL 0x00750670 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH           0x00750674 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS          0x00750678 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR       0x0075067c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR        0x00750680 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR        0x00750684 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR         0x00750688 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR       0x0075068c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR  0x00750690 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL 0x00750694 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH           0x00750698 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG        0x0075069c /* Context 7 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB        0x007506a0 /* Context 7 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD        0x007506a4 /* Context 7 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF        0x007506a8 /* Context 7 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH        0x007506ac /* Context 7 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1        0x007506b0 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2        0x007506b4 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3        0x007506b8 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES   0x007506bc /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL       0x007506c0 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL   0x007506c4 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL      0x007506c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL    0x007506cc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL 0x007506d0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL       0x007506d4 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL   0x007506d8 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL      0x007506dc /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL    0x007506e0 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL 0x007506e4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE  0x007506e8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID       0x007506ec /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1              0x007506f0 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS            0x007506f4 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL            0x007506f8 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG        0x007506fc /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4        0x00750700 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR                0x00750704 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE           0x00750708 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX7_REC_TIMER              0x0075070c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE0             0x00750710 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE1             0x00750714 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2             0x00750718 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b            0x0075071c /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE3             0x00750720 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_COUNT              0x00750724 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL       0x00750728 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX7_SC                     0x0075072c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_0             0x00750730 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1             0x00750734 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2             0x00750738 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3             0x0075073c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR       0x00750740 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR        0x00750744 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR        0x00750748 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR         0x0075074c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR       0x00750750 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR  0x00750754 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL 0x00750758 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH           0x0075075c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS          0x00750760 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR       0x00750764 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR        0x00750768 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR        0x0075076c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR         0x00750770 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR       0x00750774 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR  0x00750778 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL 0x0075077c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH           0x00750780 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG        0x00750784 /* Context 8 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB        0x00750788 /* Context 8 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD        0x0075078c /* Context 8 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF        0x00750790 /* Context 8 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH        0x00750794 /* Context 8 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1        0x00750798 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2        0x0075079c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3        0x007507a0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES   0x007507a4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL       0x007507a8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL   0x007507ac /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL      0x007507b0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL    0x007507b4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL 0x007507b8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL       0x007507bc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL   0x007507c0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL      0x007507c4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL    0x007507c8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL 0x007507cc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE  0x007507d0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID       0x007507d4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1              0x007507d8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS            0x007507dc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL            0x007507e0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG        0x007507e4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4        0x007507e8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR                0x007507ec /* Picture Counter register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE           0x007507f0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX8_REC_TIMER              0x007507f4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE0             0x007507f8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE1             0x007507fc /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2             0x00750800 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b            0x00750804 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE3             0x00750808 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_COUNT              0x0075080c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL       0x00750810 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX8_SC                     0x00750814 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_0             0x00750818 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1             0x0075081c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2             0x00750820 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3             0x00750824 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR       0x00750828 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR        0x0075082c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR        0x00750830 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR         0x00750834 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR       0x00750838 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR  0x0075083c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL 0x00750840 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH           0x00750844 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS          0x00750848 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR       0x0075084c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR        0x00750850 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR        0x00750854 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR         0x00750858 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR       0x0075085c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR  0x00750860 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL 0x00750864 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH           0x00750868 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG        0x0075086c /* Context 9 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB        0x00750870 /* Context 9 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD        0x00750874 /* Context 9 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF        0x00750878 /* Context 9 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH        0x0075087c /* Context 9 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1        0x00750880 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2        0x00750884 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3        0x00750888 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES   0x0075088c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL       0x00750890 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL   0x00750894 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL      0x00750898 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL    0x0075089c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL 0x007508a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL       0x007508a4 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL   0x007508a8 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL      0x007508ac /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL    0x007508b0 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL 0x007508b4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE  0x007508b8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID       0x007508bc /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1              0x007508c0 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS            0x007508c4 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL            0x007508c8 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG        0x007508cc /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4        0x007508d0 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR                0x007508d4 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE           0x007508d8 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX9_REC_TIMER              0x007508dc /* Record Timer Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE0             0x007508e0 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE1             0x007508e4 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2             0x007508e8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b            0x007508ec /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE3             0x007508f0 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_COUNT              0x007508f4 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL       0x007508f8 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX9_SC                     0x007508fc /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_0             0x00750900 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1             0x00750904 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2             0x00750908 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3             0x0075090c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR      0x00750910 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR       0x00750914 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR       0x00750918 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR        0x0075091c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR      0x00750920 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR 0x00750924 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL 0x00750928 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH          0x0075092c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS         0x00750930 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR      0x00750934 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR       0x00750938 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR       0x0075093c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR        0x00750940 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR      0x00750944 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR 0x00750948 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL 0x0075094c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH          0x00750950 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG       0x00750954 /* Context 10 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB       0x00750958 /* Context 10 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD       0x0075095c /* Context 10 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF       0x00750960 /* Context 10 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH       0x00750964 /* Context 10 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1       0x00750968 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2       0x0075096c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3       0x00750970 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES  0x00750974 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL      0x00750978 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL  0x0075097c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL     0x00750980 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL   0x00750984 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL 0x00750988 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL      0x0075098c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL  0x00750990 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL     0x00750994 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL   0x00750998 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL 0x0075099c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE 0x007509a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID      0x007509a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1             0x007509a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS           0x007509ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL           0x007509b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG       0x007509b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4       0x007509b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR               0x007509bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE          0x007509c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX10_REC_TIMER             0x007509c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE0            0x007509c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE1            0x007509cc /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2            0x007509d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b           0x007509d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE3            0x007509d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_COUNT             0x007509dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL      0x007509e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX10_SC                    0x007509e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_0            0x007509e8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1            0x007509ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2            0x007509f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3            0x007509f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR      0x007509f8 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR       0x007509fc /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR       0x00750a00 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR        0x00750a04 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR      0x00750a08 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR 0x00750a0c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL 0x00750a10 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH          0x00750a14 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS         0x00750a18 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR      0x00750a1c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR       0x00750a20 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR       0x00750a24 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR        0x00750a28 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR      0x00750a2c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR 0x00750a30 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL 0x00750a34 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH          0x00750a38 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG       0x00750a3c /* Context 11 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB       0x00750a40 /* Context 11 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD       0x00750a44 /* Context 11 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF       0x00750a48 /* Context 11 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH       0x00750a4c /* Context 11 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1       0x00750a50 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2       0x00750a54 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3       0x00750a58 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES  0x00750a5c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL      0x00750a60 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL  0x00750a64 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL     0x00750a68 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL   0x00750a6c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL 0x00750a70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL      0x00750a74 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL  0x00750a78 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL     0x00750a7c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL   0x00750a80 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL 0x00750a84 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE 0x00750a88 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID      0x00750a8c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1             0x00750a90 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS           0x00750a94 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL           0x00750a98 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG       0x00750a9c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4       0x00750aa0 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR               0x00750aa4 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE          0x00750aa8 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX11_REC_TIMER             0x00750aac /* Record Timer Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE0            0x00750ab0 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE1            0x00750ab4 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2            0x00750ab8 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b           0x00750abc /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE3            0x00750ac0 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_COUNT             0x00750ac4 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL      0x00750ac8 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX11_SC                    0x00750acc /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_0            0x00750ad0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1            0x00750ad4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2            0x00750ad8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3            0x00750adc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR      0x00750ae0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR       0x00750ae4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR       0x00750ae8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR        0x00750aec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR      0x00750af0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR 0x00750af4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL 0x00750af8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH          0x00750afc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS         0x00750b00 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR      0x00750b04 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR       0x00750b08 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR       0x00750b0c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR        0x00750b10 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR      0x00750b14 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR 0x00750b18 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL 0x00750b1c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH          0x00750b20 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG       0x00750b24 /* Context 12 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB       0x00750b28 /* Context 12 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD       0x00750b2c /* Context 12 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF       0x00750b30 /* Context 12 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH       0x00750b34 /* Context 12 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1       0x00750b38 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2       0x00750b3c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3       0x00750b40 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES  0x00750b44 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL      0x00750b48 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL  0x00750b4c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL     0x00750b50 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL   0x00750b54 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL 0x00750b58 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL      0x00750b5c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL  0x00750b60 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL     0x00750b64 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL   0x00750b68 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL 0x00750b6c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE 0x00750b70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID      0x00750b74 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1             0x00750b78 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS           0x00750b7c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL           0x00750b80 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG       0x00750b84 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4       0x00750b88 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR               0x00750b8c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE          0x00750b90 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX12_REC_TIMER             0x00750b94 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE0            0x00750b98 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE1            0x00750b9c /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2            0x00750ba0 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b           0x00750ba4 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE3            0x00750ba8 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_COUNT             0x00750bac /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL      0x00750bb0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX12_SC                    0x00750bb4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_0            0x00750bb8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1            0x00750bbc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2            0x00750bc0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3            0x00750bc4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR      0x00750bc8 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR       0x00750bcc /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR       0x00750bd0 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR        0x00750bd4 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR      0x00750bd8 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR 0x00750bdc /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL 0x00750be0 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH          0x00750be4 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS         0x00750be8 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR      0x00750bec /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR       0x00750bf0 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR       0x00750bf4 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR        0x00750bf8 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR      0x00750bfc /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR 0x00750c00 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL 0x00750c04 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH          0x00750c08 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG       0x00750c0c /* Context 13 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB       0x00750c10 /* Context 13 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD       0x00750c14 /* Context 13 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF       0x00750c18 /* Context 13 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH       0x00750c1c /* Context 13 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1       0x00750c20 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2       0x00750c24 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3       0x00750c28 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES  0x00750c2c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL      0x00750c30 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL  0x00750c34 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL     0x00750c38 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL   0x00750c3c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL 0x00750c40 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL      0x00750c44 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL  0x00750c48 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL     0x00750c4c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL   0x00750c50 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL 0x00750c54 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE 0x00750c58 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID      0x00750c5c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1             0x00750c60 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS           0x00750c64 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL           0x00750c68 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG       0x00750c6c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4       0x00750c70 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR               0x00750c74 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE          0x00750c78 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX13_REC_TIMER             0x00750c7c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE0            0x00750c80 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE1            0x00750c84 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2            0x00750c88 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b           0x00750c8c /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE3            0x00750c90 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_COUNT             0x00750c94 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL      0x00750c98 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX13_SC                    0x00750c9c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_0            0x00750ca0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1            0x00750ca4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2            0x00750ca8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3            0x00750cac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR      0x00750cb0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR       0x00750cb4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR       0x00750cb8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR        0x00750cbc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR      0x00750cc0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR 0x00750cc4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL 0x00750cc8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH          0x00750ccc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS         0x00750cd0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR      0x00750cd4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR       0x00750cd8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR       0x00750cdc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR        0x00750ce0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR      0x00750ce4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR 0x00750ce8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL 0x00750cec /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH          0x00750cf0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG       0x00750cf4 /* Context 14 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB       0x00750cf8 /* Context 14 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD       0x00750cfc /* Context 14 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF       0x00750d00 /* Context 14 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH       0x00750d04 /* Context 14 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1       0x00750d08 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2       0x00750d0c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3       0x00750d10 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES  0x00750d14 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL      0x00750d18 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL  0x00750d1c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL     0x00750d20 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL   0x00750d24 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL 0x00750d28 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL      0x00750d2c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL  0x00750d30 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL     0x00750d34 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL   0x00750d38 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL 0x00750d3c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE 0x00750d40 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID      0x00750d44 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1             0x00750d48 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS           0x00750d4c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL           0x00750d50 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG       0x00750d54 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4       0x00750d58 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR               0x00750d5c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE          0x00750d60 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX14_REC_TIMER             0x00750d64 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE0            0x00750d68 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE1            0x00750d6c /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2            0x00750d70 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b           0x00750d74 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE3            0x00750d78 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_COUNT             0x00750d7c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL      0x00750d80 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX14_SC                    0x00750d84 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_0            0x00750d88 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1            0x00750d8c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2            0x00750d90 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3            0x00750d94 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR      0x00750d98 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR       0x00750d9c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR       0x00750da0 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR        0x00750da4 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR      0x00750da8 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR 0x00750dac /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL 0x00750db0 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH          0x00750db4 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS         0x00750db8 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR      0x00750dbc /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR       0x00750dc0 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR       0x00750dc4 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR        0x00750dc8 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR      0x00750dcc /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR 0x00750dd0 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL 0x00750dd4 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH          0x00750dd8 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG       0x00750ddc /* Context 15 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB       0x00750de0 /* Context 15 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD       0x00750de4 /* Context 15 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF       0x00750de8 /* Context 15 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH       0x00750dec /* Context 15 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1       0x00750df0 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2       0x00750df4 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3       0x00750df8 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES  0x00750dfc /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL      0x00750e00 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL  0x00750e04 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL     0x00750e08 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL   0x00750e0c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL 0x00750e10 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL      0x00750e14 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL  0x00750e18 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL     0x00750e1c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL   0x00750e20 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL 0x00750e24 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE 0x00750e28 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID      0x00750e2c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1             0x00750e30 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS           0x00750e34 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL           0x00750e38 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG       0x00750e3c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4       0x00750e40 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR               0x00750e44 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE          0x00750e48 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX15_REC_TIMER             0x00750e4c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE0            0x00750e50 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE1            0x00750e54 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2            0x00750e58 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b           0x00750e5c /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE3            0x00750e60 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_COUNT             0x00750e64 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL      0x00750e68 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX15_SC                    0x00750e6c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_0            0x00750e70 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1            0x00750e74 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2            0x00750e78 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3            0x00750e7c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR      0x00750e80 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR       0x00750e84 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR       0x00750e88 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR        0x00750e8c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR      0x00750e90 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR 0x00750e94 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL 0x00750e98 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH          0x00750e9c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS         0x00750ea0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR      0x00750ea4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR       0x00750ea8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR       0x00750eac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR        0x00750eb0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR      0x00750eb4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR 0x00750eb8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL 0x00750ebc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH          0x00750ec0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG       0x00750ec4 /* Context 16 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB       0x00750ec8 /* Context 16 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD       0x00750ecc /* Context 16 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF       0x00750ed0 /* Context 16 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH       0x00750ed4 /* Context 16 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1       0x00750ed8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2       0x00750edc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3       0x00750ee0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES  0x00750ee4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL      0x00750ee8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL  0x00750eec /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL     0x00750ef0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL   0x00750ef4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL 0x00750ef8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL      0x00750efc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL  0x00750f00 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL     0x00750f04 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL   0x00750f08 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL 0x00750f0c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE 0x00750f10 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID      0x00750f14 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1             0x00750f18 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS           0x00750f1c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL           0x00750f20 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG       0x00750f24 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4       0x00750f28 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR               0x00750f2c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE          0x00750f30 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX16_REC_TIMER             0x00750f34 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE0            0x00750f38 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE1            0x00750f3c /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2            0x00750f40 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b           0x00750f44 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE3            0x00750f48 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_COUNT             0x00750f4c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL      0x00750f50 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX16_SC                    0x00750f54 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_0            0x00750f58 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1            0x00750f5c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2            0x00750f60 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3            0x00750f64 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR      0x00750f68 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR       0x00750f6c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR       0x00750f70 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR        0x00750f74 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR      0x00750f78 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR 0x00750f7c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL 0x00750f80 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH          0x00750f84 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS         0x00750f88 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR      0x00750f8c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR       0x00750f90 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR       0x00750f94 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR        0x00750f98 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR      0x00750f9c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR 0x00750fa0 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL 0x00750fa4 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH          0x00750fa8 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG       0x00750fac /* Context 17 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB       0x00750fb0 /* Context 17 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD       0x00750fb4 /* Context 17 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF       0x00750fb8 /* Context 17 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH       0x00750fbc /* Context 17 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1       0x00750fc0 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2       0x00750fc4 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3       0x00750fc8 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES  0x00750fcc /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL      0x00750fd0 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL  0x00750fd4 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL     0x00750fd8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL   0x00750fdc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL 0x00750fe0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL      0x00750fe4 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL  0x00750fe8 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL     0x00750fec /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL   0x00750ff0 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL 0x00750ff4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE 0x00750ff8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID      0x00750ffc /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1             0x00751000 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS           0x00751004 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL           0x00751008 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG       0x0075100c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4       0x00751010 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR               0x00751014 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE          0x00751018 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX17_REC_TIMER             0x0075101c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE0            0x00751020 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE1            0x00751024 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2            0x00751028 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b           0x0075102c /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE3            0x00751030 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_COUNT             0x00751034 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL      0x00751038 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX17_SC                    0x0075103c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_0            0x00751040 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1            0x00751044 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2            0x00751048 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3            0x0075104c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR      0x00751050 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR       0x00751054 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR       0x00751058 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR        0x0075105c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR      0x00751060 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR 0x00751064 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL 0x00751068 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH          0x0075106c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS         0x00751070 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR      0x00751074 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR       0x00751078 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR       0x0075107c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR        0x00751080 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR      0x00751084 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR 0x00751088 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL 0x0075108c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH          0x00751090 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG       0x00751094 /* Context 18 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB       0x00751098 /* Context 18 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD       0x0075109c /* Context 18 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF       0x007510a0 /* Context 18 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH       0x007510a4 /* Context 18 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1       0x007510a8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2       0x007510ac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3       0x007510b0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES  0x007510b4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL      0x007510b8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL  0x007510bc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL     0x007510c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL   0x007510c4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL 0x007510c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL      0x007510cc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL  0x007510d0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL     0x007510d4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL   0x007510d8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL 0x007510dc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE 0x007510e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID      0x007510e4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1             0x007510e8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS           0x007510ec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL           0x007510f0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG       0x007510f4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4       0x007510f8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR               0x007510fc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE          0x00751100 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX18_REC_TIMER             0x00751104 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE0            0x00751108 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE1            0x0075110c /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2            0x00751110 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b           0x00751114 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE3            0x00751118 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_COUNT             0x0075111c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL      0x00751120 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX18_SC                    0x00751124 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_0            0x00751128 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1            0x0075112c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2            0x00751130 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3            0x00751134 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR      0x00751138 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR       0x0075113c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR       0x00751140 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR        0x00751144 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR      0x00751148 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR 0x0075114c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL 0x00751150 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH          0x00751154 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS         0x00751158 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR      0x0075115c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR       0x00751160 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR       0x00751164 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR        0x00751168 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR      0x0075116c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR 0x00751170 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL 0x00751174 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH          0x00751178 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG       0x0075117c /* Context 19 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB       0x00751180 /* Context 19 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD       0x00751184 /* Context 19 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF       0x00751188 /* Context 19 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH       0x0075118c /* Context 19 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1       0x00751190 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2       0x00751194 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3       0x00751198 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES  0x0075119c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL      0x007511a0 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL  0x007511a4 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL     0x007511a8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL   0x007511ac /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL 0x007511b0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL      0x007511b4 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL  0x007511b8 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL     0x007511bc /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL   0x007511c0 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL 0x007511c4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE 0x007511c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID      0x007511cc /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1             0x007511d0 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS           0x007511d4 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL           0x007511d8 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG       0x007511dc /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4       0x007511e0 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR               0x007511e4 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE          0x007511e8 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX19_REC_TIMER             0x007511ec /* Record Timer Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE0            0x007511f0 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE1            0x007511f4 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2            0x007511f8 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b           0x007511fc /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE3            0x00751200 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_COUNT             0x00751204 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL      0x00751208 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX19_SC                    0x0075120c /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_0            0x00751210 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1            0x00751214 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2            0x00751218 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3            0x0075121c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR      0x00751220 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR       0x00751224 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR       0x00751228 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR        0x0075122c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR      0x00751230 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR 0x00751234 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL 0x00751238 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH          0x0075123c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS         0x00751240 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR      0x00751244 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR       0x00751248 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR       0x0075124c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR        0x00751250 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR      0x00751254 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR 0x00751258 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL 0x0075125c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH          0x00751260 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG       0x00751264 /* Context 20 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB       0x00751268 /* Context 20 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD       0x0075126c /* Context 20 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF       0x00751270 /* Context 20 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH       0x00751274 /* Context 20 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1       0x00751278 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2       0x0075127c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3       0x00751280 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES  0x00751284 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL      0x00751288 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL  0x0075128c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL     0x00751290 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL   0x00751294 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL 0x00751298 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL      0x0075129c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL  0x007512a0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL     0x007512a4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL   0x007512a8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL 0x007512ac /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE 0x007512b0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID      0x007512b4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1             0x007512b8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS           0x007512bc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL           0x007512c0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG       0x007512c4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4       0x007512c8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR               0x007512cc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE          0x007512d0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX20_REC_TIMER             0x007512d4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE0            0x007512d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE1            0x007512dc /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2            0x007512e0 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b           0x007512e4 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE3            0x007512e8 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_COUNT             0x007512ec /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL      0x007512f0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX20_SC                    0x007512f4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_0            0x007512f8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1            0x007512fc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2            0x00751300 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3            0x00751304 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR      0x00751308 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR       0x0075130c /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR       0x00751310 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR        0x00751314 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR      0x00751318 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR 0x0075131c /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL 0x00751320 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH          0x00751324 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS         0x00751328 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR      0x0075132c /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR       0x00751330 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR       0x00751334 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR        0x00751338 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR      0x0075133c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR 0x00751340 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL 0x00751344 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH          0x00751348 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG       0x0075134c /* Context 21 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB       0x00751350 /* Context 21 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD       0x00751354 /* Context 21 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF       0x00751358 /* Context 21 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH       0x0075135c /* Context 21 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1       0x00751360 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2       0x00751364 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3       0x00751368 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES  0x0075136c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL      0x00751370 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL  0x00751374 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL     0x00751378 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL   0x0075137c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL 0x00751380 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL      0x00751384 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL  0x00751388 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL     0x0075138c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL   0x00751390 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL 0x00751394 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE 0x00751398 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID      0x0075139c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1             0x007513a0 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS           0x007513a4 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL           0x007513a8 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG       0x007513ac /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4       0x007513b0 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR               0x007513b4 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE          0x007513b8 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX21_REC_TIMER             0x007513bc /* Record Timer Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE0            0x007513c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE1            0x007513c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2            0x007513c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b           0x007513cc /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE3            0x007513d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_COUNT             0x007513d4 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL      0x007513d8 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX21_SC                    0x007513dc /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_0            0x007513e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1            0x007513e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2            0x007513e8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3            0x007513ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR      0x007513f0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR       0x007513f4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR       0x007513f8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR        0x007513fc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR      0x00751400 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR 0x00751404 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL 0x00751408 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH          0x0075140c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS         0x00751410 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR      0x00751414 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR       0x00751418 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR       0x0075141c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR        0x00751420 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR      0x00751424 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR 0x00751428 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL 0x0075142c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH          0x00751430 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG       0x00751434 /* Context 22 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB       0x00751438 /* Context 22 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD       0x0075143c /* Context 22 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF       0x00751440 /* Context 22 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH       0x00751444 /* Context 22 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1       0x00751448 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2       0x0075144c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3       0x00751450 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES  0x00751454 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL      0x00751458 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL  0x0075145c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL     0x00751460 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL   0x00751464 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL 0x00751468 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL      0x0075146c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL  0x00751470 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL     0x00751474 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL   0x00751478 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL 0x0075147c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE 0x00751480 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID      0x00751484 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1             0x00751488 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS           0x0075148c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL           0x00751490 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG       0x00751494 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4       0x00751498 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR               0x0075149c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE          0x007514a0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX22_REC_TIMER             0x007514a4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE0            0x007514a8 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE1            0x007514ac /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2            0x007514b0 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b           0x007514b4 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE3            0x007514b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_COUNT             0x007514bc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL      0x007514c0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX22_SC                    0x007514c4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_0            0x007514c8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1            0x007514cc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2            0x007514d0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3            0x007514d4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR      0x007514d8 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR       0x007514dc /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR       0x007514e0 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR        0x007514e4 /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR      0x007514e8 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR 0x007514ec /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL 0x007514f0 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH          0x007514f4 /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS         0x007514f8 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR      0x007514fc /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR       0x00751500 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR       0x00751504 /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR        0x00751508 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR      0x0075150c /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR 0x00751510 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL 0x00751514 /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH          0x00751518 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG       0x0075151c /* Context 23 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB       0x00751520 /* Context 23 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD       0x00751524 /* Context 23 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF       0x00751528 /* Context 23 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH       0x0075152c /* Context 23 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1       0x00751530 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2       0x00751534 /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3       0x00751538 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES  0x0075153c /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL      0x00751540 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL  0x00751544 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL     0x00751548 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL   0x0075154c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL 0x00751550 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL      0x00751554 /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL  0x00751558 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL     0x0075155c /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL   0x00751560 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL 0x00751564 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE 0x00751568 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID      0x0075156c /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1             0x00751570 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS           0x00751574 /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL           0x00751578 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG       0x0075157c /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4       0x00751580 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR               0x00751584 /* Picture Counter register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE          0x00751588 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX23_REC_TIMER             0x0075158c /* Record Timer Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE0            0x00751590 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE1            0x00751594 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2            0x00751598 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b           0x0075159c /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE3            0x007515a0 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_COUNT             0x007515a4 /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL      0x007515a8 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX23_SC                    0x007515ac /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_0            0x007515b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1            0x007515b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2            0x007515b8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3            0x007515bc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG       0x007515c0 /* SCD 0 Misc Config Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0       0x007515c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1       0x007515c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2       0x007515cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3       0x007515d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4       0x007515d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5       0x007515d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6       0x007515dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7       0x007515e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8       0x007515e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9       0x007515e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10      0x007515ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11      0x007515f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0   0x007515f4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0        0x007515f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1        0x007515fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2        0x00751600 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3        0x00751604 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT      0x00751608 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0    0x0075160c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1    0x00751610 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0            0x00751614 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1            0x00751618 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2            0x0075161c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3            0x00751620 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4            0x00751624 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5            0x00751628 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0       0x0075162c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1       0x00751630 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2       0x00751634 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3       0x00751638 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG       0x0075163c /* SCD 1 Misc Config Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0       0x00751640 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1       0x00751644 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2       0x00751648 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3       0x0075164c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4       0x00751650 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5       0x00751654 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6       0x00751658 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7       0x0075165c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8       0x00751660 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9       0x00751664 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10      0x00751668 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11      0x0075166c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0   0x00751670 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0        0x00751674 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1        0x00751678 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2        0x0075167c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3        0x00751680 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT      0x00751684 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0    0x00751688 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1    0x0075168c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0            0x00751690 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1            0x00751694 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2            0x00751698 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3            0x0075169c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4            0x007516a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5            0x007516a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0       0x007516a8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1       0x007516ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2       0x007516b0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3       0x007516b4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG       0x007516b8 /* SCD 2 Misc Config Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0       0x007516bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1       0x007516c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2       0x007516c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3       0x007516c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4       0x007516cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5       0x007516d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6       0x007516d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7       0x007516d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8       0x007516dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9       0x007516e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10      0x007516e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11      0x007516e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0   0x007516ec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0        0x007516f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1        0x007516f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2        0x007516f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3        0x007516fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT      0x00751700 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0    0x00751704 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1    0x00751708 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0            0x0075170c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1            0x00751710 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2            0x00751714 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3            0x00751718 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4            0x0075171c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5            0x00751720 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0       0x00751724 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1       0x00751728 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2       0x0075172c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3       0x00751730 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG       0x00751734 /* SCD 3 Misc Config Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0       0x00751738 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1       0x0075173c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2       0x00751740 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3       0x00751744 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4       0x00751748 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5       0x0075174c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6       0x00751750 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7       0x00751754 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8       0x00751758 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9       0x0075175c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10      0x00751760 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11      0x00751764 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0   0x00751768 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0        0x0075176c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1        0x00751770 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2        0x00751774 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3        0x00751778 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT      0x0075177c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0    0x00751780 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1    0x00751784 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0            0x00751788 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1            0x0075178c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2            0x00751790 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3            0x00751794 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4            0x00751798 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5            0x0075179c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0       0x007517a0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1       0x007517a4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2       0x007517a8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3       0x007517ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG       0x007517b0 /* SCD 4 Misc Config Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0       0x007517b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1       0x007517b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2       0x007517bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3       0x007517c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4       0x007517c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5       0x007517c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6       0x007517cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7       0x007517d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8       0x007517d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9       0x007517d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10      0x007517dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11      0x007517e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0   0x007517e4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0        0x007517e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1        0x007517ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2        0x007517f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3        0x007517f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT      0x007517f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0    0x007517fc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1    0x00751800 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0            0x00751804 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1            0x00751808 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2            0x0075180c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3            0x00751810 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4            0x00751814 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5            0x00751818 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0       0x0075181c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1       0x00751820 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2       0x00751824 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3       0x00751828 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG       0x0075182c /* SCD 5 Misc Config Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0       0x00751830 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1       0x00751834 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2       0x00751838 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3       0x0075183c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4       0x00751840 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5       0x00751844 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6       0x00751848 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7       0x0075184c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8       0x00751850 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9       0x00751854 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10      0x00751858 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11      0x0075185c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0   0x00751860 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0        0x00751864 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1        0x00751868 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2        0x0075186c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3        0x00751870 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT      0x00751874 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0    0x00751878 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1    0x0075187c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0            0x00751880 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1            0x00751884 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2            0x00751888 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3            0x0075188c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4            0x00751890 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5            0x00751894 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0       0x00751898 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1       0x0075189c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2       0x007518a0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3       0x007518a4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG       0x007518a8 /* SCD 6 Misc Config Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0       0x007518ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1       0x007518b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2       0x007518b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3       0x007518b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4       0x007518bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5       0x007518c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6       0x007518c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7       0x007518c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8       0x007518cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9       0x007518d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10      0x007518d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11      0x007518d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0   0x007518dc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0        0x007518e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1        0x007518e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2        0x007518e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3        0x007518ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT      0x007518f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0    0x007518f4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1    0x007518f8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0            0x007518fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1            0x00751900 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2            0x00751904 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3            0x00751908 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4            0x0075190c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5            0x00751910 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0       0x00751914 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1       0x00751918 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2       0x0075191c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3       0x00751920 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG       0x00751924 /* SCD 7 Misc Config Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0       0x00751928 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1       0x0075192c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2       0x00751930 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3       0x00751934 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4       0x00751938 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5       0x0075193c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6       0x00751940 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7       0x00751944 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8       0x00751948 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9       0x0075194c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10      0x00751950 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11      0x00751954 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0   0x00751958 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0        0x0075195c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1        0x00751960 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2        0x00751964 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3        0x00751968 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT      0x0075196c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0    0x00751970 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1    0x00751974 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0            0x00751978 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1            0x0075197c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2            0x00751980 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3            0x00751984 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4            0x00751988 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5            0x0075198c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0       0x00751990 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1       0x00751994 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2       0x00751998 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3       0x0075199c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG       0x007519a0 /* SCD 8 Misc Config Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0       0x007519a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1       0x007519a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2       0x007519ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3       0x007519b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4       0x007519b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5       0x007519b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6       0x007519bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7       0x007519c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8       0x007519c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9       0x007519c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10      0x007519cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11      0x007519d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0   0x007519d4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0        0x007519d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1        0x007519dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2        0x007519e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3        0x007519e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT      0x007519e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0    0x007519ec /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1    0x007519f0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0            0x007519f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1            0x007519f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2            0x007519fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3            0x00751a00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4            0x00751a04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5            0x00751a08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0       0x00751a0c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1       0x00751a10 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2       0x00751a14 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3       0x00751a18 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG       0x00751a1c /* SCD 9 Misc Config Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0       0x00751a20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1       0x00751a24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2       0x00751a28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3       0x00751a2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4       0x00751a30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5       0x00751a34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6       0x00751a38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7       0x00751a3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8       0x00751a40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9       0x00751a44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10      0x00751a48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11      0x00751a4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0   0x00751a50 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0        0x00751a54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1        0x00751a58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2        0x00751a5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3        0x00751a60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT      0x00751a64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0    0x00751a68 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1    0x00751a6c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0            0x00751a70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1            0x00751a74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2            0x00751a78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3            0x00751a7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4            0x00751a80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5            0x00751a84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0       0x00751a88 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1       0x00751a8c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2       0x00751a90 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3       0x00751a94 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG      0x00751a98 /* SCD 10 Misc Config Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0      0x00751a9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1      0x00751aa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2      0x00751aa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3      0x00751aa8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4      0x00751aac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5      0x00751ab0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6      0x00751ab4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7      0x00751ab8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8      0x00751abc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9      0x00751ac0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10     0x00751ac4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11     0x00751ac8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0  0x00751acc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0       0x00751ad0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1       0x00751ad4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2       0x00751ad8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3       0x00751adc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT     0x00751ae0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0   0x00751ae4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1   0x00751ae8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0           0x00751aec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1           0x00751af0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2           0x00751af4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3           0x00751af8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4           0x00751afc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5           0x00751b00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0      0x00751b04 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1      0x00751b08 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2      0x00751b0c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3      0x00751b10 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG      0x00751b14 /* SCD 11 Misc Config Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0      0x00751b18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1      0x00751b1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2      0x00751b20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3      0x00751b24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4      0x00751b28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5      0x00751b2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6      0x00751b30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7      0x00751b34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8      0x00751b38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9      0x00751b3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10     0x00751b40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11     0x00751b44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0  0x00751b48 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0       0x00751b4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1       0x00751b50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2       0x00751b54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3       0x00751b58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT     0x00751b5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0   0x00751b60 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1   0x00751b64 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0           0x00751b68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1           0x00751b6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2           0x00751b70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3           0x00751b74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4           0x00751b78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5           0x00751b7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0      0x00751b80 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1      0x00751b84 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2      0x00751b88 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3      0x00751b8c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG      0x00751b90 /* SCD 12 Misc Config Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0      0x00751b94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1      0x00751b98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2      0x00751b9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3      0x00751ba0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4      0x00751ba4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5      0x00751ba8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6      0x00751bac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7      0x00751bb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8      0x00751bb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9      0x00751bb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10     0x00751bbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11     0x00751bc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0  0x00751bc4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0       0x00751bc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1       0x00751bcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2       0x00751bd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3       0x00751bd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT     0x00751bd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0   0x00751bdc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1   0x00751be0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0           0x00751be4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1           0x00751be8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2           0x00751bec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3           0x00751bf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4           0x00751bf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5           0x00751bf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0      0x00751bfc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1      0x00751c00 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2      0x00751c04 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3      0x00751c08 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG      0x00751c0c /* SCD 13 Misc Config Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0      0x00751c10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1      0x00751c14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2      0x00751c18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3      0x00751c1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4      0x00751c20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5      0x00751c24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6      0x00751c28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7      0x00751c2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8      0x00751c30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9      0x00751c34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10     0x00751c38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11     0x00751c3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0  0x00751c40 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0       0x00751c44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1       0x00751c48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2       0x00751c4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3       0x00751c50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT     0x00751c54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0   0x00751c58 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1   0x00751c5c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0           0x00751c60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1           0x00751c64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2           0x00751c68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3           0x00751c6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4           0x00751c70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5           0x00751c74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0      0x00751c78 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1      0x00751c7c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2      0x00751c80 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3      0x00751c84 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG      0x00751c88 /* SCD 14 Misc Config Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0      0x00751c8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1      0x00751c90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2      0x00751c94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3      0x00751c98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4      0x00751c9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5      0x00751ca0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6      0x00751ca4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7      0x00751ca8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8      0x00751cac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9      0x00751cb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10     0x00751cb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11     0x00751cb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0  0x00751cbc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0       0x00751cc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1       0x00751cc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2       0x00751cc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3       0x00751ccc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT     0x00751cd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0   0x00751cd4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1   0x00751cd8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0           0x00751cdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1           0x00751ce0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2           0x00751ce4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3           0x00751ce8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4           0x00751cec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5           0x00751cf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0      0x00751cf4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1      0x00751cf8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2      0x00751cfc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3      0x00751d00 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG      0x00751d04 /* SCD 15 Misc Config Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0      0x00751d08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1      0x00751d0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2      0x00751d10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3      0x00751d14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4      0x00751d18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5      0x00751d1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6      0x00751d20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7      0x00751d24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8      0x00751d28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9      0x00751d2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10     0x00751d30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11     0x00751d34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0  0x00751d38 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0       0x00751d3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1       0x00751d40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2       0x00751d44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3       0x00751d48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT     0x00751d4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0   0x00751d50 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1   0x00751d54 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0           0x00751d58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1           0x00751d5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2           0x00751d60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3           0x00751d64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4           0x00751d68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5           0x00751d6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0      0x00751d70 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1      0x00751d74 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2      0x00751d78 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3      0x00751d7c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG      0x00751d80 /* SCD 16 Misc Config Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0      0x00751d84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1      0x00751d88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2      0x00751d8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3      0x00751d90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4      0x00751d94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5      0x00751d98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6      0x00751d9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7      0x00751da0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8      0x00751da4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9      0x00751da8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10     0x00751dac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11     0x00751db0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0  0x00751db4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0       0x00751db8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1       0x00751dbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2       0x00751dc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3       0x00751dc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT     0x00751dc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0   0x00751dcc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1   0x00751dd0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0           0x00751dd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1           0x00751dd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2           0x00751ddc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3           0x00751de0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4           0x00751de4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5           0x00751de8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0      0x00751dec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1      0x00751df0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2      0x00751df4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3      0x00751df8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG      0x00751dfc /* SCD 17 Misc Config Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0      0x00751e00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1      0x00751e04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2      0x00751e08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3      0x00751e0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4      0x00751e10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5      0x00751e14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6      0x00751e18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7      0x00751e1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8      0x00751e20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9      0x00751e24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10     0x00751e28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11     0x00751e2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0  0x00751e30 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0       0x00751e34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1       0x00751e38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2       0x00751e3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3       0x00751e40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT     0x00751e44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0   0x00751e48 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1   0x00751e4c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0           0x00751e50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1           0x00751e54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2           0x00751e58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3           0x00751e5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4           0x00751e60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5           0x00751e64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0      0x00751e68 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1      0x00751e6c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2      0x00751e70 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3      0x00751e74 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG      0x00751e78 /* SCD 18 Misc Config Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0      0x00751e7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1      0x00751e80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2      0x00751e84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3      0x00751e88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4      0x00751e8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5      0x00751e90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6      0x00751e94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7      0x00751e98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8      0x00751e9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9      0x00751ea0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10     0x00751ea4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11     0x00751ea8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0  0x00751eac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0       0x00751eb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1       0x00751eb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2       0x00751eb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3       0x00751ebc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT     0x00751ec0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0   0x00751ec4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1   0x00751ec8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0           0x00751ecc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1           0x00751ed0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2           0x00751ed4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3           0x00751ed8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4           0x00751edc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5           0x00751ee0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0      0x00751ee4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1      0x00751ee8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2      0x00751eec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3      0x00751ef0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG      0x00751ef4 /* SCD 19 Misc Config Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0      0x00751ef8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1      0x00751efc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2      0x00751f00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3      0x00751f04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4      0x00751f08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5      0x00751f0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6      0x00751f10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7      0x00751f14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8      0x00751f18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9      0x00751f1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10     0x00751f20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11     0x00751f24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0  0x00751f28 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0       0x00751f2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1       0x00751f30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2       0x00751f34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3       0x00751f38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT     0x00751f3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0   0x00751f40 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1   0x00751f44 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0           0x00751f48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1           0x00751f4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2           0x00751f50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3           0x00751f54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4           0x00751f58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5           0x00751f5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0      0x00751f60 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1      0x00751f64 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2      0x00751f68 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3      0x00751f6c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG      0x00751f70 /* SCD 20 Misc Config Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0      0x00751f74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1      0x00751f78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2      0x00751f7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3      0x00751f80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4      0x00751f84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5      0x00751f88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6      0x00751f8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7      0x00751f90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8      0x00751f94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9      0x00751f98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10     0x00751f9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11     0x00751fa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0  0x00751fa4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0       0x00751fa8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1       0x00751fac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2       0x00751fb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3       0x00751fb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT     0x00751fb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0   0x00751fbc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1   0x00751fc0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0           0x00751fc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1           0x00751fc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2           0x00751fcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3           0x00751fd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4           0x00751fd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5           0x00751fd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0      0x00751fdc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1      0x00751fe0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2      0x00751fe4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3      0x00751fe8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG      0x00751fec /* SCD 21 Misc Config Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0      0x00751ff0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1      0x00751ff4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2      0x00751ff8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3      0x00751ffc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4      0x00752000 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5      0x00752004 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6      0x00752008 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7      0x0075200c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8      0x00752010 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9      0x00752014 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10     0x00752018 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11     0x0075201c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0  0x00752020 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0       0x00752024 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1       0x00752028 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2       0x0075202c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3       0x00752030 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT     0x00752034 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0   0x00752038 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1   0x0075203c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0           0x00752040 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1           0x00752044 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2           0x00752048 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3           0x0075204c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4           0x00752050 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5           0x00752054 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0      0x00752058 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1      0x0075205c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2      0x00752060 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3      0x00752064 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG      0x00752068 /* SCD 22 Misc Config Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0      0x0075206c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1      0x00752070 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2      0x00752074 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3      0x00752078 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4      0x0075207c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5      0x00752080 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6      0x00752084 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7      0x00752088 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8      0x0075208c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9      0x00752090 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10     0x00752094 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11     0x00752098 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0  0x0075209c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0       0x007520a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1       0x007520a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2       0x007520a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3       0x007520ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT     0x007520b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0   0x007520b4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1   0x007520b8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0           0x007520bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1           0x007520c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2           0x007520c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3           0x007520c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4           0x007520cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5           0x007520d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0      0x007520d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1      0x007520d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2      0x007520dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3      0x007520e0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG      0x007520e4 /* SCD 23 Misc Config Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0      0x007520e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1      0x007520ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2      0x007520f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3      0x007520f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4      0x007520f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5      0x007520fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6      0x00752100 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7      0x00752104 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8      0x00752108 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9      0x0075210c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10     0x00752110 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11     0x00752114 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0  0x00752118 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0       0x0075211c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1       0x00752120 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2       0x00752124 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3       0x00752128 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT     0x0075212c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0   0x00752130 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1   0x00752134 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0           0x00752138 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1           0x0075213c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2           0x00752140 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3           0x00752144 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4           0x00752148 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5           0x0075214c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0      0x00752150 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1      0x00752154 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2      0x00752158 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3      0x0075215c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG      0x00752160 /* SCD 24 Misc Config Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0      0x00752164 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1      0x00752168 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2      0x0075216c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3      0x00752170 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4      0x00752174 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5      0x00752178 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6      0x0075217c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7      0x00752180 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8      0x00752184 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9      0x00752188 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10     0x0075218c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11     0x00752190 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0  0x00752194 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0       0x00752198 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1       0x0075219c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2       0x007521a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3       0x007521a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT     0x007521a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0   0x007521ac /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1   0x007521b0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0           0x007521b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1           0x007521b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2           0x007521bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3           0x007521c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4           0x007521c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5           0x007521c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0      0x007521cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1      0x007521d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2      0x007521d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3      0x007521d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG      0x007521dc /* SCD 25 Misc Config Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0      0x007521e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1      0x007521e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2      0x007521e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3      0x007521ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4      0x007521f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5      0x007521f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6      0x007521f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7      0x007521fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8      0x00752200 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9      0x00752204 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10     0x00752208 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11     0x0075220c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0  0x00752210 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0       0x00752214 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1       0x00752218 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2       0x0075221c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3       0x00752220 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT     0x00752224 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0   0x00752228 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1   0x0075222c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0           0x00752230 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1           0x00752234 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2           0x00752238 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3           0x0075223c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4           0x00752240 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5           0x00752244 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0      0x00752248 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1      0x0075224c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2      0x00752250 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3      0x00752254 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG      0x00752258 /* SCD 26 Misc Config Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0      0x0075225c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1      0x00752260 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2      0x00752264 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3      0x00752268 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4      0x0075226c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5      0x00752270 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6      0x00752274 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7      0x00752278 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8      0x0075227c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9      0x00752280 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10     0x00752284 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11     0x00752288 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0  0x0075228c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0       0x00752290 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1       0x00752294 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2       0x00752298 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3       0x0075229c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT     0x007522a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0   0x007522a4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1   0x007522a8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0           0x007522ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1           0x007522b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2           0x007522b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3           0x007522b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4           0x007522bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5           0x007522c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0      0x007522c4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1      0x007522c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2      0x007522cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3      0x007522d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG      0x007522d4 /* SCD 27 Misc Config Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0      0x007522d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1      0x007522dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2      0x007522e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3      0x007522e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4      0x007522e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5      0x007522ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6      0x007522f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7      0x007522f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8      0x007522f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9      0x007522fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10     0x00752300 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11     0x00752304 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0  0x00752308 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0       0x0075230c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1       0x00752310 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2       0x00752314 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3       0x00752318 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT     0x0075231c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0   0x00752320 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1   0x00752324 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0           0x00752328 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1           0x0075232c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2           0x00752330 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3           0x00752334 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4           0x00752338 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5           0x0075233c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0      0x00752340 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1      0x00752344 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2      0x00752348 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3      0x0075234c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG      0x00752350 /* SCD 28 Misc Config Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0      0x00752354 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1      0x00752358 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2      0x0075235c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3      0x00752360 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4      0x00752364 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5      0x00752368 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6      0x0075236c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7      0x00752370 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8      0x00752374 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9      0x00752378 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10     0x0075237c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11     0x00752380 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0  0x00752384 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0       0x00752388 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1       0x0075238c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2       0x00752390 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3       0x00752394 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT     0x00752398 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0   0x0075239c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1   0x007523a0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0           0x007523a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1           0x007523a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2           0x007523ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3           0x007523b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4           0x007523b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5           0x007523b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0      0x007523bc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1      0x007523c0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2      0x007523c4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3      0x007523c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG      0x007523cc /* SCD 29 Misc Config Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0      0x007523d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1      0x007523d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2      0x007523d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3      0x007523dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4      0x007523e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5      0x007523e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6      0x007523e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7      0x007523ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8      0x007523f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9      0x007523f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10     0x007523f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11     0x007523fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0  0x00752400 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0       0x00752404 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1       0x00752408 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2       0x0075240c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3       0x00752410 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT     0x00752414 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0   0x00752418 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1   0x0075241c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0           0x00752420 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1           0x00752424 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2           0x00752428 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3           0x0075242c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4           0x00752430 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5           0x00752434 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0      0x00752438 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1      0x0075243c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2      0x00752440 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3      0x00752444 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG      0x00752448 /* SCD 30 Misc Config Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0      0x0075244c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1      0x00752450 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2      0x00752454 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3      0x00752458 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4      0x0075245c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5      0x00752460 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6      0x00752464 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7      0x00752468 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8      0x0075246c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9      0x00752470 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10     0x00752474 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11     0x00752478 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0  0x0075247c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0       0x00752480 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1       0x00752484 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2       0x00752488 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3       0x0075248c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT     0x00752490 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0   0x00752494 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1   0x00752498 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0           0x0075249c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1           0x007524a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2           0x007524a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3           0x007524a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4           0x007524ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5           0x007524b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0      0x007524b4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1      0x007524b8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2      0x007524bc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3      0x007524c0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG      0x007524c4 /* SCD 31 Misc Config Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0      0x007524c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1      0x007524cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2      0x007524d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3      0x007524d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4      0x007524d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5      0x007524dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6      0x007524e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7      0x007524e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8      0x007524e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9      0x007524ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10     0x007524f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11     0x007524f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0  0x007524f8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0       0x007524fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1       0x00752500 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2       0x00752504 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3       0x00752508 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT     0x0075250c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0   0x00752510 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1   0x00752514 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0           0x00752518 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1           0x0075251c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2           0x00752520 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3           0x00752524 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4           0x00752528 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5           0x0075252c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0      0x00752530 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1      0x00752534 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2      0x00752538 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3      0x0075253c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG      0x00752540 /* SCD 32 Misc Config Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0      0x00752544 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1      0x00752548 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2      0x0075254c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3      0x00752550 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4      0x00752554 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5      0x00752558 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6      0x0075255c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7      0x00752560 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8      0x00752564 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9      0x00752568 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10     0x0075256c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11     0x00752570 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0  0x00752574 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0       0x00752578 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1       0x0075257c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2       0x00752580 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3       0x00752584 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT     0x00752588 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0   0x0075258c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1   0x00752590 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0           0x00752594 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1           0x00752598 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2           0x0075259c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3           0x007525a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4           0x007525a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5           0x007525a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0      0x007525ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1      0x007525b0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2      0x007525b4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3      0x007525b8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_XPU_CONFIG                 0x00753000 /* XPU TEST ENABLE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL           0x00753004 /* XPU TEST CONTROL REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO    0x00753008 /* XPU TEST CONTROL EXT IO */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0         0x0075300c /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1         0x00753010 /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO    0x00753014 /* XPU TEST OBSERVE EXT IO REGISTER */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL   0x00753018 /* RAVE Diagnostics Control Register */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE    0x0075301c /* Stop Packet Count Value */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL 0x00753020 /* AVS SCV Filter mode */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3 0x00753024 /* AVS SCV Filter value 0 to 3 */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7 0x00753028 /* AVS SCV Filter value 4 to 7 */
#define BCHP_XPT_RAVE_AV_STATUS                  0x00753040 /* RAVE Status */
#define BCHP_XPT_RAVE_PACKET_COUNT               0x00753044 /* RAVE input packet counter */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A          0x00753048 /* Pkt and HWA data buffer A base addresses */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B          0x0075304c /* Pkt and HWA data buffer B base addresses */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE       0x00753050 /* Watchdog Timer Timeout Value */
#define BCHP_XPT_RAVE_MISC_CONTROL               0x00753058 /* Miscellaneous Control */
#define BCHP_XPT_RAVE_BASE_ADDRESSES             0x0075305c /* Record and SCD Base Addresses */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS         0x00753064 /* Context Hold Status and Clear */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS       0x00753060 /* Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FW_WATERMARK               0x00753068 /* Firmware throughput watermark */
#define BCHP_XPT_RAVE_HW_WATCHDOG                0x0075306c /* Hardware Watchdog Counter */
#define BCHP_XPT_RAVE_MISC_CONTROL2              0x00753070 /* Miscellaneous Control 2 */
#define BCHP_XPT_RAVE_MISC_CONTROL3              0x00753074 /* Miscellaneous Control 3 */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL             0x00753080 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL             0x00753084 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL             0x00753088 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL             0x0075308c /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL             0x00753090 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL             0x00753094 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL             0x00753098 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL             0x0075309c /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL             0x007530a0 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_AV_STATUS2                 0x007530a4 /* RAVE Status */
#define BCHP_XPT_RAVE_TM_DMEM0                   0x007530ac /* TM Control */
#define BCHP_XPT_RAVE_TM_DMEM1                   0x007530b0 /* TM Control */
#define BCHP_XPT_RAVE_TM_IMEM                    0x007530b4 /* TM Control */
#define BCHP_XPT_RAVE_TM_POINTER_RAM             0x007530b8 /* TM Control */
#define BCHP_XPT_RAVE_TM_MUX_BUFFER              0x007530bc /* TM Control */
#define BCHP_XPT_RAVE_TM_CX_TABLE                0x007530c0 /* TM Control */
#define BCHP_XPT_RAVE_TM_CX_TABLE_HI             0x007530c4 /* TM Control */
#define BCHP_XPT_RAVE_TM_SMEM                    0x007530c8 /* TM Control */
#define BCHP_XPT_RAVE_INT_CX0                    0x00753100 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX1                    0x00753104 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX2                    0x00753108 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX3                    0x0075310c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX4                    0x00753110 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX5                    0x00753114 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX6                    0x00753118 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX7                    0x0075311c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX8                    0x00753120 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX9                    0x00753124 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX10                   0x00753128 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX11                   0x0075312c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX12                   0x00753130 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX13                   0x00753134 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX14                   0x00753138 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX15                   0x0075313c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX16                   0x00753140 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX17                   0x00753144 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX18                   0x00753148 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX19                   0x0075314c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX20                   0x00753150 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX21                   0x00753154 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX22                   0x00753158 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX23                   0x0075315c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_MISC                   0x00753160 /* Miscellaneous Interrupts */
#define BCHP_XPT_RAVE_EMM_TID_MODE               0x00756000 /* TPIT EMM_TID_MODE Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1              0x00756004 /* TPIT EMM_DATA_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2              0x00756008 /* TPIT EMM_DATA_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3              0x0075600c /* TPIT EMM_DATA_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1              0x00756010 /* TPIT EMM_MASK_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2              0x00756014 /* TPIT EMM_MASK_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3              0x00756018 /* TPIT EMM_MASK_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK             0x00756020 /* TPIT Time Tick Register */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT           0x00756024 /* TPIT Time Packet Timeout Register */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT           0x00756028 /* TPIT Time Event Timeout Register */
#define BCHP_XPT_RAVE_TPIT0_CTRL1                0x0075a400 /* TPIT 0 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT0_COR1                 0x0075a404 /* TPIT 0 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT0_TID                  0x0075a408 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT0_TID2                 0x0075a40c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT0_STATE0               0x0075a410 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE1               0x0075a414 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2               0x0075a418 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2a              0x0075a41c /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2b              0x0075a420 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2c              0x0075a424 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2d              0x0075a428 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE3               0x0075a42c /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE4               0x0075a430 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE5               0x0075a434 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE6               0x0075a438 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE7               0x0075a43c /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE8               0x0075a440 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE9               0x0075a444 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT1_CTRL1                0x0075a448 /* TPIT 1 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT1_COR1                 0x0075a44c /* TPIT 1 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT1_TID                  0x0075a450 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT1_TID2                 0x0075a454 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT1_STATE0               0x0075a458 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE1               0x0075a45c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2               0x0075a460 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2a              0x0075a464 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2b              0x0075a468 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2c              0x0075a46c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2d              0x0075a470 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE3               0x0075a474 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE4               0x0075a478 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE5               0x0075a47c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE6               0x0075a480 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE7               0x0075a484 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE8               0x0075a488 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE9               0x0075a48c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT2_CTRL1                0x0075a490 /* TPIT 2 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT2_COR1                 0x0075a494 /* TPIT 2 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT2_TID                  0x0075a498 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT2_TID2                 0x0075a49c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT2_STATE0               0x0075a4a0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE1               0x0075a4a4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2               0x0075a4a8 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2a              0x0075a4ac /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2b              0x0075a4b0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2c              0x0075a4b4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2d              0x0075a4b8 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE3               0x0075a4bc /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE4               0x0075a4c0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE5               0x0075a4c4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE6               0x0075a4c8 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE7               0x0075a4cc /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE8               0x0075a4d0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE9               0x0075a4d4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT3_CTRL1                0x0075a4d8 /* TPIT 3 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT3_COR1                 0x0075a4dc /* TPIT 3 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT3_TID                  0x0075a4e0 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT3_TID2                 0x0075a4e4 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT3_STATE0               0x0075a4e8 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE1               0x0075a4ec /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2               0x0075a4f0 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2a              0x0075a4f4 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2b              0x0075a4f8 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2c              0x0075a4fc /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2d              0x0075a500 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE3               0x0075a504 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE4               0x0075a508 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE5               0x0075a50c /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE6               0x0075a510 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE7               0x0075a514 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE8               0x0075a518 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE9               0x0075a51c /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT4_CTRL1                0x0075a520 /* TPIT 4 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT4_COR1                 0x0075a524 /* TPIT 4 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT4_TID                  0x0075a528 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT4_TID2                 0x0075a52c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT4_STATE0               0x0075a530 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE1               0x0075a534 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2               0x0075a538 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2a              0x0075a53c /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2b              0x0075a540 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2c              0x0075a544 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2d              0x0075a548 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE3               0x0075a54c /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE4               0x0075a550 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE5               0x0075a554 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE6               0x0075a558 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE7               0x0075a55c /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE8               0x0075a560 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE9               0x0075a564 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT5_CTRL1                0x0075a568 /* TPIT 5 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT5_COR1                 0x0075a56c /* TPIT 5 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT5_TID                  0x0075a570 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT5_TID2                 0x0075a574 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT5_STATE0               0x0075a578 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE1               0x0075a57c /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2               0x0075a580 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2a              0x0075a584 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2b              0x0075a588 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2c              0x0075a58c /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2d              0x0075a590 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE3               0x0075a594 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE4               0x0075a598 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE5               0x0075a59c /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE6               0x0075a5a0 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE7               0x0075a5a4 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE8               0x0075a5a8 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE9               0x0075a5ac /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT6_CTRL1                0x0075a5b0 /* TPIT 6 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT6_COR1                 0x0075a5b4 /* TPIT 6 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT6_TID                  0x0075a5b8 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT6_TID2                 0x0075a5bc /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT6_STATE0               0x0075a5c0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE1               0x0075a5c4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2               0x0075a5c8 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2a              0x0075a5cc /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2b              0x0075a5d0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2c              0x0075a5d4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2d              0x0075a5d8 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE3               0x0075a5dc /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE4               0x0075a5e0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE5               0x0075a5e4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE6               0x0075a5e8 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE7               0x0075a5ec /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE8               0x0075a5f0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE9               0x0075a5f4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT7_CTRL1                0x0075a5f8 /* TPIT 7 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT7_COR1                 0x0075a5fc /* TPIT 7 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT7_TID                  0x0075a600 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT7_TID2                 0x0075a604 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT7_STATE0               0x0075a608 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE1               0x0075a60c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2               0x0075a610 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2a              0x0075a614 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2b              0x0075a618 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2c              0x0075a61c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2d              0x0075a620 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE3               0x0075a624 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE4               0x0075a628 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE5               0x0075a62c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE6               0x0075a630 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE7               0x0075a634 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE8               0x0075a638 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE9               0x0075a63c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0        0x0075a640 /* TPIT State Register for Context 0 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1        0x0075a644 /* TPIT State Register for Context 1 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2        0x0075a648 /* TPIT State Register for Context 2 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3        0x0075a64c /* TPIT State Register for Context 3 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4        0x0075a650 /* TPIT State Register for Context 4 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5        0x0075a654 /* TPIT State Register for Context 5 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6        0x0075a658 /* TPIT State Register for Context 6 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7        0x0075a65c /* TPIT State Register for Context 7 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8        0x0075a660 /* TPIT State Register for Context 8 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9        0x0075a664 /* TPIT State Register for Context 9 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10       0x0075a668 /* TPIT State Register for Context 10 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11       0x0075a66c /* TPIT State Register for Context 11 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12       0x0075a670 /* TPIT State Register for Context 12 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13       0x0075a674 /* TPIT State Register for Context 13 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14       0x0075a678 /* TPIT State Register for Context 14 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15       0x0075a67c /* TPIT State Register for Context 15 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16       0x0075a680 /* TPIT State Register for Context 16 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17       0x0075a684 /* TPIT State Register for Context 17 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18       0x0075a688 /* TPIT State Register for Context 18 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19       0x0075a68c /* TPIT State Register for Context 19 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20       0x0075a690 /* TPIT State Register for Context 20 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21       0x0075a694 /* TPIT State Register for Context 21 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22       0x0075a698 /* TPIT State Register for Context 22 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23       0x0075a69c /* TPIT State Register for Context 23 */

/***************************************************************************
 *CX0_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_REC_MISC_CONFIG - Context 0 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX0_REC_SCD_PIDS_AB - Context 0 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_CD - Context 0 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_EF - Context 0 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_GH - Context 0 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX0_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX0_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX0_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX0_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX0_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX0_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX0_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX0_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX0_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX0_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX0_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX0_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX0_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX0_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX0_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX0_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX0_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX0_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX0_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX0_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX0_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX0_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX0_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX0_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX0_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX0_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX0_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX0_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX0_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX0_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX0_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX0_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX0_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX0_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_REC_MISC_CONFIG - Context 1 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX1_REC_SCD_PIDS_AB - Context 1 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_CD - Context 1 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_EF - Context 1 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_GH - Context 1 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX1_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX1_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX1_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX1_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX1_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX1_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX1_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX1_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX1_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX1_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX1_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX1_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX1_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX1_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX1_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX1_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX1_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX1_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX1_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX1_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX1_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX1_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX1_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX1_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX1_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX1_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX1_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX1_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX1_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX1_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX1_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX1_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX1_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX1_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_REC_MISC_CONFIG - Context 2 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX2_REC_SCD_PIDS_AB - Context 2 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_CD - Context 2 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_EF - Context 2 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_GH - Context 2 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX2_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX2_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX2_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX2_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX2_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX2_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX2_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX2_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX2_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX2_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX2_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX2_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX2_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX2_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX2_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX2_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX2_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX2_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX2_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX2_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX2_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX2_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX2_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX2_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX2_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX2_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX2_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX2_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX2_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX2_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX2_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX2_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX2_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX2_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_REC_MISC_CONFIG - Context 3 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX3_REC_SCD_PIDS_AB - Context 3 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_CD - Context 3 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_EF - Context 3 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_GH - Context 3 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX3_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX3_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX3_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX3_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX3_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX3_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX3_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX3_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX3_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX3_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX3_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX3_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX3_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX3_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX3_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX3_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX3_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX3_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX3_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX3_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX3_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX3_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX3_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX3_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX3_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX3_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX3_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX3_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX3_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX3_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX3_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX3_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX3_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX3_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_REC_MISC_CONFIG - Context 4 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX4_REC_SCD_PIDS_AB - Context 4 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_CD - Context 4 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_EF - Context 4 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_GH - Context 4 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX4_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX4_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX4_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX4_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX4_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX4_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX4_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX4_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX4_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX4_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX4_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX4_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX4_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX4_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX4_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX4_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX4_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX4_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX4_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX4_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX4_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX4_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX4_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX4_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX4_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX4_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX4_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX4_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX4_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX4_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX4_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX4_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX4_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX4_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_REC_MISC_CONFIG - Context 5 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX5_REC_SCD_PIDS_AB - Context 5 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_CD - Context 5 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_EF - Context 5 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_GH - Context 5 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX5_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX5_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX5_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX5_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX5_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX5_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX5_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX5_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX5_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX5_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX5_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX5_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX5_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX5_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX5_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX5_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX5_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX5_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX5_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX5_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX5_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX5_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX5_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX5_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX5_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX5_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX5_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX5_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX5_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX5_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX5_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX5_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX5_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX5_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_REC_MISC_CONFIG - Context 6 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX6_REC_SCD_PIDS_AB - Context 6 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_CD - Context 6 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_EF - Context 6 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_GH - Context 6 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX6_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX6_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX6_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX6_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX6_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX6_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX6_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX6_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX6_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX6_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX6_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX6_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX6_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX6_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX6_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX6_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX6_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX6_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX6_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX6_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX6_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX6_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX6_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX6_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX6_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX6_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX6_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX6_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX6_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX6_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX6_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX6_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX6_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX6_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_REC_MISC_CONFIG - Context 7 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX7_REC_SCD_PIDS_AB - Context 7 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_CD - Context 7 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_EF - Context 7 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_GH - Context 7 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX7_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX7_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX7_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX7_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX7_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX7_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX7_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX7_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX7_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX7_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX7_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX7_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX7_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX7_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX7_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX7_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX7_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX7_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX7_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX7_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX7_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX7_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX7_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX7_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX7_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX7_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX7_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX7_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX7_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX7_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX7_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX7_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX7_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX7_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_REC_MISC_CONFIG - Context 8 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX8_REC_SCD_PIDS_AB - Context 8 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_CD - Context 8 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_EF - Context 8 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_GH - Context 8 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX8_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX8_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX8_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX8_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX8_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX8_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX8_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX8_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX8_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX8_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX8_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX8_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX8_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX8_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX8_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX8_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX8_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX8_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX8_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX8_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX8_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX8_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX8_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX8_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX8_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX8_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX8_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX8_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX8_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX8_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX8_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX8_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX8_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX8_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_REC_MISC_CONFIG - Context 9 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffe0000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  17

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX9_REC_SCD_PIDS_AB - Context 9 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_CD - Context 9 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_EF - Context 9 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_GH - Context 9 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX9_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX9_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX9_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX9_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX9_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX9_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX9_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX9_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX9_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX9_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX9_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX9_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX9_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX9_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX9_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX9_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX9_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX9_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX9_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX9_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX9_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX9_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX9_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX9_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX9_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX9_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX9_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_MASK                  0xffffff00
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_SHIFT                 8

/* XPT_RAVE :: CX9_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX9_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX9_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX9_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX9_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX9_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX9_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_0_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_0_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX10_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_REC_MISC_CONFIG - Context 10 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX10_REC_SCD_PIDS_AB - Context 10 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_CD - Context 10 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_EF - Context 10 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_GH - Context 10 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX10_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX10_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX10_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX10_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX10_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX10_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX10_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX10_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX10_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX10_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX10_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX10_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX10_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX10_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX10_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX10_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX10_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX10_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX10_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX10_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX10_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX10_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX10_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX10_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX10_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX10_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX10_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX10_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX10_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX10_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX10_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX10_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_REC_MISC_CONFIG - Context 11 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX11_REC_SCD_PIDS_AB - Context 11 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_CD - Context 11 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_EF - Context 11 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_GH - Context 11 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX11_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX11_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX11_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX11_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX11_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX11_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX11_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX11_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX11_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX11_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX11_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX11_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX11_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX11_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX11_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX11_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX11_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX11_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX11_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX11_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX11_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX11_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX11_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX11_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX11_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX11_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX11_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX11_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX11_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX11_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX11_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX11_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_REC_MISC_CONFIG - Context 12 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX12_REC_SCD_PIDS_AB - Context 12 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_CD - Context 12 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_EF - Context 12 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_GH - Context 12 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX12_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX12_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX12_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX12_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX12_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX12_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX12_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX12_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX12_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX12_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX12_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX12_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX12_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX12_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX12_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX12_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX12_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX12_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX12_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX12_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX12_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX12_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX12_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX12_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX12_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX12_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX12_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX12_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX12_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX12_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX12_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX12_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_REC_MISC_CONFIG - Context 13 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX13_REC_SCD_PIDS_AB - Context 13 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_CD - Context 13 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_EF - Context 13 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_GH - Context 13 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX13_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX13_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX13_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX13_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX13_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX13_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX13_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX13_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX13_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX13_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX13_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX13_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX13_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX13_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX13_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX13_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX13_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX13_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX13_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX13_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX13_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX13_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX13_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX13_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX13_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX13_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX13_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX13_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX13_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX13_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX13_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX13_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_REC_MISC_CONFIG - Context 14 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX14_REC_SCD_PIDS_AB - Context 14 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_CD - Context 14 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_EF - Context 14 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_GH - Context 14 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX14_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX14_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX14_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX14_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX14_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX14_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX14_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX14_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX14_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX14_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX14_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX14_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX14_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX14_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX14_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX14_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX14_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX14_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX14_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX14_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX14_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX14_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX14_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX14_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX14_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX14_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX14_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX14_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX14_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX14_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX14_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX14_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_REC_MISC_CONFIG - Context 15 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX15_REC_SCD_PIDS_AB - Context 15 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_CD - Context 15 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_EF - Context 15 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_GH - Context 15 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX15_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX15_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX15_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX15_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX15_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX15_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX15_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX15_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX15_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX15_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX15_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX15_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX15_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX15_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX15_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX15_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX15_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX15_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX15_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX15_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX15_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX15_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX15_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX15_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX15_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX15_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX15_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX15_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX15_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX15_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX15_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX15_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_REC_MISC_CONFIG - Context 16 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX16_REC_SCD_PIDS_AB - Context 16 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_CD - Context 16 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_EF - Context 16 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_GH - Context 16 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX16_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX16_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX16_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX16_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX16_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX16_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX16_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX16_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX16_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX16_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX16_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX16_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX16_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX16_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX16_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX16_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX16_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX16_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX16_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX16_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX16_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX16_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX16_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX16_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX16_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX16_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX16_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX16_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX16_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX16_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX16_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX16_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_REC_MISC_CONFIG - Context 17 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX17_REC_SCD_PIDS_AB - Context 17 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_CD - Context 17 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_EF - Context 17 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_GH - Context 17 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX17_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX17_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX17_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX17_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX17_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX17_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX17_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX17_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX17_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX17_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX17_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX17_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX17_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX17_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX17_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX17_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX17_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX17_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX17_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX17_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX17_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX17_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX17_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX17_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX17_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX17_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX17_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX17_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX17_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX17_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX17_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX17_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_REC_MISC_CONFIG - Context 18 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX18_REC_SCD_PIDS_AB - Context 18 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_CD - Context 18 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_EF - Context 18 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_GH - Context 18 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX18_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX18_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX18_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX18_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX18_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX18_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX18_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX18_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX18_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX18_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX18_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX18_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX18_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX18_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX18_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX18_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX18_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX18_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX18_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX18_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX18_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX18_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX18_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX18_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX18_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX18_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX18_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX18_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX18_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX18_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX18_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX18_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_REC_MISC_CONFIG - Context 19 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX19_REC_SCD_PIDS_AB - Context 19 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_CD - Context 19 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_EF - Context 19 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_GH - Context 19 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX19_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX19_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX19_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX19_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX19_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX19_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX19_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX19_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX19_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX19_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX19_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX19_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX19_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX19_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX19_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX19_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX19_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX19_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX19_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX19_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX19_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX19_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX19_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX19_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX19_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX19_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX19_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX19_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX19_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX19_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX19_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX19_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_REC_MISC_CONFIG - Context 20 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX20_REC_SCD_PIDS_AB - Context 20 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_CD - Context 20 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_EF - Context 20 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_GH - Context 20 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX20_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX20_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX20_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX20_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX20_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX20_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX20_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX20_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX20_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX20_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX20_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX20_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX20_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX20_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX20_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX20_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX20_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX20_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX20_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX20_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX20_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX20_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX20_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX20_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX20_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX20_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX20_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX20_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX20_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX20_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX20_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX20_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_REC_MISC_CONFIG - Context 21 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX21_REC_SCD_PIDS_AB - Context 21 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_CD - Context 21 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_EF - Context 21 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_GH - Context 21 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX21_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX21_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX21_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX21_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX21_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX21_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX21_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX21_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX21_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX21_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX21_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX21_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX21_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX21_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX21_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX21_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX21_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX21_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX21_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX21_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX21_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX21_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX21_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX21_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX21_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX21_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX21_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX21_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX21_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX21_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX21_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX21_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_REC_MISC_CONFIG - Context 22 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX22_REC_SCD_PIDS_AB - Context 22 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_CD - Context 22 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_EF - Context 22 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_GH - Context 22 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX22_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX22_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX22_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX22_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX22_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX22_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX22_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX22_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX22_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX22_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX22_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX22_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX22_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX22_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX22_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX22_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX22_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX22_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX22_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX22_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX22_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX22_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX22_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX22_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX22_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX22_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX22_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX22_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX22_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX22_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX22_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX22_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_REC_MISC_CONFIG - Context 23 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco0 [31:17] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffe0000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 17

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX23_REC_SCD_PIDS_AB - Context 23 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_CD - Context 23 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_EF - Context 23 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_GH - Context 23 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX23_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX23_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX23_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX23_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX23_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX23_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX23_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX23_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX23_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX23_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX23_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX23_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX23_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX23_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX23_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX23_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX23_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX23_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX23_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX23_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX23_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX23_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX23_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX23_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX23_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_SC :: RESERVED_FOR_FW [31:08] */
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_MASK                 0xffffff00
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_SHIFT                8

/* XPT_RAVE :: CX23_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX23_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX23_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX23_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX23_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX23_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX23_RAVE_Reg_0 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_0_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_0_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *SCD0_SCD_MISC_CONFIG - SCD 0 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_MISC_CONFIG - SCD 1 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_MISC_CONFIG - SCD 2 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_MISC_CONFIG - SCD 3 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_MISC_CONFIG - SCD 4 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_MISC_CONFIG - SCD 5 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_MISC_CONFIG - SCD 6 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_MISC_CONFIG - SCD 7 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_MISC_CONFIG - SCD 8 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_MISC_CONFIG - SCD 9 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_MISC_CONFIG - SCD 10 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_MISC_CONFIG - SCD 11 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_MISC_CONFIG - SCD 12 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_MISC_CONFIG - SCD 13 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_MISC_CONFIG - SCD 14 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_MISC_CONFIG - SCD 15 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_MISC_CONFIG - SCD 16 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_MISC_CONFIG - SCD 17 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_MISC_CONFIG - SCD 18 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_MISC_CONFIG - SCD 19 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_MISC_CONFIG - SCD 20 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_MISC_CONFIG - SCD 21 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_MISC_CONFIG - SCD 22 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_MISC_CONFIG - SCD 23 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_MISC_CONFIG - SCD 24 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_MISC_CONFIG - SCD 25 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_MISC_CONFIG - SCD 26 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_MISC_CONFIG - SCD 27 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_MISC_CONFIG - SCD 28 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_MISC_CONFIG - SCD 29 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_MISC_CONFIG - SCD 30 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_MISC_CONFIG - SCD 31 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_MISC_CONFIG - SCD 32 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *XPU_CONFIG - XPU TEST ENABLE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_CONFIG :: reserved0 [31:01] */
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_MASK                    0xfffffffe
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_SHIFT                   1

/* XPT_RAVE :: XPU_CONFIG :: TEST_ENABLE [00:00] */
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_MASK                  0x00000001
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_SHIFT                 0

/***************************************************************************
 *XPU_TEST_CONTROL - XPU TEST CONTROL REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_MASK              0xfffffff0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_SHIFT             4

/* XPT_RAVE :: XPU_TEST_CONTROL :: EXT_IN [03:02] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_MASK                 0x0000000c
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_SHIFT                2

/* XPT_RAVE :: XPU_TEST_CONTROL :: WAKE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_MASK                   0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_SHIFT                  1

/* XPT_RAVE :: XPU_TEST_CONTROL :: INTR [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_MASK                   0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_SHIFT                  0

/***************************************************************************
 *XPU_TEST_CONTROL_EXT_IO - XPU TEST CONTROL EXT IO
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_SHIFT      9

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: WAIT [08:08] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_MASK            0x00000100
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_SHIFT           8

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: RD_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_MASK         0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_SHIFT        0

/***************************************************************************
 *XPU_TEST_OBSERVE_0 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_MASK            0xfffffffc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_SHIFT           2

/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: P_BITS [01:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_MASK               0x00000003
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_SHIFT              0

/***************************************************************************
 *XPU_TEST_OBSERVE_1 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_MASK            0x80000000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_SHIFT           31

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PSW [30:20] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_MASK            0x7ff00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_SHIFT           20

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PC [19:08] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_MASK             0x000fff00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_SHIFT            8

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_MASK           0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_SHIFT          0

/***************************************************************************
 *XPU_TEST_OBSERVE_EXT_IO - XPU TEST OBSERVE EXT IO REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: reserved0 [31:22] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_MASK       0xffc00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_SHIFT      22

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: ADDR [21:10] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_MASK            0x003ffc00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_SHIFT           10

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_DATA [09:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_MASK         0x000003fc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_SHIFT        2

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: RD_STROBE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_MASK       0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_SHIFT      1

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_STROBE [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_MASK       0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_SHIFT      0

/***************************************************************************
 *RAVE_DIAGNOSTICS_CONTROL - RAVE Diagnostics Control Register
 ***************************************************************************/
/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved0 [31:14] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_MASK      0xffffc000
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_SHIFT     14

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: UPPER_TESTBUS_SEL [13:09] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_MASK 0x00003e00
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_SHIFT 9

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: LOWER_TESTBUS_SEL [08:04] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_MASK 0x000001f0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_SHIFT 4

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved_for_eco1 [03:03] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_MASK 0x00000008
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_SHIFT 3

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: NEXT_BREAKPOINT [02:02] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_MASK 0x00000004
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_SHIFT 2

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: BREAKPOINT_EN [01:01] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_MASK  0x00000002
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_SHIFT 1

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: DIAG_EN [00:00] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_SHIFT       0

/***************************************************************************
 *STOP_PACKET_COUNT_VALUE - Stop Packet Count Value
 ***************************************************************************/
/* XPT_RAVE :: STOP_PACKET_COUNT_VALUE :: STOP_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_MASK 0xffffffff
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *AVS_SCV_FILTER_MODE_CONTROL - AVS SCV Filter mode
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_MASK   0xfffffffc
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_SHIFT  2

/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: AVS_SCV_FILTER_MODE [01:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_MASK 0x00000003
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_SHIFT 0

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_0_TO_3 - AVS SCV Filter value 0 to 3
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_3 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_SHIFT  24

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_2 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_SHIFT  16

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_1 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_SHIFT  8

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_0 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_SHIFT  0

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_4_TO_7 - AVS SCV Filter value 4 to 7
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_7 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_SHIFT  24

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_6 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_SHIFT  16

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_5 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_SHIFT  8

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_4 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_SHIFT  0

/***************************************************************************
 *AV_STATUS - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS :: reserved0 [31:26] */
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_MASK                     0xfc000000
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_SHIFT                    26

/* XPT_RAVE :: AV_STATUS :: XPU_RDY [25:25] */
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_MASK                       0x02000000
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_SHIFT                      25

/* XPT_RAVE :: AV_STATUS :: ITB_MEM_STATE_IDLE [24:24] */
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_MASK            0x01000000
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_SHIFT           24

/* XPT_RAVE :: AV_STATUS :: CDB_MEM_STATE_IDLE [23:23] */
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_MASK            0x00800000
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_SHIFT           23

/* XPT_RAVE :: AV_STATUS :: HWA_PKT_ACTIVE [22:22] */
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_MASK                0x00400000
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_SHIFT               22

/* XPT_RAVE :: AV_STATUS :: DMA_BUSY [21:21] */
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_MASK                      0x00200000
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_SHIFT                     21

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUF_OVERFLOW [20:20] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_MASK           0x00100000
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_SHIFT          20

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_WATERMARK [19:10] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_MASK       0x000ffc00
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_SHIFT      10

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_DEPTH [09:00] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_MASK           0x000003ff
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_SHIFT          0

/***************************************************************************
 *PACKET_COUNT - RAVE input packet counter
 ***************************************************************************/
/* XPT_RAVE :: PACKET_COUNT :: PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_MASK               0xffffffff
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_SHIFT              0

/***************************************************************************
 *DATA_START_ADDR_A - Pkt and HWA data buffer A base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_A :: reserved0 [31:27] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_MASK             0xf8000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_SHIFT            27

/* XPT_RAVE :: DATA_START_ADDR_A :: HWA_START [26:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_MASK             0x07ff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_SHIFT            16

/* XPT_RAVE :: DATA_START_ADDR_A :: reserved1 [15:11] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_MASK             0x0000f800
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_SHIFT            11

/* XPT_RAVE :: DATA_START_ADDR_A :: PKT_START [10:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_MASK             0x000007ff
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_SHIFT            0

/***************************************************************************
 *DATA_START_ADDR_B - Pkt and HWA data buffer B base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_B :: reserved0 [31:27] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_MASK             0xf8000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_SHIFT            27

/* XPT_RAVE :: DATA_START_ADDR_B :: HWA_START [26:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_MASK             0x07ff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_SHIFT            16

/* XPT_RAVE :: DATA_START_ADDR_B :: reserved1 [15:11] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_MASK             0x0000f800
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_SHIFT            11

/* XPT_RAVE :: DATA_START_ADDR_B :: PKT_START [10:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_MASK             0x000007ff
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_SHIFT            0

/***************************************************************************
 *WATCHDOG_TIMER_VALUE - Watchdog Timer Timeout Value
 ***************************************************************************/
/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_MASK          0xfffe0000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_SHIFT         17

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_ENABLE [16:16] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_MASK 0x00010000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_SHIFT 16

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_LOAD_VALUE [15:00] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_MASK 0x0000ffff
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_SHIFT 0

/***************************************************************************
 *MISC_CONTROL - Miscellaneous Control
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL :: PACKET_CNT_CLR [31:31] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_MASK             0x80000000
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_SHIFT            31

/* XPT_RAVE :: MISC_CONTROL :: WMARK_GRANULARITY [30:28] */
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_MASK          0x70000000
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_SHIFT         28

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco0 [27:26] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_MASK          0x0c000000
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_SHIFT         26

/* XPT_RAVE :: MISC_CONTROL :: NUM_CONTEXTS [25:20] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_MASK               0x03f00000
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_SHIFT              20

/* XPT_RAVE :: MISC_CONTROL :: EMU_STATE_CLEAR [19:19] */
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_MASK            0x00080000
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_SHIFT           19

/* XPT_RAVE :: MISC_CONTROL :: AV_WMARK_CLEAR [18:18] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_MASK             0x00040000
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_SHIFT            18

/* XPT_RAVE :: MISC_CONTROL :: DMA_SPEEDUP_EN [17:17] */
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_SHIFT            17

/* XPT_RAVE :: MISC_CONTROL :: MUX_BUFFER_SLOT_SIZE [16:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_MASK       0x00010000
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_SHIFT      16

/* XPT_RAVE :: MISC_CONTROL :: INPUT_READ_RATE [15:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_MASK            0x0000f000
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_SHIFT           12

/* XPT_RAVE :: MISC_CONTROL :: PES_COMPARATOR_RESET [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_MASK       0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_SHIFT      11

/* XPT_RAVE :: MISC_CONTROL :: FORCE_SWITCH [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_MASK               0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_SHIFT              10

/* XPT_RAVE :: MISC_CONTROL :: HW_FORCE_SWITCH_EN [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_MASK         0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_SHIFT        9

/* XPT_RAVE :: MISC_CONTROL :: COUNTER_MODE [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_MASK               0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_SHIFT              8

/* XPT_RAVE :: MISC_CONTROL :: NUM_DMA_CYCLES [07:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_MASK             0x000000f0
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_SHIFT            4

/* XPT_RAVE :: MISC_CONTROL :: AV_ENABLE [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_MASK                  0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_SHIFT                 3

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_MASK          0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_SHIFT         2

/* XPT_RAVE :: MISC_CONTROL :: PS_WAKE [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_MASK                    0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_SHIFT                   1

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco2 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_MASK          0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_SHIFT         0

/***************************************************************************
 *BASE_ADDRESSES - Record and SCD Base Addresses
 ***************************************************************************/
/* XPT_RAVE :: BASE_ADDRESSES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_MASK                0xfffff000
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_SHIFT               12

/* XPT_RAVE :: BASE_ADDRESSES :: SCD_BASE_ADDR [11:00] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_MASK            0x00000fff
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_SHIFT           0

/***************************************************************************
 *CX_HOLD_CLR_STATUS - Context Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_MASK            0xff000000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_SHIFT           24

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX23_HOLD [23:23] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_MASK            0x00800000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_SHIFT           23

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX22_HOLD [22:22] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_MASK            0x00400000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_SHIFT           22

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX21_HOLD [21:21] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_MASK            0x00200000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_SHIFT           21

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX20_HOLD [20:20] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_MASK            0x00100000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_SHIFT           20

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX19_HOLD [19:19] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_MASK            0x00080000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_SHIFT           19

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX18_HOLD [18:18] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_MASK            0x00040000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_SHIFT           18

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX17_HOLD [17:17] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_MASK            0x00020000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_SHIFT           17

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX16_HOLD [16:16] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_MASK            0x00010000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_SHIFT           16

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX15_HOLD [15:15] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_MASK            0x00008000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_SHIFT           15

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX14_HOLD [14:14] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_MASK            0x00004000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_SHIFT           14

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX13_HOLD [13:13] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_MASK            0x00002000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_SHIFT           13

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX12_HOLD [12:12] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_MASK            0x00001000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_SHIFT           12

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX11_HOLD [11:11] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_MASK            0x00000800
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_SHIFT           11

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX10_HOLD [10:10] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_MASK            0x00000400
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_SHIFT           10

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX9_HOLD [09:09] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_MASK             0x00000200
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_SHIFT            9

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX8_HOLD [08:08] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_MASK             0x00000100
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_SHIFT            8

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX7_HOLD [07:07] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_MASK             0x00000080
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_SHIFT            7

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX6_HOLD [06:06] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_MASK             0x00000040
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_SHIFT            6

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX5_HOLD [05:05] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_MASK             0x00000020
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_SHIFT            5

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX4_HOLD [04:04] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_MASK             0x00000010
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_SHIFT            4

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX3_HOLD [03:03] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_MASK             0x00000008
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_SHIFT            3

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX2_HOLD [02:02] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_MASK             0x00000004
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_SHIFT            2

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX1_HOLD [01:01] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_MASK             0x00000002
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_SHIFT            1

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX0_HOLD [00:00] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_MASK             0x00000001
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_SHIFT            0

/***************************************************************************
 *BAND_HOLD_CLR_STATUS - Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: reserved0 [31:20] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_reserved0_MASK          0xfff00000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_reserved0_SHIFT         20

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK7_HOLD [19:19] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK7_HOLD_MASK     0x00080000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK7_HOLD_SHIFT    19

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK6_HOLD [18:18] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK6_HOLD_MASK     0x00040000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK6_HOLD_SHIFT    18

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK5_HOLD [17:17] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK5_HOLD_MASK     0x00020000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK5_HOLD_SHIFT    17

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK4_HOLD [16:16] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK4_HOLD_MASK     0x00010000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK4_HOLD_SHIFT    16

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK3_HOLD [15:15] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK3_HOLD_MASK     0x00008000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK3_HOLD_SHIFT    15

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK2_HOLD [14:14] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK2_HOLD_MASK     0x00004000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK2_HOLD_SHIFT    14

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK1_HOLD [13:13] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK1_HOLD_MASK     0x00002000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK1_HOLD_SHIFT    13

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PLAYBACK0_HOLD [12:12] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK0_HOLD_MASK     0x00001000
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PLAYBACK0_HOLD_SHIFT    12

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: reserved1 [11:07] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_reserved1_MASK          0x00000f80
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_reserved1_SHIFT         7

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND6_HOLD [06:06] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND6_HOLD_MASK  0x00000040
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND6_HOLD_SHIFT 6

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND5_HOLD [05:05] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND5_HOLD_MASK  0x00000020
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND5_HOLD_SHIFT 5

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND4_HOLD [04:04] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND4_HOLD_MASK  0x00000010
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND4_HOLD_SHIFT 4

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND3_HOLD [03:03] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND3_HOLD_MASK  0x00000008
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND3_HOLD_SHIFT 3

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND2_HOLD [02:02] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND2_HOLD_MASK  0x00000004
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND2_HOLD_SHIFT 2

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND1_HOLD [01:01] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND1_HOLD_MASK  0x00000002
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND1_HOLD_SHIFT 1

/* XPT_RAVE :: BAND_HOLD_CLR_STATUS :: PARSER_BAND0_HOLD [00:00] */
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND0_HOLD_MASK  0x00000001
#define BCHP_XPT_RAVE_BAND_HOLD_CLR_STATUS_PARSER_BAND0_HOLD_SHIFT 0

/***************************************************************************
 *FW_WATERMARK - Firmware throughput watermark
 ***************************************************************************/
/* XPT_RAVE :: FW_WATERMARK :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_SHIFT                 16

/* XPT_RAVE :: FW_WATERMARK :: FIRMWARE_WMARK [15:00] */
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_MASK             0x0000ffff
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_SHIFT            0

/***************************************************************************
 *HW_WATCHDOG - Hardware Watchdog Counter
 ***************************************************************************/
/* XPT_RAVE :: HW_WATCHDOG :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_SHIFT                  16

/* XPT_RAVE :: HW_WATCHDOG :: HW_WATCHDOG_COUNT [15:00] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_MASK           0x0000ffff
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_SHIFT          0

/***************************************************************************
 *MISC_CONTROL2 - Miscellaneous Control 2
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_SHIFT                8

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN7 [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_MASK              0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_SHIFT             7

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN6 [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_MASK              0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_SHIFT             6

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN5 [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_MASK              0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_SHIFT             5

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN4 [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_MASK              0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_SHIFT             4

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN3 [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_MASK              0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_SHIFT             3

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN2 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_MASK              0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_SHIFT             2

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN1 [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_MASK              0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_SHIFT             1

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN0 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_MASK              0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_SHIFT             0

/***************************************************************************
 *MISC_CONTROL3 - Miscellaneous Control 3
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL3 :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_MASK                 0xfffff000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_SHIFT                12

/* XPT_RAVE :: MISC_CONTROL3 :: DTS_PTS_REPORTING_IN_DMEM_FALLBACK [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_MASK 0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_SHIFT 11

/* XPT_RAVE :: MISC_CONTROL3 :: SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_MASK 0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_SHIFT 10

/* XPT_RAVE :: MISC_CONTROL3 :: MPEG_STYLE_SCD_GEN_FALLBACK [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_MASK 0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_SHIFT 9

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_PTS_EXT_BTP_TRIMMED [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_MASK   0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_SHIFT  8

/* XPT_RAVE :: MISC_CONTROL3 :: SC_PTS_SPLIT_FALLBACK [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_MASK     0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_SHIFT    7

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_SMEM_CS [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_MASK             0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_SHIFT            6

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_PMEM_CS [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_MASK             0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_SHIFT            5

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_DMEM_CS [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_MASK             0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_SHIFT            4

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_CONTEXT_EN_DIS [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_SHIFT 3

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_ITB_DIS [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_SHIFT       2

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_LTH_INT_FIX [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_MASK   0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_SHIFT  1

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_UTH_INT_FIX [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_MASK   0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_SHIFT  0

/***************************************************************************
 *RC0_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC0_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC0_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC0_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC0_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC1_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC1_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC1_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC1_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC1_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC2_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC2_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC2_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC2_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC2_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC3_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC3_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC3_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC3_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC3_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC4_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC4_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC4_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC4_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC4_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC5_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC5_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC5_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC5_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC5_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC6_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC6_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC6_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC6_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC6_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC7_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC7_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC7_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC7_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC7_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *RC8_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC8_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31

/* XPT_RAVE :: RC8_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC8_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC8_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_SHIFT                0

/***************************************************************************
 *AV_STATUS2 - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS2 :: reserved0 [31:20] */
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_MASK                    0xfff00000
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_SHIFT                   20

/* XPT_RAVE :: AV_STATUS2 :: PONG_SCD_NUM [19:14] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_MASK                 0x000fc000
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_SHIFT                14

/* XPT_RAVE :: AV_STATUS2 :: PING_SCD_NUM [13:08] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_MASK                 0x00003f00
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_SHIFT                8

/* XPT_RAVE :: AV_STATUS2 :: PONG_CONTEXT_NUM [07:04] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_MASK             0x000000f0
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_SHIFT            4

/* XPT_RAVE :: AV_STATUS2 :: PING_CONTEXT_NUM [03:00] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_MASK             0x0000000f
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_SHIFT            0

/***************************************************************************
 *TM_DMEM0 - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_DMEM0 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TM_DMEM0_reserved0_MASK                      0xffffff00
#define BCHP_XPT_RAVE_TM_DMEM0_reserved0_SHIFT                     8

/* XPT_RAVE :: TM_DMEM0 :: TMB [07:04] */
#define BCHP_XPT_RAVE_TM_DMEM0_TMB_MASK                            0x000000f0
#define BCHP_XPT_RAVE_TM_DMEM0_TMB_SHIFT                           4

/* XPT_RAVE :: TM_DMEM0 :: TMA [03:00] */
#define BCHP_XPT_RAVE_TM_DMEM0_TMA_MASK                            0x0000000f
#define BCHP_XPT_RAVE_TM_DMEM0_TMA_SHIFT                           0

/***************************************************************************
 *TM_DMEM1 - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_DMEM1 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TM_DMEM1_reserved0_MASK                      0xffffff00
#define BCHP_XPT_RAVE_TM_DMEM1_reserved0_SHIFT                     8

/* XPT_RAVE :: TM_DMEM1 :: TMB [07:04] */
#define BCHP_XPT_RAVE_TM_DMEM1_TMB_MASK                            0x000000f0
#define BCHP_XPT_RAVE_TM_DMEM1_TMB_SHIFT                           4

/* XPT_RAVE :: TM_DMEM1 :: TMA [03:00] */
#define BCHP_XPT_RAVE_TM_DMEM1_TMA_MASK                            0x0000000f
#define BCHP_XPT_RAVE_TM_DMEM1_TMA_SHIFT                           0

/***************************************************************************
 *TM_IMEM - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_IMEM :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_TM_IMEM_reserved0_MASK                       0xfffffff0
#define BCHP_XPT_RAVE_TM_IMEM_reserved0_SHIFT                      4

/* XPT_RAVE :: TM_IMEM :: TM [03:00] */
#define BCHP_XPT_RAVE_TM_IMEM_TM_MASK                              0x0000000f
#define BCHP_XPT_RAVE_TM_IMEM_TM_SHIFT                             0

/***************************************************************************
 *TM_POINTER_RAM - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_POINTER_RAM :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TM_POINTER_RAM_reserved0_MASK                0xffffff00
#define BCHP_XPT_RAVE_TM_POINTER_RAM_reserved0_SHIFT               8

/* XPT_RAVE :: TM_POINTER_RAM :: TM [07:00] */
#define BCHP_XPT_RAVE_TM_POINTER_RAM_TM_MASK                       0x000000ff
#define BCHP_XPT_RAVE_TM_POINTER_RAM_TM_SHIFT                      0

/***************************************************************************
 *TM_MUX_BUFFER - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_MUX_BUFFER :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TM_MUX_BUFFER_reserved0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_TM_MUX_BUFFER_reserved0_SHIFT                8

/* XPT_RAVE :: TM_MUX_BUFFER :: TM [07:00] */
#define BCHP_XPT_RAVE_TM_MUX_BUFFER_TM_MASK                        0x000000ff
#define BCHP_XPT_RAVE_TM_MUX_BUFFER_TM_SHIFT                       0

/***************************************************************************
 *TM_CX_TABLE - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_CX_TABLE :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_TM_CX_TABLE_reserved0_MASK                   0xfffffff0
#define BCHP_XPT_RAVE_TM_CX_TABLE_reserved0_SHIFT                  4

/* XPT_RAVE :: TM_CX_TABLE :: TM [03:00] */
#define BCHP_XPT_RAVE_TM_CX_TABLE_TM_MASK                          0x0000000f
#define BCHP_XPT_RAVE_TM_CX_TABLE_TM_SHIFT                         0

/***************************************************************************
 *TM_CX_TABLE_HI - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_CX_TABLE_HI :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_TM_CX_TABLE_HI_reserved0_MASK                0xfffffff0
#define BCHP_XPT_RAVE_TM_CX_TABLE_HI_reserved0_SHIFT               4

/* XPT_RAVE :: TM_CX_TABLE_HI :: TM [03:00] */
#define BCHP_XPT_RAVE_TM_CX_TABLE_HI_TM_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TM_CX_TABLE_HI_TM_SHIFT                      0

/***************************************************************************
 *TM_SMEM - TM Control
 ***************************************************************************/
/* XPT_RAVE :: TM_SMEM :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_TM_SMEM_reserved0_MASK                       0xfffffff0
#define BCHP_XPT_RAVE_TM_SMEM_reserved0_SHIFT                      4

/* XPT_RAVE :: TM_SMEM :: TM [03:00] */
#define BCHP_XPT_RAVE_TM_SMEM_TM_MASK                              0x0000000f
#define BCHP_XPT_RAVE_TM_SMEM_TM_SHIFT                             0

/***************************************************************************
 *INT_CX0 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX0 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX0_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX0_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX0 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX0 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX0 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX0 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX0 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX0 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX0 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX0 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX0 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX0 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX0 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX0 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX0 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX1 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX1 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX1_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX1_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX1 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX1 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX1 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX1 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX1 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX1 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX1 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX1 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX1 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX1 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX1 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX1 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX1 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX2 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX2 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX2_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX2_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX2 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX2 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX2 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX2 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX2 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX2 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX2 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX2 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX2 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX2 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX2 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX2 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX2 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX3 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX3 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX3_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX3_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX3 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX3 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX3 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX3 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX3 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX3 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX3 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX3 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX3 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX3 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX3 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX3 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX3 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX4 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX4 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX4_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX4_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX4 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX4 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX4 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX4 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX4 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX4 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX4 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX4 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX4 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX4 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX4 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX4 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX4 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX5 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX5 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX5_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX5_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX5 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX5 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX5 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX5 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX5 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX5 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX5 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX5 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX5 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX5 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX5 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX5 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX5 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX6 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX6 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX6_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX6_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX6 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX6 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX6 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX6 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX6 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX6 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX6 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX6 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX6 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX6 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX6 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX6 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX6 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX7 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX7 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX7_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX7_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX7 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX7 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX7 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX7 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX7 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX7 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX7 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX7 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX7 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX7 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX7 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX7 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX7 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX8 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX8 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX8_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX8_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX8 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX8 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX8 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX8 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX8 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX8 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX8 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX8 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX8 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX8 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX8 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX8 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX8 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX9 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX9 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX9_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX9_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX9 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX9 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX9 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX9 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX9 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX9 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX9 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX9 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX9 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX9 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX9 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX9 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX9 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX10 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX10 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX10_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX10_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX10 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX10 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX10 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX10 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX10 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX10 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX10 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX10 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX10 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX10 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX10 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX10 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX10 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX11 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX11 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX11_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX11_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX11 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX11 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX11 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX11 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX11 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX11 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX11 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX11 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX11 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX11 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX11 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX11 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX11 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX12 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX12 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX12_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX12_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX12 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX12 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX12 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX12 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX12 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX12 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX12 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX12 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX12 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX12 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX12 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX12 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX12 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX13 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX13 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX13_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX13_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX13 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX13 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX13 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX13 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX13 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX13 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX13 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX13 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX13 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX13 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX13 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX13 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX13 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX14 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX14 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX14_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX14_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX14 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX14 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX14 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX14 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX14 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX14 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX14 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX14 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX14 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX14 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX14 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX14 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX14 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX15 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX15 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX15_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX15_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX15 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX15 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX15 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX15 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX15 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX15 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX15 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX15 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX15 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX15 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX15 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX15 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX15 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX16 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX16 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX16_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX16_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX16 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX16 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX16 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX16 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX16 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX16 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX16 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX16 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX16 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX16 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX16 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX16 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX16 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX17 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX17 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX17_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX17_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX17 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX17 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX17 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX17 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX17 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX17 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX17 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX17 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX17 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX17 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX17 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX17 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX17 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX18 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX18 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX18_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX18_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX18 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX18 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX18 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX18 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX18 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX18 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX18 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX18 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX18 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX18 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX18 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX18 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX18 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX19 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX19 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX19_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX19_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX19 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX19 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX19 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX19 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX19 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX19 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX19 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX19 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX19 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX19 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX19 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX19 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX19 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX20 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX20 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX20_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX20_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX20 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX20 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX20 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX20 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX20 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX20 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX20 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX20 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX20 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX20 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX20 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX20 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX20 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX21 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX21 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX21_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX21_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX21 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX21 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX21 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX21 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX21 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX21 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX21 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX21 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX21 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX21 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX21 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX21 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX21 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX22 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX22 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX22_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX22_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX22 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX22 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX22 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX22 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX22 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX22 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX22 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX22 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX22 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX22 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX22 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX22 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX22 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX23 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX23 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX23_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX23_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX23 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX23 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX23 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX23 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX23 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX23 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX23 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX23 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX23 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX23 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX23 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX23 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX23 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_MISC - Miscellaneous Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_MISC :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_INT_MISC_reserved0_MASK                      0xfffff000
#define BCHP_XPT_RAVE_INT_MISC_reserved0_SHIFT                     12

/* XPT_RAVE :: INT_MISC :: reserved_for_eco1 [11:08] */
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_MASK              0x00000f00
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_SHIFT             8

/* XPT_RAVE :: INT_MISC :: MISC_INT7 [07:07] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_MASK                      0x00000080
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_SHIFT                     7

/* XPT_RAVE :: INT_MISC :: MISC_INT6 [06:06] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_SHIFT                     6

/* XPT_RAVE :: INT_MISC :: MISC_INT5 [05:05] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_MASK                      0x00000020
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_SHIFT                     5

/* XPT_RAVE :: INT_MISC :: MISC_INT4 [04:04] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_MASK                      0x00000010
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_SHIFT                     4

/* XPT_RAVE :: INT_MISC :: MISC_INT3 [03:03] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_MASK                      0x00000008
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_SHIFT                     3

/* XPT_RAVE :: INT_MISC :: MISC_INT2 [02:02] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_MASK                      0x00000004
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_SHIFT                     2

/* XPT_RAVE :: INT_MISC :: MISC_INT1 [01:01] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_MASK                      0x00000002
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_SHIFT                     1

/* XPT_RAVE :: INT_MISC :: MISC_INT0 [00:00] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_MASK                      0x00000001
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_SHIFT                     0

/***************************************************************************
 *CXMEM_LO%i - Context Table 0 (for contexts 0 - 15) 0..287
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_BASE                         0x00753200
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_START                        0
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_END                          287
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *CXMEM_LO%i - Context Table 0 (for contexts 0 - 15) 0..287
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_LOi :: CX15_MAP_G [31:31] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_G_MASK                    0x80000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_G_SHIFT                   31

/* XPT_RAVE :: CXMEM_LOi :: CX15_MAP_R [30:30] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_R_MASK                    0x40000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_R_SHIFT                   30

/* XPT_RAVE :: CXMEM_LOi :: CX14_MAP_G [29:29] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_G_MASK                    0x20000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_G_SHIFT                   29

/* XPT_RAVE :: CXMEM_LOi :: CX14_MAP_R [28:28] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_R_MASK                    0x10000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_R_SHIFT                   28

/* XPT_RAVE :: CXMEM_LOi :: CX13_MAP_G [27:27] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_G_MASK                    0x08000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_G_SHIFT                   27

/* XPT_RAVE :: CXMEM_LOi :: CX13_MAP_R [26:26] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_R_MASK                    0x04000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_R_SHIFT                   26

/* XPT_RAVE :: CXMEM_LOi :: CX12_MAP_G [25:25] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_G_MASK                    0x02000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_G_SHIFT                   25

/* XPT_RAVE :: CXMEM_LOi :: CX12_MAP_R [24:24] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_R_MASK                    0x01000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_R_SHIFT                   24

/* XPT_RAVE :: CXMEM_LOi :: CX11_MAP_G [23:23] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_G_MASK                    0x00800000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_G_SHIFT                   23

/* XPT_RAVE :: CXMEM_LOi :: CX11_MAP_R [22:22] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_R_MASK                    0x00400000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_R_SHIFT                   22

/* XPT_RAVE :: CXMEM_LOi :: CX10_MAP_G [21:21] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_G_MASK                    0x00200000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_G_SHIFT                   21

/* XPT_RAVE :: CXMEM_LOi :: CX10_MAP_R [20:20] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_R_MASK                    0x00100000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_R_SHIFT                   20

/* XPT_RAVE :: CXMEM_LOi :: CX9_MAP_G [19:19] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_G_MASK                     0x00080000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_G_SHIFT                    19

/* XPT_RAVE :: CXMEM_LOi :: CX9_MAP_R [18:18] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_R_MASK                     0x00040000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_R_SHIFT                    18

/* XPT_RAVE :: CXMEM_LOi :: CX8_MAP_G [17:17] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_G_MASK                     0x00020000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_G_SHIFT                    17

/* XPT_RAVE :: CXMEM_LOi :: CX8_MAP_R [16:16] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_R_MASK                     0x00010000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_R_SHIFT                    16

/* XPT_RAVE :: CXMEM_LOi :: CX7_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_G_MASK                     0x00008000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_G_SHIFT                    15

/* XPT_RAVE :: CXMEM_LOi :: CX7_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_R_MASK                     0x00004000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_R_SHIFT                    14

/* XPT_RAVE :: CXMEM_LOi :: CX6_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_G_MASK                     0x00002000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_G_SHIFT                    13

/* XPT_RAVE :: CXMEM_LOi :: CX6_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_R_MASK                     0x00001000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_R_SHIFT                    12

/* XPT_RAVE :: CXMEM_LOi :: CX5_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_G_MASK                     0x00000800
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_G_SHIFT                    11

/* XPT_RAVE :: CXMEM_LOi :: CX5_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_R_MASK                     0x00000400
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_R_SHIFT                    10

/* XPT_RAVE :: CXMEM_LOi :: CX4_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_G_MASK                     0x00000200
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_G_SHIFT                    9

/* XPT_RAVE :: CXMEM_LOi :: CX4_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_R_MASK                     0x00000100
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_R_SHIFT                    8

/* XPT_RAVE :: CXMEM_LOi :: CX3_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_G_MASK                     0x00000080
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_G_SHIFT                    7

/* XPT_RAVE :: CXMEM_LOi :: CX3_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_R_MASK                     0x00000040
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_R_SHIFT                    6

/* XPT_RAVE :: CXMEM_LOi :: CX2_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_G_MASK                     0x00000020
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_G_SHIFT                    5

/* XPT_RAVE :: CXMEM_LOi :: CX2_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_R_MASK                     0x00000010
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_R_SHIFT                    4

/* XPT_RAVE :: CXMEM_LOi :: CX1_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_G_MASK                     0x00000008
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_G_SHIFT                    3

/* XPT_RAVE :: CXMEM_LOi :: CX1_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_R_MASK                     0x00000004
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_R_SHIFT                    2

/* XPT_RAVE :: CXMEM_LOi :: CX0_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_G_MASK                     0x00000002
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_G_SHIFT                    1

/* XPT_RAVE :: CXMEM_LOi :: CX0_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_R_MASK                     0x00000001
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_R_SHIFT                    0


/***************************************************************************
 *CXMEM_HI%i - Context Table 1 (for contexts 16 - 23) 0..287
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_BASE                         0x00753800
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_START                        0
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_END                          287
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *CXMEM_HI%i - Context Table 1 (for contexts 16 - 23) 0..287
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_HIi :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CXMEM_HIi_reserved_for_eco0_MASK             0xffff0000
#define BCHP_XPT_RAVE_CXMEM_HIi_reserved_for_eco0_SHIFT            16

/* XPT_RAVE :: CXMEM_HIi :: CX23_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_G_MASK                    0x00008000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_G_SHIFT                   15

/* XPT_RAVE :: CXMEM_HIi :: CX23_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_R_MASK                    0x00004000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_R_SHIFT                   14

/* XPT_RAVE :: CXMEM_HIi :: CX22_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_G_MASK                    0x00002000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_G_SHIFT                   13

/* XPT_RAVE :: CXMEM_HIi :: CX22_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_R_MASK                    0x00001000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_R_SHIFT                   12

/* XPT_RAVE :: CXMEM_HIi :: CX21_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_G_MASK                    0x00000800
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_G_SHIFT                   11

/* XPT_RAVE :: CXMEM_HIi :: CX21_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_R_MASK                    0x00000400
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_R_SHIFT                   10

/* XPT_RAVE :: CXMEM_HIi :: CX20_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_G_MASK                    0x00000200
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_G_SHIFT                   9

/* XPT_RAVE :: CXMEM_HIi :: CX20_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_R_MASK                    0x00000100
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_R_SHIFT                   8

/* XPT_RAVE :: CXMEM_HIi :: CX19_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_G_MASK                    0x00000080
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_G_SHIFT                   7

/* XPT_RAVE :: CXMEM_HIi :: CX19_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_R_MASK                    0x00000040
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_R_SHIFT                   6

/* XPT_RAVE :: CXMEM_HIi :: CX18_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_G_MASK                    0x00000020
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_G_SHIFT                   5

/* XPT_RAVE :: CXMEM_HIi :: CX18_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_R_MASK                    0x00000010
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_R_SHIFT                   4

/* XPT_RAVE :: CXMEM_HIi :: CX17_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_G_MASK                    0x00000008
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_G_SHIFT                   3

/* XPT_RAVE :: CXMEM_HIi :: CX17_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_R_MASK                    0x00000004
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_R_SHIFT                   2

/* XPT_RAVE :: CXMEM_HIi :: CX16_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_G_MASK                    0x00000002
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_G_SHIFT                   1

/* XPT_RAVE :: CXMEM_HIi :: CX16_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_R_MASK                    0x00000001
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_R_SHIFT                   0


/***************************************************************************
 *DMEM%i - Data Memory Address 0..2047
 ***************************************************************************/
#define BCHP_XPT_RAVE_DMEMi_ARRAY_BASE                             0x00754000
#define BCHP_XPT_RAVE_DMEMi_ARRAY_START                            0
#define BCHP_XPT_RAVE_DMEMi_ARRAY_END                              2047
#define BCHP_XPT_RAVE_DMEMi_ARRAY_ELEMENT_SIZE                     32

/***************************************************************************
 *DMEM%i - Data Memory Address 0..2047
 ***************************************************************************/
/* XPT_RAVE :: DMEMi :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_SHIFT                8

/* XPT_RAVE :: DMEMi :: DATA [07:00] */
#define BCHP_XPT_RAVE_DMEMi_DATA_MASK                              0x000000ff
#define BCHP_XPT_RAVE_DMEMi_DATA_SHIFT                             0


/***************************************************************************
 *EMM_TID_MODE - TPIT EMM_TID_MODE Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_F [31:30] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_MASK             0xc0000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_SHIFT            30

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_E [29:28] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_MASK             0x30000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_SHIFT            28

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_D [27:26] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_MASK             0x0c000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_SHIFT            26

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_C [25:24] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_MASK             0x03000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_SHIFT            24

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_B [23:22] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_MASK             0x00c00000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_SHIFT            22

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_A [21:20] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_MASK             0x00300000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_SHIFT            20

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_9 [19:18] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_MASK             0x000c0000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_SHIFT            18

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_8 [17:16] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_MASK             0x00030000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_SHIFT            16

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_7 [15:14] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_MASK             0x0000c000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_SHIFT            14

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_6 [13:12] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_MASK             0x00003000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_SHIFT            12

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_5 [11:10] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_MASK             0x00000c00
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_SHIFT            10

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_4 [09:08] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_MASK             0x00000300
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_SHIFT            8

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_3 [07:06] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_MASK             0x000000c0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_SHIFT            6

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_2 [05:04] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_MASK             0x00000030
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_SHIFT            4

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_1 [03:02] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_MASK             0x0000000c
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_SHIFT            2

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_0 [01:00] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_MASK             0x00000003
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_SHIFT            0

/***************************************************************************
 *EMM_DATA_ID_1 - TPIT EMM_DATA_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_1 :: EMM_DATA_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_SHIFT            0

/***************************************************************************
 *EMM_DATA_ID_2 - TPIT EMM_DATA_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_2 :: EMM_DATA_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_SHIFT            0

/***************************************************************************
 *EMM_DATA_ID_3 - TPIT EMM_DATA_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_3 :: EMM_DATA_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_SHIFT            0

/***************************************************************************
 *EMM_MASK_ID_1 - TPIT EMM_MASK_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_1 :: EMM_DATA_MASK_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_SHIFT       0

/***************************************************************************
 *EMM_MASK_ID_2 - TPIT EMM_MASK_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_2 :: EMM_DATA_MASK_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_SHIFT       0

/***************************************************************************
 *EMM_MASK_ID_3 - TPIT EMM_MASK_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_3 :: EMM_DATA_MASK_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_SHIFT       0

/***************************************************************************
 *TPIT_TIME_TICK - TPIT Time Tick Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_TIME_TICK :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_MASK                0xff000000
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_SHIFT               24

/* XPT_RAVE :: TPIT_TIME_TICK :: TPIT_TIME_TICK [23:00] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_MASK           0x00ffffff
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_SHIFT          0

/***************************************************************************
 *TPIT_PKT_TIMEOUT - TPIT Time Packet Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: TPIT_PKT_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_SHIFT      0

/***************************************************************************
 *TPIT_EVE_TIMEOUT - TPIT Time Event Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: TPIT_EVE_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_SHIFT      0

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_BASE                  0x0075a000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_BASE                  0x0075a040
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_BASE                  0x0075a080
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_BASE                  0x0075a0c0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_BASE                  0x0075a100
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_BASE                  0x0075a140
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_BASE                  0x0075a180
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_BASE                  0x0075a1c0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_BASE                  0x0075a200
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_BASE                  0x0075a240
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_BASE                  0x0075a280
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_BASE                  0x0075a2c0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_BASE                  0x0075a300
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_BASE                  0x0075a340
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_BASE                  0x0075a380
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_BASE                  0x0075a3c0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved1 [15:13] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved1_MASK         0x0000e000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved1_SHIFT        13

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved0 [03:02] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved0_MASK         0x0000000c
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved0_SHIFT        2

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved2 [31:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved2_MASK      0xc0000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved2_SHIFT     30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved1 [15:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved1_MASK      0x0000fc00
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved1_SHIFT     10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved0 [03:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved0_MASK      0x0000000e
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved0_SHIFT     1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT0_CTRL1 - TPIT 0 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT0_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT0_COR1 - TPIT 0 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT0_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT0_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT0_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT0_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT0_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT0_STATE0 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT0_STATE1 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2a - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2b - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2c - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2d - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT0_STATE3 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT0_STATE4 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT0_STATE5 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT0_STATE6 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT0_STATE7 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT0_STATE8 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT0_STATE9 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT0_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT1_CTRL1 - TPIT 1 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT1_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT1_COR1 - TPIT 1 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT1_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT1_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT1_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT1_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT1_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT1_STATE0 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT1_STATE1 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2a - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2b - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2c - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2d - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT1_STATE3 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT1_STATE4 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT1_STATE5 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT1_STATE6 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT1_STATE7 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT1_STATE8 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT1_STATE9 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT1_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT2_CTRL1 - TPIT 2 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT2_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT2_COR1 - TPIT 2 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT2_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT2_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT2_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT2_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT2_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT2_STATE0 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT2_STATE1 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2a - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2b - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2c - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2d - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT2_STATE3 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT2_STATE4 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT2_STATE5 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT2_STATE6 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT2_STATE7 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT2_STATE8 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT2_STATE9 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT2_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT3_CTRL1 - TPIT 3 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT3_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT3_COR1 - TPIT 3 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT3_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT3_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT3_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT3_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT3_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT3_STATE0 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT3_STATE1 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2a - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2b - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2c - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2d - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT3_STATE3 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT3_STATE4 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT3_STATE5 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT3_STATE6 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT3_STATE7 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT3_STATE8 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT3_STATE9 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT3_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT4_CTRL1 - TPIT 4 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT4_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT4_COR1 - TPIT 4 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT4_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT4_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT4_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT4_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT4_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT4_STATE0 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT4_STATE1 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2a - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2b - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2c - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2d - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT4_STATE3 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT4_STATE4 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT4_STATE5 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT4_STATE6 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT4_STATE7 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT4_STATE8 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT4_STATE9 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT4_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT5_CTRL1 - TPIT 5 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT5_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT5_COR1 - TPIT 5 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT5_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT5_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT5_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT5_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT5_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT5_STATE0 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT5_STATE1 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2a - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2b - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2c - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2d - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT5_STATE3 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT5_STATE4 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT5_STATE5 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT5_STATE6 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT5_STATE7 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT5_STATE8 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT5_STATE9 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT5_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT6_CTRL1 - TPIT 6 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT6_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT6_COR1 - TPIT 6 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT6_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT6_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT6_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT6_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT6_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT6_STATE0 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT6_STATE1 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2a - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2b - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2c - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2d - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT6_STATE3 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT6_STATE4 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT6_STATE5 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT6_STATE6 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT6_STATE7 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT6_STATE8 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT6_STATE9 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT6_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT7_CTRL1 - TPIT 7 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT7_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_EMM_TID_EN [02:02] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EMM_TID_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EMM_TID_EN_SHIFT            2

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT7_COR1 - TPIT 7 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT7_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_MASK             0x000000f0
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_SHIFT            4

/* XPT_RAVE :: TPIT7_TID :: EMM_TID [03:00] */
#define BCHP_XPT_RAVE_TPIT7_TID_EMM_TID_MASK                       0x0000000f
#define BCHP_XPT_RAVE_TPIT7_TID_EMM_TID_SHIFT                      0

/***************************************************************************
 *TPIT7_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT7_STATE0 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT7_STATE1 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2a - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2b - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2c - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2d - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT7_STATE3 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT7_STATE4 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT7_STATE5 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT7_STATE6 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT7_STATE7 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT7_STATE8 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT7_STATE9 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT7_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT_STATE_CONTEXT0 - TPIT State Register for Context 0
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT1 - TPIT State Register for Context 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT2 - TPIT State Register for Context 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT3 - TPIT State Register for Context 3
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT4 - TPIT State Register for Context 4
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT5 - TPIT State Register for Context 5
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT6 - TPIT State Register for Context 6
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT7 - TPIT State Register for Context 7
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT8 - TPIT State Register for Context 8
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT9 - TPIT State Register for Context 9
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT10 - TPIT State Register for Context 10
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT11 - TPIT State Register for Context 11
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT12 - TPIT State Register for Context 12
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT13 - TPIT State Register for Context 13
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT14 - TPIT State Register for Context 14
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT15 - TPIT State Register for Context 15
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT16 - TPIT State Register for Context 16
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT17 - TPIT State Register for Context 17
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT18 - TPIT State Register for Context 18
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT19 - TPIT State Register for Context 19
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT20 - TPIT State Register for Context 20
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT21 - TPIT State Register for Context 21
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT22 - TPIT State Register for Context 22
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT23 - TPIT State Register for Context 23
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

#endif /* #ifndef BCHP_XPT_RAVE_H__ */

/* End of File */
