{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679105022076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679105022105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 23:03:41 2023 " "Processing started: Fri Mar 17 23:03:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679105022105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105022105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sap_wr -c sap_wr " "Command: quartus_map --read_settings_files=on --write_settings_files=off sap_wr -c sap_wr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105022105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679105022874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679105022874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celula_um_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file celula_um_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celula_um_bit " "Found entity 1: celula_um_bit" {  } { { "celula_um_bit.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/celula_um_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS138.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS138.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS138 " "Found entity 1: ci_74LS138" {  } { { "ci_74LS138.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS138.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS153.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS153.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS153 " "Found entity 1: ci_74LS153" {  } { { "ci_74LS153.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS153.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS139.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS139.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS139 " "Found entity 1: ci_74LS139" {  } { { "ci_74LS139.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS139.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_memoria_ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_memoria_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_memoria_ram " "Found entity 1: cp_memoria_ram" {  } { { "cp_memoria_ram.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_memoria_ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74ls189.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74ls189.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74ls189 " "Found entity 1: ci_74ls189" {  } { { "ci_74ls189.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74ls189.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74ls04.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74ls04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74ls04 " "Found entity 1: ci_74ls04" {  } { { "ci_74ls04.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74ls04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS157.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS157.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS157 " "Found entity 1: ci_74LS157" {  } { { "ci_74LS157.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_program_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_program_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_program_counter " "Found entity 1: cp_program_counter" {  } { { "cp_program_counter.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_program_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS161.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS161.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS161 " "Found entity 1: ci_74LS161" {  } { { "ci_74LS161.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS161.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_b_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_b_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_b_register " "Found entity 1: cp_b_register" {  } { { "cp_b_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_b_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS283_unidade_aritmetica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS283_unidade_aritmetica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS283_unidade_aritmetica " "Found entity 1: ci_74LS283_unidade_aritmetica" {  } { { "ci_74LS283_unidade_aritmetica.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS283_unidade_aritmetica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS245_octal_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS245_octal_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS245_octal_bus " "Found entity 1: ci_74LS245_octal_bus" {  } { { "ci_74LS245_octal_bus.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS245_octal_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_74LS173A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci_74LS173A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ci_74LS173A " "Found entity 1: ci_74LS173A" {  } { { "ci_74LS173A.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/ci_74LS173A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_acc_a_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_acc_a_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_acc_a_register " "Found entity 1: cp_acc_a_register" {  } { { "cp_acc_a_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_acc_a_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp_instruction_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cp_instruction_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cp_instruction_register " "Found entity 1: cp_instruction_register" {  } { { "cp_instruction_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/cp_instruction_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679105051108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "output_register " "Elaborating entity \"output_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679105051304 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b7\" Port \"Q0\" (ID ci_74LS173A:inst74ls) " "Can't connect \"Pin \"out_b7\"\" to \"Port \"Q0\" (ID ci_74LS173A:inst74ls)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051309 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b6\" Port \"Q1\" (ID ci_74LS173A:inst74ls) " "Can't connect \"Pin \"out_b6\"\" to \"Port \"Q1\" (ID ci_74LS173A:inst74ls)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b5\" Port \"Q2\" (ID ci_74LS173A:inst74ls) " "Can't connect \"Pin \"out_b5\"\" to \"Port \"Q2\" (ID ci_74LS173A:inst74ls)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b4\" Port \"Q3\" (ID ci_74LS173A:inst74ls) " "Can't connect \"Pin \"out_b4\"\" to \"Port \"Q3\" (ID ci_74LS173A:inst74ls)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b3\" Port \"Q0\" (ID ci_74LS173A:inst1) " "Can't connect \"Pin \"out_b3\"\" to \"Port \"Q0\" (ID ci_74LS173A:inst1)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b2\" Port \"Q1\" (ID ci_74LS173A:inst1) " "Can't connect \"Pin \"out_b2\"\" to \"Port \"Q1\" (ID ci_74LS173A:inst1)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b1\" Port \"Q2\" (ID ci_74LS173A:inst1) " "Can't connect \"Pin \"out_b1\"\" to \"Port \"Q2\" (ID ci_74LS173A:inst1)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "EGDFX_CONNECTION_FROM_OUTPUT_TO_OUTPUT" "Pin \"out_b0\" Port \"Q3\" (ID ci_74LS173A:inst1) " "Can't connect \"Pin \"out_b0\"\" to \"Port \"Q3\" (ID ci_74LS173A:inst1)\" directly -- both signals are output signals" {  } { { "output_register.bdf" "" { Schematic "/home/wcs/Documents/sap_wr/output_register.bdf" { } } }  } 0 275032 "Can't connect \"%1!s!\" to \"%2!s!\" directly -- both signals are output signals" 0 0 "Analysis & Synthesis" 0 -1 1679105051310 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679105051311 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679105051451 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 17 23:04:11 2023 " "Processing ended: Fri Mar 17 23:04:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679105051451 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679105051451 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679105051451 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051451 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679105051818 ""}
