{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401378950635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401378950635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 16:55:50 2014 " "Processing started: Thu May 29 16:55:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401378950635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401378950635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401378950636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1401378951292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/uc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD1 rd1 microc.v(13) " "Verilog HDL Declaration information at microc.v(13): object \"RD1\" differs only in case from object \"rd1\" in the same scope" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1401378951376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD2 rd2 microc.v(14) " "Verilog HDL Declaration information at microc.v(14): object \"RD2\" differs only in case from object \"rd2\" in the same scope" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1401378951376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microc.v 1 1 " "Found 1 design units, including 1 entities, in source file microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 clonador " "Found entity 1: clonador" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951391 ""} { "Info" "ISGN_ENTITY_NAME" "2 regzero " "Found entity 2: regzero" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951391 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu " "Found entity 3: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.v 7 7 " "Found 7 design units, including 7 entities, in source file componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""} { "Info" "ISGN_ENTITY_NAME" "6 read_reg " "Found entity 6: read_reg" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux4 " "Found entity 7: mux4" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(16) " "Verilog HDL warning at alu.v(16): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1401378951401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401378951402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401378951402 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e4 microc.v(32) " "Verilog HDL Implicit Net warning at microc.v(32): created implicit net for \"e4\"" {  } { { "microc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1401378951402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401378951450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regzero regzero:regzero0 " "Elaborating entity \"regzero\" for hierarchy \"regzero:regzero0\"" {  } { { "cpu.v" "regzero0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951454 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we cpu.v(41) " "Verilog HDL Always Construct warning at cpu.v(41): variable \"we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1401378951455 "|cpu|regzero:regzero0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero cpu.v(39) " "Verilog HDL Always Construct warning at cpu.v(39): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1401378951455 "|cpu|regzero:regzero0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero cpu.v(41) " "Inferred latch for \"zero\" at cpu.v(41)" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401378951455 "|cpu|regzero:regzero0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clonador clonador:clon " "Elaborating entity \"clonador\" for hierarchy \"clonador:clon\"" {  } { { "cpu.v" "clon" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:microc0 " "Elaborating entity \"microc\" for hierarchy \"microc:microc0\"" {  } { { "cpu.v" "microc0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:microc0\|mux2:mux0 " "Elaborating entity \"mux2\" for hierarchy \"microc:microc0\|mux2:mux0\"" {  } { { "microc.v" "mux0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:microc0\|sum:sum0 " "Elaborating entity \"sum\" for hierarchy \"microc:microc0\|sum:sum0\"" {  } { { "microc.v" "sum0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:microc0\|registro:PC " "Elaborating entity \"registro\" for hierarchy \"microc:microc0\|registro:PC\"" {  } { { "microc.v" "PC" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:microc0\|memprog:meminstrucciones " "Elaborating entity \"memprog\" for hierarchy \"microc:microc0\|memprog:meminstrucciones\"" {  } { { "microc.v" "meminstrucciones" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951476 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "107 0 1023 memprog.v(9) " "Verilog HDL warning at memprog.v(9): number of words (107) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1401378951483 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(5) " "Net \"mem.data_a\" at memprog.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1401378951514 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(5) " "Net \"mem.waddr_a\" at memprog.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1401378951514 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(5) " "Net \"mem.we_a\" at memprog.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1401378951514 "|cpu|microc:microc0|memprog:meminstrucciones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:microc0\|regfile:bancoreg " "Elaborating entity \"regfile\" for hierarchy \"microc:microc0\|regfile:bancoreg\"" {  } { { "microc.v" "bancoreg" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(22) " "Verilog HDL assignment warning at componentes.v(22): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401378951536 "|cpu|microc:microc0|regfile:bancoreg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(23) " "Verilog HDL assignment warning at componentes.v(23): truncated value with size 32 to match size of target (8)" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401378951536 "|cpu|microc:microc0|regfile:bancoreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:microc0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"microc:microc0\|alu:alu0\"" {  } { { "microc.v" "alu0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401378951539 "|cpu|microc:microc0|alu:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:microc0\|mux2:mux1 " "Elaborating entity \"mux2\" for hierarchy \"microc:microc0\|mux2:mux1\"" {  } { { "microc.v" "mux1" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder microc:microc0\|decoder:decod0 " "Elaborating entity \"decoder\" for hierarchy \"microc:microc0\|decoder:decod0\"" {  } { { "microc.v" "decod0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_reg microc:microc0\|read_reg:rd1 " "Elaborating entity \"read_reg\" for hierarchy \"microc:microc0\|read_reg:rd1\"" {  } { { "microc.v" "rd1" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:microc0\|registro:wp1 " "Elaborating entity \"registro\" for hierarchy \"microc:microc0\|registro:wp1\"" {  } { { "microc.v" "wp1" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 microc:microc0\|mux4:mux3 " "Elaborating entity \"mux4\" for hierarchy \"microc:microc0\|mux4:mux3\"" {  } { { "microc.v" "mux3" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc0 " "Elaborating entity \"uc\" for hierarchy \"uc:uc0\"" {  } { { "cpu.v" "uc0" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401378951572 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uc.v(300) " "Verilog HDL Case Statement warning at uc.v(300): incomplete case statement has no default case item" {  } { { "uc.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/uc.v" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1401378951573 "|cpu|uc:uc0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:microc0\|regfile:bancoreg\|regb " "RAM logic \"microc:microc0\|regfile:bancoreg\|regb\" is uninferred due to asynchronous read logic" {  } { { "componentes.v" "regb" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1401378951873 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1401378951873 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/db/CPU.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/db/CPU.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1401378951912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regzero:regzero0\|zero " "Latch regzero:regzero0\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA microc:microc0\|registro:PC\|q\[9\] " "Ports D and ENA on the latch are fed by the same signal microc:microc0\|registro:PC\|q\[9\]" {  } { { "componentes.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1401378953240 ""}  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1401378953240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401378958105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1401378958280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1401378958280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[0\] " "No output dependent on input pin \"ent2\[0\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[1\] " "No output dependent on input pin \"ent2\[1\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[2\] " "No output dependent on input pin \"ent2\[2\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[3\] " "No output dependent on input pin \"ent2\[3\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[4\] " "No output dependent on input pin \"ent2\[4\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[5\] " "No output dependent on input pin \"ent2\[5\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent2\[6\] " "No output dependent on input pin \"ent2\[6\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[0\] " "No output dependent on input pin \"ent3\[0\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[1\] " "No output dependent on input pin \"ent3\[1\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[2\] " "No output dependent on input pin \"ent3\[2\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[3\] " "No output dependent on input pin \"ent3\[3\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[4\] " "No output dependent on input pin \"ent3\[4\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[5\] " "No output dependent on input pin \"ent3\[5\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ent3\[6\] " "No output dependent on input pin \"ent3\[6\]\"" {  } { { "cpu.v" "" { Text "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401378958405 "|cpu|ent3[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1401378958405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "794 " "Implemented 794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1401378958407 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1401378958407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "718 " "Implemented 718 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1401378958407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1401378958407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401378958447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 16:55:58 2014 " "Processing ended: Thu May 29 16:55:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401378958447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401378958447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401378958447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401378958447 ""}
