Krishnendu Chakrabarty , Mukesh Agrawal , Michael Richter, A dynamic programming solution for optimizing test delivery in multicore SOCs, Proceedings of the 2012 IEEE International Test Conference (ITC), p.1-10, November 05-08, 2012[doi>10.1109/TEST.2012.6401535]
Ra'ed Al-Dujaily , Nizar Dahir , Terrence Mak , Fei Xia , Alex Yakovlev, Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.1, p.1-27, December 2013[doi>10.1145/2534382]
A. M. Amory, E. Briao, E. Cota, M. S. Lubaszewski, and F. G. Moraes. 2005. A scalable test strategy for network-on-chip routers. In Proceedings of IEEE International Test Conference (ITC).
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
P. Bogdan, T. Dumitras, and R. Marculescu. 2007. Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. In VLSI Design, vol. 2007, Article 95348.
P. Bogdan , R. Marculescu, Hitting Time Analysis for Fault-Tolerant Communication at Nanoscale in Future Multiprocessor Platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.8, p.1197-1210, August 2011[doi>10.1109/TCAD.2011.2138430]
Paul Bogdan , Radu Marculescu, Workload characterization and its impact on multicore platform design, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1879003]
M. Bushnell and V. D. Agrawal. 2000. Essentials of Electronic Testing. Kluwer Academic Publishers.
Érika Cota , Fernanda Lima Kastensmidt , Maico Cassel , Marcos Hervé , Pedro Almeida , Paulo Meirelles , Alexandre Amory , Marcelo Lubaszewski, A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1202-1215, September 2008[doi>10.1109/TC.2008.62]
Érika Cota , Luigi Carro , Marcelo Lubaszewski, Reusing an on-chip network for the test of core-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.471-499, October 2004[doi>10.1145/1027084.1027088]
A. Dalirsani, M. E. Imhof, and H. J. Wunderlich. 2014. Structural software-based self-test of network-on-chip. In Proceedings of VLSI Test Symposium. 139--144.
Julien Dalmasso , Érika Cota , Marie-Lise Flottes , Bruno Rouzeyre, Improving the Test of NoC-Based SoCs with Help of Compression Schemes, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.139-144, April 07-09, 2008[doi>10.1109/ISVLSI.2008.86]
Philip Emma , Eren Kursun, Opportunities and Challenges for 3D Systems and Their Design, IEEE Design & Test, v.26 n.5, p.6-14, September 2009[doi>10.1109/MDT.2009.119]
V. Froese, R. Ibers, and S. Hellebrand. 2010. Reusing NoC-infrastructure for test data compression. In Proceedings of IEEE 28th VLSI Test Symposium. 227--231.
Kunal Ganeshpure , Sandip Kundu, Performance-driven dynamic thermal management of MPSoC based on task rescheduling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.2, p.1-33, March 2014[doi>10.1145/2566661]
C. Grecu , A. Ivanov , R. Saleh , P. P. Pande, Testing Network-on-Chip Communication Fabrics, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.12, p.2201-2214, December 2007[doi>10.1109/TCAD.2007.907263]
Taewoo Han , Inhyuk Choi , Hyunggoy Oh , Sungho Kang, A Scalable and Parallel Test Access Strategy for NoC-Based Multicore System, Proceedings of the 2014 IEEE 23rd Asian Test Symposium, p.81-86, November 16-19, 2014[doi>10.1109/ATS.2014.26]
Marcos Barcellos Hervé , Marcelo Moraes , Pedro Almeida , Marcelo Lubaszewski , Fernanda Lima Kastensmidt , Érika Cota, Functional Test of Mesh-Based NoCs with Deterministic Routing: Integrating the Test of Interconnects and Routers, Journal of Electronic Testing: Theory and Applications, v.27 n.5, p.635-646, October   2011[doi>10.1007/s10836-011-5246-3]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Da-Cheng Juan , Siddharth Garg , Diana Marculescu, Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.4, p.1-23, August 2014[doi>10.1145/2633606]
Mohammad Reza Kakoee , Valeria Bertacco , Luca Benini, At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs, IEEE Transactions on Computers, v.63 n.3, p.703-717, March 2014[doi>10.1109/TC.2013.202]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250680]
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
Jinho Lee , Dongwoo Lee , Sunwook Kim , Kiyoung Choi, Deflection routing in 3D network-on-chip with limited vertical bandwidth, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2505011]
R. Marculescu and P. Bogdan. 2009. The chip is the network: Toward a science of Network- on-Chip Design. Foundations Trends Electron. Des. Autom. 2, 4, 371--461.
Philip K. McKinley , Hong Xu , Lionel M. Ni , Abdol-Hossein Esfahanian, Unicast-Based Multicast Communication in Wormhole-Routed Networks, IEEE Transactions on Parallel and Distributed Systems, v.5 n.12, p.1252-1265, December 1994[doi>10.1109/71.334899]
Dhabaleswar K. Panda , Sanjay Singal , Ram Kesavan, Multidestination Message Passing in Wormhole k-ary n-cube Networks with Base Routing Conformed Paths, IEEE Transactions on Parallel and Distributed Systems, v.10 n.1, p.76-96, January 1999[doi>10.1109/71.744844]
Brett Stanley Feero , Partha Pratim Pande, Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation, IEEE Transactions on Computers, v.58 n.1, p.32-45, January 2009[doi>10.1109/TC.2008.142]
Partha Pratim Pande , Cristian Grecu , Andre Ivanov , Resve Saleh , Giovanni De Micheli, Design, Synthesis, and Test of Networks on Chips, IEEE Design & Test, v.22 n.5, p.404-413, September 2005[doi>10.1109/MDT.2005.108]
Kim Petersén , Johnny Öberg, Toward a scalable test methodology for 2D-mesh Network-on-Chips, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Jaan Raik , Raimund Ubar , Vineeth Govind, Test Configurations for Diagnosing Faulty Links in NoC Switches, Proceedings of the 12th IEEE European Test Symposium, p.29-34, May 20-24, 2007[doi>10.1109/ETS.2007.41]
Michael Richter , Krishnendu Chakrabarty, Optimization of Test Pin-Count, Test Scheduling, and Test Access for NoC-Based Multicore SoCs, IEEE Transactions on Computers, v.63 n.3, p.691-702, March 2014[doi>10.1109/TC.2013.82]
A. Strano, C. Gomez, D. Ludovici, M. Favalli, M. E. Gomez, and D. Bertozzi. 2011. Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture. In Proceedings of Design Automation and Test in Europe.
H. Tatenguem, A. Strano, V. Govind, J. Raik, and D. Bertozzi. 2007. Ultra-low latency NoC testing via pseudo-random test pattern compaction. In Proceedings of 20th IEEE/IFIP International Conference on VLSI-SoC.
Simone Terenzi , Alessandro Strano , Davide Bertozzi, Optimizing built-in pseudo-random self-testing for network-on-chip switches, Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop, p.21-24, January 25-25, 2012, Paris, France[doi>10.1145/2107763.2107769]
Xuan-Tu Tran , Yvain Thonnart , Jean Durupt , Vincent Beroulle , Chantal Robach, A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.149-158, April 07-10, 2008
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Dong Xiang, Deadlock-Free Adaptive Routing in Meshes with Fault-Tolerance Ability Based on Channel Overlapping, IEEE Transactions on Dependable and Secure Computing, v.8 n.1, p.74-88, January 2011[doi>10.1109/TDSC.2009.3]
Dong Xiang , Kele Shen, A thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ICs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.2, p.1-19, February 2014[doi>10.1145/2564922]
Dong Xiang , Ye Zhang, Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.135-147, January 2011[doi>10.1109/TCAD.2010.2066070]
D. Xiang, G. Liu, K. Chakrabarty, and H. Fujiwara. 2013. A thermal-driven scheduling scheme for 3-D stacked network-on-chip testing. In Proceedings of 21th IEEE/IFIP VLSI-SoC Conference. 96--101.
Dong Xiang , Kaiwei Li , Jiaguang Sun , Hideo Fujiwara, Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction, IEEE Transactions on Computers, v.56 n.4, p.557-562, April 2007[doi>10.1109/TC.2007.1002]
Z. Zhang, D. Refauvelet, A. Greiner, M. Benabdenbi, and F. Pecheux. 2011. Localization of damaged resources in NoC based shared-memory MP2SOC, using a distributed cooperative configuration infrastructure. In Proceedings of IEEE VLSI Test Symposium. 229--234.
