International Allegro CL Enterprise Edition
10.1 [64-bit Linux (x86-64) *SMP*] (May 15, 2018 2:40)
Copyright (C) 1985-2017, Franz Inc., Oakland, CA, USA.  All Rights Reserved.

This dynamic runtime copy of Allegro CL was built by:
   [TC21720] SRI International

;; Optimization settings: safety 1, space 1, speed 3, debug 1.
;; For a complete description of all compiler switches given the
;; current optimization settings evaluate (explain-compiler-settings).
;;---
;; Current reader case mode: :case-sensitive-lower

*** 
*** PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544 (9:40:49 5/16/2019)
*** Generated by proveit - ProofLite-6.0.10 (xx/xx/xx)
*** 
Context changed to ~/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/
Parsing PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544
PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544 parsed in 0.00 seconds
Typechecking PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/arm_state.bin in 0.04s (load part took 0.02s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_arith_nat.bin in 0.15s (load part took 0.03s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_adder.bin in 0.09s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_concat.bin in 0.07s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/lib/bitvectors/pvsbin/bv_rotate.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/field.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/check_carry.bin in 0.06s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AuthIB.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AuthIA.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ZeroExtend.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSR_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSR.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Zeros.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSL_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/LSL.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ROR_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ROR.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/SInt.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/UInt.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Replicate.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/SignExtend.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ASR_C.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ASR.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Basic_ASL_Types.bin in 0.39s (load part took 0.04s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ShiftReg.bin in 0.08s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/DecodeShift.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/Basic_ASL_Function.bin in 0.07s (load part took 0.01s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/bt.bin in 0.00s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/bts.bin in 0.01s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/ldr_imm_gen.bin in 0.11s (load part took 0.02s)
Adding decl ldr_imm_gen_0.Diag
Adding decl ldr_imm_gen_0.addr
Adding decl ldr_imm_gen_0.diag
Adding decl ldr_imm_gen_0.D
Adding decl ldr_imm_gen_0.v
Adding decl ldr_imm_gen_0.postindex
Adding decl ldr_imm_gen_0.scale
Adding decl ldr_imm_gen_0.offset
Adding decl ldr_imm_gen_0.n
Adding decl ldr_imm_gen_0.t
Adding decl ldr_imm_gen_0.regsize
Adding decl ldr_imm_gen_0.acctype
Adding decl ldr_imm_gen_0.ASL
Adding decl ldr_imm_gen_0.sts
Adding decl ldr_imm_gen_0.sts0
Adding decl ldr_imm_gen_0.sts1
Adding decl ldr_imm_gen_0.datasize
Adding decl ldr_imm_gen_0.sts2
Adding decl ldr_imm_gen_0.sts3
Adding decl ldr_imm_gen_0.sts4
Adding decl ldr_imm_gen_0.u
Adding decl ldr_imm_gen_0.sts5
Adding decl ldr_imm_gen_0.post
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/IsZeroBit.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/orr_log_shift.bin in 0.10s (load part took 0.02s)
Adding decl orr_log_shift_1.Diag
Adding decl orr_log_shift_1.addr
Adding decl orr_log_shift_1.diag
Adding decl orr_log_shift_1.D
Adding decl orr_log_shift_1.v
Adding decl orr_log_shift_1.d
Adding decl orr_log_shift_1.n
Adding decl orr_log_shift_1.m
Adding decl orr_log_shift_1.datasize
Adding decl orr_log_shift_1.ASL
Adding decl orr_log_shift_1.sts0
Adding decl orr_log_shift_1.sts1
Adding decl orr_log_shift_1.sts2
Adding decl orr_log_shift_1.shift_type
Adding decl orr_log_shift_1.shift_amount
Adding decl orr_log_shift_1.invert
Adding decl orr_log_shift_1.sts3
Adding decl orr_log_shift_1.sts4
Adding decl orr_log_shift_1.sts5
Adding decl orr_log_shift_1.sts6
Adding decl orr_log_shift_1.rslt
Adding decl orr_log_shift_1.p1
Adding decl orr_log_shift_1.post
Adding decl ldr_imm_gen_2.Diag
Adding decl ldr_imm_gen_2.addr
Adding decl ldr_imm_gen_2.diag
Adding decl ldr_imm_gen_2.D
Adding decl ldr_imm_gen_2.v
Adding decl ldr_imm_gen_2.postindex
Adding decl ldr_imm_gen_2.scale
Adding decl ldr_imm_gen_2.offset
Adding decl ldr_imm_gen_2.n
Adding decl ldr_imm_gen_2.t
Adding decl ldr_imm_gen_2.regsize
Adding decl ldr_imm_gen_2.acctype
Adding decl ldr_imm_gen_2.ASL
Adding decl ldr_imm_gen_2.sts
Adding decl ldr_imm_gen_2.sts0
Adding decl ldr_imm_gen_2.sts1
Adding decl ldr_imm_gen_2.datasize
Adding decl ldr_imm_gen_2.sts2
Adding decl ldr_imm_gen_2.sts3
Adding decl ldr_imm_gen_2.sts4
Adding decl ldr_imm_gen_2.u
Adding decl ldr_imm_gen_2.sts5
Adding decl ldr_imm_gen_2.post
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/reverse.bin in 0.01s (load part took 0.00s);;; GC:;;; Finished GC

Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/AArch64_BranchAddr.bin in 0.06s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/BranchTo.bin in 0.05s (load part took 0.00s)
Restored theory from /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/pvsbin/br.bin in 0.16s (load part took 0.03s)
Adding decl br_3.Diag
Adding decl br_3.addr
Adding decl br_3.diag
Adding decl br_3.D
Adding decl br_3.v
Adding decl br_3.branch_typ
Adding decl br_3.ASL
Adding decl br_3.sts0
Adding decl br_3.sts1
Adding decl br_3.sts2
Adding decl br_3.sts3
Adding decl br_3.sts4
Adding decl br_3.sts5
Adding decl br_3.sts6
Adding decl br_3.p0
Adding decl br_3.post
PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544 typechecked in 3.99s: 8 TCCs, 0 proved, 4 subsumed, 4 unproved
Saving bin file for theory PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544
Saving PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written
Installing proof scripts [Theory: PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544]
Renamed PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf to PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf~
Wrote proof file PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf
Proof script ldr_imm_gen_0_TCC1 was installed
Renamed PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf to PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf~
Wrote proof file PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf
Proof script orr_log_shift_1_TCC1 was installed
Renamed PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf to PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf~
Wrote proof file PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf
Proof script ldr_imm_gen_2_TCC1 was installed
Renamed PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf to PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf~
Wrote proof file PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.prf
Proof script br_3_TCC1 was installed
Defining b_cond. 
Defining b_cond$. 
Defining b_uncond. 
Defining b_uncond$. 
Defining b_uncond_bi. 
Defining b_uncond_bi$. 
Defining bl_uncond. 
Defining bl_uncond$. 
Defining b_uncond_TCC3. 
Defining b_uncond_TCC3$. 
Defining addsub-imm. 
Defining addsub-imm$. 
Defining test-subs-addsub-shift. 
Defining test-subs-addsub-shift$. 
Defining test-subs-addsub-shift-1. 
Defining test-subs-addsub-shift-1$. 
Defining subs_addsub_shift_ALS_TCC2. 
Defining subs_addsub_shift_ALS_TCC2$. 
Defining opcode_TCC2. 
Defining opcode_TCC2$. 
Defining movk. 
Defining movk$. 
Defining movewide. 
Defining movewide$. 
Defining adds-addsub-imm. 
Defining adds-addsub-imm$. 
Defining DecodeRegExtend_TCC8. 
Defining DecodeRegExtend_TCC8$. 
Defining UInt_bound. 
Defining UInt_bound$. 
Defining branch_typ_TCC3. 
Defining branch_typ_TCC3$. 
Defining 2_d_6. 
Defining 2_d_6$. 
Defining Log-Shift. 
Defining Log-Shift$. 
Defining log-shift-expand. 
Defining log-shift-expand$. 
Defining log-shift-NZCV. 
Defining log-shift-NZCV$. 
Defining log-shift-result. 
Defining log-shift-result$. 
Defining log-shift. 
Defining log-shift$. 
Defining log-shift-disj-TCC4. 
Defining log-shift-disj-TCC4$. 
Defining pc-related-addr. 
Defining pc-related-addr$. 
Defining exp1-str-imm-gen. 
Defining exp1-str-imm-gen$. 
Defining eval-exp-UInt. 
Defining eval-exp-UInt$. 
Defining eval-u1. 
Defining eval-u1$. 
Defining str-imm-gen. 
Defining str-imm-gen$. 
Proving theory PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544
Rerunning proof of PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.ldr_imm_gen_0_TCC1
IN pvs2cl-lisp-function: compile _exp2,
                                                                                             args = (n),
                                                                                             long-list: nil

PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.ldr_imm_gen_0_TCC1 proved in 0.02 real, 0.02 cpu seconds
Rerunning proof of PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.orr_log_shift_1_TCC1
PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.orr_log_shift_1_TCC1 proved in 0.00 real, 0.00 cpu seconds
Rerunning proof of PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.ldr_imm_gen_2_TCC1
PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.ldr_imm_gen_2_TCC1 proved in 0.01 real, 0.01 cpu seconds
Rerunning proof of PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.br_3_TCC1
PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544.br_3_TCC1 proved in 0.00 real, 0.00 cpu seconds


 Proof summary for theory PCISTDCAPABILITY___PCISTDCAPABILITY_FFFFFFFF00015544
    ldr_imm_gen_0_TCC1....................proved - complete   [shostak](0.02 s)
    orr_log_shift_1_TCC1..................proved - complete   [shostak](0.00 s)
    ldr_imm_gen_2_TCC1....................proved - complete   [shostak](0.01 s)
    br_3_TCC1.............................proved - complete   [shostak](0.00 s)
    Theory totals: 4 formulas, 4 attempted, 4 succeeded (0.04 s)

Grand Totals: 4 proofs, 4 attempted, 4 succeeded (0.04 s)
Context file /home/ssrgv/Desktop/pvs-alegro/pvs-7.0.639/Renee/RSL/presentation/mostimportantfilesforthisweek/rsl/.pvscontext written