ARM GAS  /tmp/ccd4bJ67.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"interface_uart.cpp"
  14              		.section	.rodata.str1.4,"aMS",%progbits,1
  15              		.align	2
  16              	.LC0:
  17 0000 75617274 		.ascii	"uart_server_thread_def\000"
  17      5F736572 
  17      7665725F 
  17      74687265 
  17      61645F64 
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text._Z15UART_PushFrame_hhhhPh.part.0,"ax",%progbits
  22              		.align	1
  23              		.p2align 2,,3
  24              		.arch armv7e-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu fpv4-sp-d16
  30              	_Z15UART_PushFrame_hhhhPh.part.0:
  31              	.LVL0:
  32              	.LFB2995:
  33              		.file 1 "Src/interface_uart.cpp"
   1:Src/interface_uart.cpp **** 
   2:Src/interface_uart.cpp **** #include "interface_uart.h"
   3:Src/interface_uart.cpp **** #include "freertos_vars.h"
   4:Src/interface_uart.cpp **** #include "canopen.hpp"
   5:Src/interface_uart.cpp **** 
   6:Src/interface_uart.cpp **** #include "main.h"
   7:Src/interface_uart.cpp **** 
   8:Src/interface_uart.cpp **** #include "mc_config.h"
   9:Src/interface_uart.cpp **** #include "utils.hpp"
  10:Src/interface_uart.cpp **** 
  11:Src/interface_uart.cpp **** // DMA open loop continous circular buffer
  12:Src/interface_uart.cpp **** // 1ms delay periodic, chase DMA ptr around
  13:Src/interface_uart.cpp **** static uint8_t dma_tx_buffer[UART_RX_BUFFER_SIZE];
  14:Src/interface_uart.cpp **** static uint8_t tx_len = 0;
  15:Src/interface_uart.cpp **** 
  16:Src/interface_uart.cpp **** typedef struct
  17:Src/interface_uart.cpp **** {
  18:Src/interface_uart.cpp **** 	volatile uint8_t len;
  19:Src/interface_uart.cpp ****   unsigned char buf[UART_RX_BUFFER_SIZE];
  20:Src/interface_uart.cpp **** } uart_recv_buf_t;
  21:Src/interface_uart.cpp **** 
ARM GAS  /tmp/ccd4bJ67.s 			page 2


  22:Src/interface_uart.cpp **** static uart_recv_buf_t uart_recv_buf;
  23:Src/interface_uart.cpp **** 
  24:Src/interface_uart.cpp **** // FIXME: the stdlib doesn't know about CMSIS threads, so this is just a global variable
  25:Src/interface_uart.cpp **** // static thread_local uint32_t deadline_ms = 0;
  26:Src/interface_uart.cpp **** 
  27:Src/interface_uart.cpp **** osThreadId uart_thread;
  28:Src/interface_uart.cpp **** const uint32_t stack_size_uart_thread = 1024;  // Bytes
  29:Src/interface_uart.cpp **** 
  30:Src/interface_uart.cpp **** 
  31:Src/interface_uart.cpp **** 
  32:Src/interface_uart.cpp **** void copy_data_to_uart_buffer(const uint8_t *data, size_t length) {
  33:Src/interface_uart.cpp ****     if (length > UART_RX_BUFFER_SIZE) {
  34:Src/interface_uart.cpp ****         length = UART_RX_BUFFER_SIZE;  // Prevent buffer overflow
  35:Src/interface_uart.cpp ****     }
  36:Src/interface_uart.cpp ****     // Copy data to the circular buffer
  37:Src/interface_uart.cpp ****     for (size_t i = 0; i < length; i++) {
  38:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
  39:Src/interface_uart.cpp ****     }
  40:Src/interface_uart.cpp ****     uart_recv_buf.len = length;
  41:Src/interface_uart.cpp ****     osSemaphoreRelease(sem_uart_dma);
  42:Src/interface_uart.cpp **** }
  43:Src/interface_uart.cpp **** 
  44:Src/interface_uart.cpp **** 
  45:Src/interface_uart.cpp **** int parse_uart_frame_(uart_recv_buf_t *rx_buf);
  46:Src/interface_uart.cpp **** 
  47:Src/interface_uart.cpp **** static void uart_server_thread(const void * ctx) {
  48:Src/interface_uart.cpp ****     (void) ctx;
  49:Src/interface_uart.cpp **** 
  50:Src/interface_uart.cpp ****     for (;;) {
  51:Src/interface_uart.cpp ****         if (osSemaphoreWait(sem_uart_dma, osWaitForever) == osOK)
  52:Src/interface_uart.cpp ****         {
  53:Src/interface_uart.cpp **** 
  54:Src/interface_uart.cpp ****             parse_uart_frame_(&uart_recv_buf);
  55:Src/interface_uart.cpp ****         }
  56:Src/interface_uart.cpp ****         else
  57:Src/interface_uart.cpp ****         {
  58:Src/interface_uart.cpp ****             int i =0;
  59:Src/interface_uart.cpp ****             i++;
  60:Src/interface_uart.cpp ****             // Timeout, do nothing
  61:Src/interface_uart.cpp ****         }
  62:Src/interface_uart.cpp **** 
  63:Src/interface_uart.cpp ****     };
  64:Src/interface_uart.cpp **** }
  65:Src/interface_uart.cpp **** 
  66:Src/interface_uart.cpp **** 
  67:Src/interface_uart.cpp **** 
  68:Src/interface_uart.cpp **** 
  69:Src/interface_uart.cpp **** void start_uart_server() {
  70:Src/interface_uart.cpp **** 
  71:Src/interface_uart.cpp ****     // Start UART communication thread
  72:Src/interface_uart.cpp ****     osThreadDef(uart_server_thread_def, uart_server_thread, osPriorityNormal, 0, stack_size_uart_th
  73:Src/interface_uart.cpp ****     uart_thread = osThreadCreate(osThread(uart_server_thread_def), NULL);
  74:Src/interface_uart.cpp **** }
  75:Src/interface_uart.cpp **** 
  76:Src/interface_uart.cpp **** 
  77:Src/interface_uart.cpp **** static uint8_t CheckSum(uint8_t* pdata, uint8_t len)
  78:Src/interface_uart.cpp **** {
ARM GAS  /tmp/ccd4bJ67.s 			page 3


  79:Src/interface_uart.cpp **** 	uint8_t sum = 0;
  80:Src/interface_uart.cpp **** 	uint8_t i;
  81:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
  82:Src/interface_uart.cpp **** 		sum += pdata[i];
  83:Src/interface_uart.cpp **** 	return sum;
  84:Src/interface_uart.cpp **** }
  85:Src/interface_uart.cpp **** 
  86:Src/interface_uart.cpp **** 
  87:Src/interface_uart.cpp **** void UART_PushFrame_(uint8_t DataLen,uint8_t Cmd, uint8_t Index, uint8_t Subindex ,uint8_t* pdata)
  34              		.loc 1 87 6 view -0
  35              		.cfi_startproc
  36              		@ args = 4, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38              		.loc 1 87 6 is_stmt 0 view .LVU1
  39 0000 30B5     		push	{r4, r5, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 12
  42              		.cfi_offset 4, -12
  43              		.cfi_offset 5, -8
  44              		.cfi_offset 14, -4
  88:Src/interface_uart.cpp **** {
  89:Src/interface_uart.cpp **** 	uint8_t i;
  90:Src/interface_uart.cpp **** 	uint8_t pos = 0;
  91:Src/interface_uart.cpp **** 
  92:Src/interface_uart.cpp ****     if (DataLen + 9 > UART_TX_BUFFER_SIZE) {  // 9 = frame overhead
  93:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
  94:Src/interface_uart.cpp ****     }
  95:Src/interface_uart.cpp **** 
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0xAA;				      // ֡ͷ
  45              		.loc 1 96 2 is_stmt 1 view .LVU2
  46              	.LVL1:
  97:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
  47              		.loc 1 97 2 view .LVU3
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
  48              		.loc 1 96 23 is_stmt 0 view .LVU4
  49 0002 B24C     		ldr	r4, .L97
  87:Src/interface_uart.cpp **** {
  50              		.loc 1 87 6 view .LVU5
  51 0004 039D     		ldr	r5, [sp, #12]
  98:Src/interface_uart.cpp **** 
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = DataLen+5;		      // ���ݳ���
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
 104:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
  52              		.loc 1 104 23 view .LVU6
  53 0006 E371     		strb	r3, [r4, #7]
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
  54              		.loc 1 96 23 view .LVU7
  55 0008 45F2AA53 		movw	r3, #21930
  56              	.LVL2:
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
  57              		.loc 1 101 23 view .LVU8
  58 000c 2171     		strb	r1, [r4, #4]
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
  59              		.loc 1 102 23 view .LVU9
ARM GAS  /tmp/ccd4bJ67.s 			page 4


  60 000e 6271     		strb	r2, [r4, #5]
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
  61              		.loc 1 99 32 view .LVU10
  62 0010 411D     		adds	r1, r0, #5
  63              	.LVL3:
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
  64              		.loc 1 103 23 view .LVU11
  65 0012 0022     		movs	r2, #0
  66              	.LVL4:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
  67              		.loc 1 96 23 view .LVU12
  68 0014 2380     		strh	r3, [r4]	@ movhi
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
  69              		.loc 1 99 2 is_stmt 1 view .LVU13
  70              	.LVL5:
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
  71              		.loc 1 100 23 is_stmt 0 view .LVU14
  72 0016 0123     		movs	r3, #1
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
  73              		.loc 1 103 23 view .LVU15
  74 0018 A271     		strb	r2, [r4, #6]
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
  75              		.loc 1 99 23 view .LVU16
  76 001a A170     		strb	r1, [r4, #2]
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
  77              		.loc 1 100 2 is_stmt 1 view .LVU17
  78              	.LVL6:
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
  79              		.loc 1 100 23 is_stmt 0 view .LVU18
  80 001c E370     		strb	r3, [r4, #3]
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
  81              		.loc 1 101 2 is_stmt 1 view .LVU19
  82              	.LVL7:
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
  83              		.loc 1 102 2 view .LVU20
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
  84              		.loc 1 103 2 view .LVU21
  85              		.loc 1 104 2 view .LVU22
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
  86              		.loc 1 105 2 view .LVU23
  87              		.loc 1 105 13 view .LVU24
  88 001e 0028     		cmp	r0, #0
  89 0020 00F09E81 		beq	.L11
  90 0024 621B     		subs	r2, r4, r5
  91 0026 0732     		adds	r2, r2, #7
  92 0028 431E     		subs	r3, r0, #1
  93 002a 022A     		cmp	r2, #2
  94 002c DBB2     		uxtb	r3, r3
  95 002e 40F28D81 		bls	.L3
  96 0032 072B     		cmp	r3, #7
  97 0034 40F28A81 		bls	.L3
 106:Src/interface_uart.cpp **** 	{
 107:Src/interface_uart.cpp **** 		dma_tx_buffer[pos++] = pdata[i];
  98              		.loc 1 107 33 is_stmt 0 view .LVU25
  99 0038 2A68     		ldr	r2, [r5]	@ unaligned
 100              		.loc 1 107 24 view .LVU26
 101 003a A260     		str	r2, [r4, #8]
ARM GAS  /tmp/ccd4bJ67.s 			page 5


 102 003c 8308     		lsrs	r3, r0, #2
 103              	.LVL8:
 104              		.loc 1 107 3 is_stmt 1 view .LVU27
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 105              		.loc 1 105 2 view .LVU28
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 106              		.loc 1 105 13 view .LVU29
 107              		.loc 1 107 3 view .LVU30
 108              		.loc 1 107 33 is_stmt 0 view .LVU31
 109 003e 6A68     		ldr	r2, [r5, #4]	@ unaligned
 110              		.loc 1 107 24 view .LVU32
 111 0040 E260     		str	r2, [r4, #12]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 112              		.loc 1 105 2 is_stmt 1 view .LVU33
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 113              		.loc 1 105 13 view .LVU34
 114 0042 022B     		cmp	r3, #2
 115 0044 2DD0     		beq	.L4
 116              		.loc 1 107 3 view .LVU35
 117              		.loc 1 107 33 is_stmt 0 view .LVU36
 118 0046 AA68     		ldr	r2, [r5, #8]	@ unaligned
 119              		.loc 1 107 24 view .LVU37
 120 0048 2261     		str	r2, [r4, #16]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 121              		.loc 1 105 2 is_stmt 1 view .LVU38
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 122              		.loc 1 105 13 view .LVU39
 123 004a 032B     		cmp	r3, #3
 124 004c 29D0     		beq	.L4
 125              		.loc 1 107 3 view .LVU40
 126              		.loc 1 107 33 is_stmt 0 view .LVU41
 127 004e EA68     		ldr	r2, [r5, #12]	@ unaligned
 128              		.loc 1 107 24 view .LVU42
 129 0050 6261     		str	r2, [r4, #20]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 130              		.loc 1 105 2 is_stmt 1 view .LVU43
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 131              		.loc 1 105 13 view .LVU44
 132 0052 042B     		cmp	r3, #4
 133 0054 25D0     		beq	.L4
 134              		.loc 1 107 3 view .LVU45
 135              		.loc 1 107 33 is_stmt 0 view .LVU46
 136 0056 2A69     		ldr	r2, [r5, #16]	@ unaligned
 137              		.loc 1 107 24 view .LVU47
 138 0058 A261     		str	r2, [r4, #24]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 139              		.loc 1 105 2 is_stmt 1 view .LVU48
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 140              		.loc 1 105 13 view .LVU49
 141 005a 052B     		cmp	r3, #5
 142 005c 21D0     		beq	.L4
 143              		.loc 1 107 3 view .LVU50
 144              		.loc 1 107 33 is_stmt 0 view .LVU51
 145 005e 6A69     		ldr	r2, [r5, #20]	@ unaligned
 146              		.loc 1 107 24 view .LVU52
 147 0060 E261     		str	r2, [r4, #28]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
ARM GAS  /tmp/ccd4bJ67.s 			page 6


 148              		.loc 1 105 2 is_stmt 1 view .LVU53
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 149              		.loc 1 105 13 view .LVU54
 150 0062 062B     		cmp	r3, #6
 151 0064 1DD0     		beq	.L4
 152              		.loc 1 107 3 view .LVU55
 153              		.loc 1 107 33 is_stmt 0 view .LVU56
 154 0066 AA69     		ldr	r2, [r5, #24]	@ unaligned
 155              		.loc 1 107 24 view .LVU57
 156 0068 2262     		str	r2, [r4, #32]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 157              		.loc 1 105 2 is_stmt 1 view .LVU58
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 158              		.loc 1 105 13 view .LVU59
 159 006a 072B     		cmp	r3, #7
 160 006c 19D0     		beq	.L4
 161              		.loc 1 107 3 view .LVU60
 162              		.loc 1 107 33 is_stmt 0 view .LVU61
 163 006e EA69     		ldr	r2, [r5, #28]	@ unaligned
 164              		.loc 1 107 24 view .LVU62
 165 0070 6262     		str	r2, [r4, #36]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 166              		.loc 1 105 2 is_stmt 1 view .LVU63
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 167              		.loc 1 105 13 view .LVU64
 168 0072 082B     		cmp	r3, #8
 169 0074 15D0     		beq	.L4
 170              		.loc 1 107 3 view .LVU65
 171              		.loc 1 107 33 is_stmt 0 view .LVU66
 172 0076 2A6A     		ldr	r2, [r5, #32]	@ unaligned
 173              		.loc 1 107 24 view .LVU67
 174 0078 A262     		str	r2, [r4, #40]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 175              		.loc 1 105 2 is_stmt 1 view .LVU68
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 176              		.loc 1 105 13 view .LVU69
 177 007a 092B     		cmp	r3, #9
 178 007c 11D0     		beq	.L4
 179              		.loc 1 107 3 view .LVU70
 180              		.loc 1 107 33 is_stmt 0 view .LVU71
 181 007e 6A6A     		ldr	r2, [r5, #36]	@ unaligned
 182              		.loc 1 107 24 view .LVU72
 183 0080 E262     		str	r2, [r4, #44]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 184              		.loc 1 105 2 is_stmt 1 view .LVU73
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 185              		.loc 1 105 13 view .LVU74
 186 0082 0A2B     		cmp	r3, #10
 187 0084 0DD0     		beq	.L4
 188              		.loc 1 107 3 view .LVU75
 189              		.loc 1 107 33 is_stmt 0 view .LVU76
 190 0086 AA6A     		ldr	r2, [r5, #40]	@ unaligned
 191              		.loc 1 107 24 view .LVU77
 192 0088 2263     		str	r2, [r4, #48]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 193              		.loc 1 105 2 is_stmt 1 view .LVU78
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
ARM GAS  /tmp/ccd4bJ67.s 			page 7


 194              		.loc 1 105 13 view .LVU79
 195 008a 0B2B     		cmp	r3, #11
 196 008c 09D0     		beq	.L4
 197              		.loc 1 107 3 view .LVU80
 198              		.loc 1 107 33 is_stmt 0 view .LVU81
 199 008e EA6A     		ldr	r2, [r5, #44]	@ unaligned
 200              		.loc 1 107 24 view .LVU82
 201 0090 6263     		str	r2, [r4, #52]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 202              		.loc 1 105 2 is_stmt 1 view .LVU83
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 203              		.loc 1 105 13 view .LVU84
 204 0092 0C2B     		cmp	r3, #12
 205 0094 05D0     		beq	.L4
 206              		.loc 1 107 3 view .LVU85
 207              		.loc 1 107 33 is_stmt 0 view .LVU86
 208 0096 2A6B     		ldr	r2, [r5, #48]	@ unaligned
 209              		.loc 1 107 24 view .LVU87
 210 0098 A263     		str	r2, [r4, #56]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 211              		.loc 1 105 2 is_stmt 1 view .LVU88
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 212              		.loc 1 105 13 view .LVU89
 213 009a 0D2B     		cmp	r3, #13
 214              		.loc 1 107 3 view .LVU90
 215              		.loc 1 107 33 is_stmt 0 view .LVU91
 216 009c 1CBF     		itt	ne
 217 009e 6B6B     		ldrne	r3, [r5, #52]	@ unaligned
 218              		.loc 1 107 24 view .LVU92
 219 00a0 E363     		strne	r3, [r4, #60]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 220              		.loc 1 105 2 is_stmt 1 view .LVU93
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 221              		.loc 1 105 13 view .LVU94
 222              	.L4:
 223 00a2 00F0FC02 		and	r2, r0, #252
 224 00a6 02F10803 		add	r3, r2, #8
 225 00aa 9042     		cmp	r0, r2
 226 00ac DBB2     		uxtb	r3, r3
 227 00ae 18D0     		beq	.L6
 228              	.LVL9:
 229              		.loc 1 107 3 view .LVU95
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 230              		.loc 1 105 2 is_stmt 0 view .LVU96
 231 00b0 02F1010C 		add	ip, r2, #1
 232              		.loc 1 107 33 view .LVU97
 233 00b4 15F802E0 		ldrb	lr, [r5, r2]	@ zero_extendqisi2
 234              		.loc 1 107 24 view .LVU98
 235 00b8 04F803E0 		strb	lr, [r4, r3]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 236              		.loc 1 105 2 view .LVU99
 237 00bc 5FFA8CFC 		uxtb	ip, ip
 238              		.loc 1 107 20 view .LVU100
 239 00c0 02F10903 		add	r3, r2, #9
 240              	.LVL10:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 241              		.loc 1 105 13 view .LVU101
ARM GAS  /tmp/ccd4bJ67.s 			page 8


 242 00c4 6045     		cmp	r0, ip
 243              		.loc 1 107 20 view .LVU102
 244 00c6 DBB2     		uxtb	r3, r3
 245              	.LVL11:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 246              		.loc 1 105 2 is_stmt 1 view .LVU103
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 247              		.loc 1 105 13 view .LVU104
 248 00c8 0BD9     		bls	.L6
 249              		.loc 1 107 3 view .LVU105
 250              		.loc 1 107 33 is_stmt 0 view .LVU106
 251 00ca 15F80CC0 		ldrb	ip, [r5, ip]	@ zero_extendqisi2
 252              	.LVL12:
 253              		.loc 1 107 24 view .LVU107
 254 00ce 04F803C0 		strb	ip, [r4, r3]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 255              		.loc 1 105 2 view .LVU108
 256 00d2 931C     		adds	r3, r2, #2
 257              	.LVL13:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 258              		.loc 1 105 2 view .LVU109
 259 00d4 DBB2     		uxtb	r3, r3
 260              		.loc 1 107 20 view .LVU110
 261 00d6 0A32     		adds	r2, r2, #10
 262              	.LVL14:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 263              		.loc 1 105 13 view .LVU111
 264 00d8 9842     		cmp	r0, r3
 265              		.loc 1 107 20 view .LVU112
 266 00da D2B2     		uxtb	r2, r2
 267              	.LVL15:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 268              		.loc 1 105 2 is_stmt 1 view .LVU113
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 269              		.loc 1 105 13 view .LVU114
 270 00dc 01D9     		bls	.L6
 271              		.loc 1 107 3 view .LVU115
 272              		.loc 1 107 33 is_stmt 0 view .LVU116
 273 00de EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 274              	.LVL16:
 275              		.loc 1 107 24 view .LVU117
 276 00e0 A354     		strb	r3, [r4, r2]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 277              		.loc 1 105 2 is_stmt 1 view .LVU118
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 278              		.loc 1 105 13 view .LVU119
 279              	.LVL17:
 280              	.L6:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 281              		.loc 1 105 13 is_stmt 0 view .LVU120
 282 00e2 CBB2     		uxtb	r3, r1
 108:Src/interface_uart.cpp **** 	}
 109:Src/interface_uart.cpp **** 	dma_tx_buffer[pos] = CheckSum(&dma_tx_buffer[2], pos-2);  // У���
 283              		.loc 1 109 31 view .LVU121
 284 00e4 821D     		adds	r2, r0, #6
 107:Src/interface_uart.cpp **** 	}
 285              		.loc 1 107 20 view .LVU122
ARM GAS  /tmp/ccd4bJ67.s 			page 9


 286 00e6 00F1080C 		add	ip, r0, #8
 287 00ea 072B     		cmp	r3, #7
 110:Src/interface_uart.cpp **** 	pos++;
 288              		.loc 1 110 5 view .LVU123
 289 00ec 00F10900 		add	r0, r0, #9
 290              	.LVL18:
 109:Src/interface_uart.cpp **** 	pos++;
 291              		.loc 1 109 31 view .LVU124
 292 00f0 D2B2     		uxtb	r2, r2
 109:Src/interface_uart.cpp **** 	pos++;
 293              		.loc 1 109 16 view .LVU125
 294 00f2 5FFA8CFC 		uxtb	ip, ip
 111:Src/interface_uart.cpp **** 
 112:Src/interface_uart.cpp ****     LL_DMA_DisableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 113:Src/interface_uart.cpp ****     LL_DMA_SetMemoryAddress(VESC_DMA, VESC_DMA_TX_CHANNEL, (uint32_t)dma_tx_buffer);
 114:Src/interface_uart.cpp ****     LL_DMA_SetDataLength(VESC_DMA, VESC_DMA_TX_CHANNEL, pos);
 295              		.loc 1 114 25 view .LVU126
 296 00f6 C0B2     		uxtb	r0, r0
 109:Src/interface_uart.cpp **** 	pos++;
 297              		.loc 1 109 2 is_stmt 1 view .LVU127
 298              	.LVL19:
 299              	.LBB72:
 300              	.LBI72:
  77:Src/interface_uart.cpp **** {
 301              		.loc 1 77 16 view .LVU128
 302              	.LBB73:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 303              		.loc 1 79 2 view .LVU129
  80:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 304              		.loc 1 80 2 view .LVU130
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 305              		.loc 1 81 2 view .LVU131
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 306              		.loc 1 81 12 view .LVU132
 307 00f8 40F23681 		bls	.L2
  82:Src/interface_uart.cpp **** 	return sum;
 308              		.loc 1 82 17 is_stmt 0 view .LVU133
 309 00fc D4F80610 		ldr	r1, [r4, #6]	@ unaligned
 310 0100 D4F80230 		ldr	r3, [r4, #2]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 311              		.loc 1 82 7 view .LVU134
 312 0104 01F07F3E 		and	lr, r1, #2139062143
 313 0108 9508     		lsrs	r5, r2, #2
 314              	.LVL20:
  82:Src/interface_uart.cpp **** 	return sum;
 315              		.loc 1 82 3 is_stmt 1 view .LVU135
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 316              		.loc 1 81 2 view .LVU136
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 317              		.loc 1 81 12 view .LVU137
  82:Src/interface_uart.cpp **** 	return sum;
 318              		.loc 1 82 3 view .LVU138
  82:Src/interface_uart.cpp **** 	return sum;
 319              		.loc 1 82 7 is_stmt 0 view .LVU139
 320 010a 5940     		eors	r1, r1, r3
 321 010c 03F07F33 		and	r3, r3, #2139062143
 322 0110 7344     		add	r3, r3, lr
ARM GAS  /tmp/ccd4bJ67.s 			page 10


 323 0112 01F08031 		and	r1, r1, #-2139062144
 324 0116 022D     		cmp	r5, #2
 325 0118 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 326              		.loc 1 81 2 is_stmt 1 view .LVU140
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 327              		.loc 1 81 12 view .LVU141
 328 011c 00F0B680 		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 329              		.loc 1 82 3 view .LVU142
  82:Src/interface_uart.cpp **** 	return sum;
 330              		.loc 1 82 17 is_stmt 0 view .LVU143
 331 0120 D4F80A10 		ldr	r1, [r4, #10]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 332              		.loc 1 82 7 view .LVU144
 333 0124 03F07F3E 		and	lr, r3, #2139062143
 334 0128 4B40     		eors	r3, r3, r1
 335 012a 01F07F31 		and	r1, r1, #2139062143
 336 012e 7144     		add	r1, r1, lr
 337 0130 03F08033 		and	r3, r3, #-2139062144
 338 0134 032D     		cmp	r5, #3
 339 0136 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 340              		.loc 1 81 2 is_stmt 1 view .LVU145
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 341              		.loc 1 81 12 view .LVU146
 342 013a 00F0A780 		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 343              		.loc 1 82 3 view .LVU147
  82:Src/interface_uart.cpp **** 	return sum;
 344              		.loc 1 82 17 is_stmt 0 view .LVU148
 345 013e D4F80E10 		ldr	r1, [r4, #14]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 346              		.loc 1 82 7 view .LVU149
 347 0142 03F07F3E 		and	lr, r3, #2139062143
 348 0146 4B40     		eors	r3, r3, r1
 349 0148 01F07F31 		and	r1, r1, #2139062143
 350 014c 7144     		add	r1, r1, lr
 351 014e 03F08033 		and	r3, r3, #-2139062144
 352 0152 042D     		cmp	r5, #4
 353 0154 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 354              		.loc 1 81 2 is_stmt 1 view .LVU150
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 355              		.loc 1 81 12 view .LVU151
 356 0158 00F09880 		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 357              		.loc 1 82 3 view .LVU152
  82:Src/interface_uart.cpp **** 	return sum;
 358              		.loc 1 82 17 is_stmt 0 view .LVU153
 359 015c D4F81210 		ldr	r1, [r4, #18]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 360              		.loc 1 82 7 view .LVU154
 361 0160 03F07F3E 		and	lr, r3, #2139062143
 362 0164 4B40     		eors	r3, r3, r1
 363 0166 01F07F31 		and	r1, r1, #2139062143
 364 016a 7144     		add	r1, r1, lr
ARM GAS  /tmp/ccd4bJ67.s 			page 11


 365 016c 03F08033 		and	r3, r3, #-2139062144
 366 0170 052D     		cmp	r5, #5
 367 0172 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 368              		.loc 1 81 2 is_stmt 1 view .LVU155
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 369              		.loc 1 81 12 view .LVU156
 370 0176 00F08980 		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 371              		.loc 1 82 3 view .LVU157
  82:Src/interface_uart.cpp **** 	return sum;
 372              		.loc 1 82 17 is_stmt 0 view .LVU158
 373 017a D4F81610 		ldr	r1, [r4, #22]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 374              		.loc 1 82 7 view .LVU159
 375 017e 03F07F3E 		and	lr, r3, #2139062143
 376 0182 4B40     		eors	r3, r3, r1
 377 0184 01F07F31 		and	r1, r1, #2139062143
 378 0188 7144     		add	r1, r1, lr
 379 018a 03F08033 		and	r3, r3, #-2139062144
 380 018e 062D     		cmp	r5, #6
 381 0190 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 382              		.loc 1 81 2 is_stmt 1 view .LVU160
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 383              		.loc 1 81 12 view .LVU161
 384 0194 7AD0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 385              		.loc 1 82 3 view .LVU162
  82:Src/interface_uart.cpp **** 	return sum;
 386              		.loc 1 82 17 is_stmt 0 view .LVU163
 387 0196 D4F81A10 		ldr	r1, [r4, #26]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 388              		.loc 1 82 7 view .LVU164
 389 019a 03F07F3E 		and	lr, r3, #2139062143
 390 019e 4B40     		eors	r3, r3, r1
 391 01a0 01F07F31 		and	r1, r1, #2139062143
 392 01a4 7144     		add	r1, r1, lr
 393 01a6 03F08033 		and	r3, r3, #-2139062144
 394 01aa 072D     		cmp	r5, #7
 395 01ac 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 396              		.loc 1 81 2 is_stmt 1 view .LVU165
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 397              		.loc 1 81 12 view .LVU166
 398 01b0 6CD0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 399              		.loc 1 82 3 view .LVU167
  82:Src/interface_uart.cpp **** 	return sum;
 400              		.loc 1 82 17 is_stmt 0 view .LVU168
 401 01b2 D4F81E10 		ldr	r1, [r4, #30]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 402              		.loc 1 82 7 view .LVU169
 403 01b6 03F07F3E 		and	lr, r3, #2139062143
 404 01ba 4B40     		eors	r3, r3, r1
 405 01bc 01F07F31 		and	r1, r1, #2139062143
 406 01c0 7144     		add	r1, r1, lr
ARM GAS  /tmp/ccd4bJ67.s 			page 12


 407 01c2 03F08033 		and	r3, r3, #-2139062144
 408 01c6 082D     		cmp	r5, #8
 409 01c8 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 410              		.loc 1 81 2 is_stmt 1 view .LVU170
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 411              		.loc 1 81 12 view .LVU171
 412 01cc 5ED0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 413              		.loc 1 82 3 view .LVU172
  82:Src/interface_uart.cpp **** 	return sum;
 414              		.loc 1 82 17 is_stmt 0 view .LVU173
 415 01ce D4F82210 		ldr	r1, [r4, #34]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 416              		.loc 1 82 7 view .LVU174
 417 01d2 03F07F3E 		and	lr, r3, #2139062143
 418 01d6 4B40     		eors	r3, r3, r1
 419 01d8 01F07F31 		and	r1, r1, #2139062143
 420 01dc 7144     		add	r1, r1, lr
 421 01de 03F08033 		and	r3, r3, #-2139062144
 422 01e2 092D     		cmp	r5, #9
 423 01e4 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 424              		.loc 1 81 2 is_stmt 1 view .LVU175
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 425              		.loc 1 81 12 view .LVU176
 426 01e8 50D0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 427              		.loc 1 82 3 view .LVU177
  82:Src/interface_uart.cpp **** 	return sum;
 428              		.loc 1 82 17 is_stmt 0 view .LVU178
 429 01ea D4F82610 		ldr	r1, [r4, #38]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 430              		.loc 1 82 7 view .LVU179
 431 01ee 03F07F3E 		and	lr, r3, #2139062143
 432 01f2 4B40     		eors	r3, r3, r1
 433 01f4 01F07F31 		and	r1, r1, #2139062143
 434 01f8 7144     		add	r1, r1, lr
 435 01fa 03F08033 		and	r3, r3, #-2139062144
 436 01fe 0A2D     		cmp	r5, #10
 437 0200 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 438              		.loc 1 81 2 is_stmt 1 view .LVU180
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 439              		.loc 1 81 12 view .LVU181
 440 0204 42D0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 441              		.loc 1 82 3 view .LVU182
  82:Src/interface_uart.cpp **** 	return sum;
 442              		.loc 1 82 17 is_stmt 0 view .LVU183
 443 0206 D4F82A10 		ldr	r1, [r4, #42]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 444              		.loc 1 82 7 view .LVU184
 445 020a 03F07F3E 		and	lr, r3, #2139062143
 446 020e 4B40     		eors	r3, r3, r1
 447 0210 01F07F31 		and	r1, r1, #2139062143
 448 0214 7144     		add	r1, r1, lr
ARM GAS  /tmp/ccd4bJ67.s 			page 13


 449 0216 03F08033 		and	r3, r3, #-2139062144
 450 021a 0B2D     		cmp	r5, #11
 451 021c 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 452              		.loc 1 81 2 is_stmt 1 view .LVU185
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 453              		.loc 1 81 12 view .LVU186
 454 0220 34D0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 455              		.loc 1 82 3 view .LVU187
  82:Src/interface_uart.cpp **** 	return sum;
 456              		.loc 1 82 17 is_stmt 0 view .LVU188
 457 0222 D4F82E10 		ldr	r1, [r4, #46]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 458              		.loc 1 82 7 view .LVU189
 459 0226 03F07F3E 		and	lr, r3, #2139062143
 460 022a 4B40     		eors	r3, r3, r1
 461 022c 01F07F31 		and	r1, r1, #2139062143
 462 0230 7144     		add	r1, r1, lr
 463 0232 03F08033 		and	r3, r3, #-2139062144
 464 0236 0C2D     		cmp	r5, #12
 465 0238 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 466              		.loc 1 81 2 is_stmt 1 view .LVU190
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 467              		.loc 1 81 12 view .LVU191
 468 023c 26D0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 469              		.loc 1 82 3 view .LVU192
  82:Src/interface_uart.cpp **** 	return sum;
 470              		.loc 1 82 17 is_stmt 0 view .LVU193
 471 023e D4F83210 		ldr	r1, [r4, #50]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 472              		.loc 1 82 7 view .LVU194
 473 0242 03F07F3E 		and	lr, r3, #2139062143
 474 0246 4B40     		eors	r3, r3, r1
 475 0248 01F07F31 		and	r1, r1, #2139062143
 476 024c 7144     		add	r1, r1, lr
 477 024e 03F08033 		and	r3, r3, #-2139062144
 478 0252 0D2D     		cmp	r5, #13
 479 0254 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 480              		.loc 1 81 2 is_stmt 1 view .LVU195
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 481              		.loc 1 81 12 view .LVU196
 482 0258 18D0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 483              		.loc 1 82 3 view .LVU197
  82:Src/interface_uart.cpp **** 	return sum;
 484              		.loc 1 82 17 is_stmt 0 view .LVU198
 485 025a D4F83610 		ldr	r1, [r4, #54]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 486              		.loc 1 82 7 view .LVU199
 487 025e 03F07F3E 		and	lr, r3, #2139062143
 488 0262 4B40     		eors	r3, r3, r1
 489 0264 01F07F31 		and	r1, r1, #2139062143
 490 0268 7144     		add	r1, r1, lr
ARM GAS  /tmp/ccd4bJ67.s 			page 14


 491 026a 03F08033 		and	r3, r3, #-2139062144
 492 026e 0E2D     		cmp	r5, #14
 493 0270 83EA0103 		eor	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 494              		.loc 1 81 2 is_stmt 1 view .LVU200
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 495              		.loc 1 81 12 view .LVU201
 496 0274 0AD0     		beq	.L8
  82:Src/interface_uart.cpp **** 	return sum;
 497              		.loc 1 82 3 view .LVU202
  82:Src/interface_uart.cpp **** 	return sum;
 498              		.loc 1 82 17 is_stmt 0 view .LVU203
 499 0276 D4F83A10 		ldr	r1, [r4, #58]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 500              		.loc 1 82 7 view .LVU204
 501 027a 03F07F35 		and	r5, r3, #2139062143
 502 027e 4B40     		eors	r3, r3, r1
 503 0280 01F07F31 		and	r1, r1, #2139062143
 504 0284 2944     		add	r1, r1, r5
 505 0286 03F08033 		and	r3, r3, #-2139062144
 506 028a 4B40     		eors	r3, r3, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 507              		.loc 1 81 2 is_stmt 1 view .LVU205
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 508              		.loc 1 81 12 view .LVU206
 509              	.L8:
 510 028c C3F30721 		ubfx	r1, r3, #8, #8
 511 0290 C3F30745 		ubfx	r5, r3, #16, #8
 512 0294 1944     		add	r1, r1, r3
 513 0296 2944     		add	r1, r1, r5
 514 0298 01EB1363 		add	r3, r1, r3, lsr #24
 515 029c 32F0FC05 		bics	r5, r2, #252
 516 02a0 DBB2     		uxtb	r3, r3
 517 02a2 02F0FC01 		and	r1, r2, #252
 518 02a6 3FD0     		beq	.L9
 519              	.LVL21:
  82:Src/interface_uart.cpp **** 	return sum;
 520              		.loc 1 82 3 view .LVU207
  82:Src/interface_uart.cpp **** 	return sum;
 521              		.loc 1 82 17 is_stmt 0 view .LVU208
 522 02a8 6518     		adds	r5, r4, r1
  82:Src/interface_uart.cpp **** 	return sum;
 523              		.loc 1 82 7 view .LVU209
 524 02aa AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
 525 02ac 2B44     		add	r3, r3, r5
 526              	.LVL22:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 527              		.loc 1 81 2 view .LVU210
 528 02ae 4D1C     		adds	r5, r1, #1
 529 02b0 EDB2     		uxtb	r5, r5
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 530              		.loc 1 81 12 view .LVU211
 531 02b2 9542     		cmp	r5, r2
  82:Src/interface_uart.cpp **** 	return sum;
 532              		.loc 1 82 7 view .LVU212
 533 02b4 DBB2     		uxtb	r3, r3
 534              	.LVL23:
ARM GAS  /tmp/ccd4bJ67.s 			page 15


  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 535              		.loc 1 81 2 is_stmt 1 view .LVU213
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 536              		.loc 1 81 12 view .LVU214
 537 02b6 37D2     		bcs	.L9
  82:Src/interface_uart.cpp **** 	return sum;
 538              		.loc 1 82 3 view .LVU215
  82:Src/interface_uart.cpp **** 	return sum;
 539              		.loc 1 82 17 is_stmt 0 view .LVU216
 540 02b8 2544     		add	r5, r5, r4
 541              	.LVL24:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 542              		.loc 1 81 2 view .LVU217
 543 02ba 0231     		adds	r1, r1, #2
 544              	.LVL25:
  82:Src/interface_uart.cpp **** 	return sum;
 545              		.loc 1 82 7 view .LVU218
 546 02bc AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 547              		.loc 1 81 2 view .LVU219
 548 02be C9B2     		uxtb	r1, r1
 549              	.LVL26:
  82:Src/interface_uart.cpp **** 	return sum;
 550              		.loc 1 82 7 view .LVU220
 551 02c0 2B44     		add	r3, r3, r5
 552              	.LVL27:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 553              		.loc 1 81 12 view .LVU221
 554 02c2 9142     		cmp	r1, r2
  82:Src/interface_uart.cpp **** 	return sum;
 555              		.loc 1 82 7 view .LVU222
 556 02c4 DBB2     		uxtb	r3, r3
 557              	.LVL28:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 558              		.loc 1 81 2 is_stmt 1 view .LVU223
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 559              		.loc 1 81 12 view .LVU224
 560 02c6 2FD2     		bcs	.L9
 561 02c8 02E0     		b	.L98
 562              	.L99:
 563 02ca 00BF     		.align	2
 564              	.L97:
 565 02cc 00000000 		.word	.LANCHOR0
 566              	.L98:
 567              	.LVL29:
 568              	.L10:
  82:Src/interface_uart.cpp **** 	return sum;
 569              		.loc 1 82 3 view .LVU225
  82:Src/interface_uart.cpp **** 	return sum;
 570              		.loc 1 82 17 is_stmt 0 view .LVU226
 571 02d0 6518     		adds	r5, r4, r1
  82:Src/interface_uart.cpp **** 	return sum;
 572              		.loc 1 82 7 view .LVU227
 573 02d2 AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
 574 02d4 2B44     		add	r3, r3, r5
 575              	.LVL30:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
ARM GAS  /tmp/ccd4bJ67.s 			page 16


 576              		.loc 1 81 2 view .LVU228
 577 02d6 4D1C     		adds	r5, r1, #1
 578 02d8 EDB2     		uxtb	r5, r5
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 579              		.loc 1 81 12 view .LVU229
 580 02da 9542     		cmp	r5, r2
  82:Src/interface_uart.cpp **** 	return sum;
 581              		.loc 1 82 7 view .LVU230
 582 02dc DBB2     		uxtb	r3, r3
 583              	.LVL31:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 584              		.loc 1 81 2 is_stmt 1 view .LVU231
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 585              		.loc 1 81 12 view .LVU232
 586 02de 23D2     		bcs	.L9
  82:Src/interface_uart.cpp **** 	return sum;
 587              		.loc 1 82 3 view .LVU233
  82:Src/interface_uart.cpp **** 	return sum;
 588              		.loc 1 82 17 is_stmt 0 view .LVU234
 589 02e0 2544     		add	r5, r5, r4
 590              	.LVL32:
  82:Src/interface_uart.cpp **** 	return sum;
 591              		.loc 1 82 7 view .LVU235
 592 02e2 AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
 593 02e4 2B44     		add	r3, r3, r5
 594              	.LVL33:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 595              		.loc 1 81 2 view .LVU236
 596 02e6 8D1C     		adds	r5, r1, #2
 597 02e8 EDB2     		uxtb	r5, r5
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 598              		.loc 1 81 12 view .LVU237
 599 02ea 9542     		cmp	r5, r2
  82:Src/interface_uart.cpp **** 	return sum;
 600              		.loc 1 82 7 view .LVU238
 601 02ec DBB2     		uxtb	r3, r3
 602              	.LVL34:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 603              		.loc 1 81 2 is_stmt 1 view .LVU239
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 604              		.loc 1 81 12 view .LVU240
 605 02ee 1BD2     		bcs	.L9
  82:Src/interface_uart.cpp **** 	return sum;
 606              		.loc 1 82 3 view .LVU241
  82:Src/interface_uart.cpp **** 	return sum;
 607              		.loc 1 82 17 is_stmt 0 view .LVU242
 608 02f0 2544     		add	r5, r5, r4
 609              	.LVL35:
  82:Src/interface_uart.cpp **** 	return sum;
 610              		.loc 1 82 7 view .LVU243
 611 02f2 AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
 612 02f4 2B44     		add	r3, r3, r5
 613              	.LVL36:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 614              		.loc 1 81 2 view .LVU244
 615 02f6 CD1C     		adds	r5, r1, #3
 616 02f8 EDB2     		uxtb	r5, r5
ARM GAS  /tmp/ccd4bJ67.s 			page 17


  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 617              		.loc 1 81 12 view .LVU245
 618 02fa 9542     		cmp	r5, r2
  82:Src/interface_uart.cpp **** 	return sum;
 619              		.loc 1 82 7 view .LVU246
 620 02fc DBB2     		uxtb	r3, r3
 621              	.LVL37:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 622              		.loc 1 81 2 is_stmt 1 view .LVU247
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 623              		.loc 1 81 12 view .LVU248
 624 02fe 13D2     		bcs	.L9
  82:Src/interface_uart.cpp **** 	return sum;
 625              		.loc 1 82 3 view .LVU249
  82:Src/interface_uart.cpp **** 	return sum;
 626              		.loc 1 82 17 is_stmt 0 view .LVU250
 627 0300 2544     		add	r5, r5, r4
 628              	.LVL38:
  82:Src/interface_uart.cpp **** 	return sum;
 629              		.loc 1 82 7 view .LVU251
 630 0302 AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
 631 0304 2B44     		add	r3, r3, r5
 632              	.LVL39:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 633              		.loc 1 81 2 view .LVU252
 634 0306 0D1D     		adds	r5, r1, #4
 635 0308 EDB2     		uxtb	r5, r5
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 636              		.loc 1 81 12 view .LVU253
 637 030a 9542     		cmp	r5, r2
  82:Src/interface_uart.cpp **** 	return sum;
 638              		.loc 1 82 7 view .LVU254
 639 030c DBB2     		uxtb	r3, r3
 640              	.LVL40:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 641              		.loc 1 81 2 is_stmt 1 view .LVU255
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 642              		.loc 1 81 12 view .LVU256
 643 030e 0BD2     		bcs	.L9
  82:Src/interface_uart.cpp **** 	return sum;
 644              		.loc 1 82 3 view .LVU257
  82:Src/interface_uart.cpp **** 	return sum;
 645              		.loc 1 82 17 is_stmt 0 view .LVU258
 646 0310 2544     		add	r5, r5, r4
 647              	.LVL41:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 648              		.loc 1 81 2 view .LVU259
 649 0312 0531     		adds	r1, r1, #5
 650              	.LVL42:
  82:Src/interface_uart.cpp **** 	return sum;
 651              		.loc 1 82 7 view .LVU260
 652 0314 AD78     		ldrb	r5, [r5, #2]	@ zero_extendqisi2
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 653              		.loc 1 81 2 view .LVU261
 654 0316 C9B2     		uxtb	r1, r1
 655              	.LVL43:
  82:Src/interface_uart.cpp **** 	return sum;
ARM GAS  /tmp/ccd4bJ67.s 			page 18


 656              		.loc 1 82 7 view .LVU262
 657 0318 2B44     		add	r3, r3, r5
 658              	.LVL44:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 659              		.loc 1 81 12 view .LVU263
 660 031a 9142     		cmp	r1, r2
  82:Src/interface_uart.cpp **** 	return sum;
 661              		.loc 1 82 7 view .LVU264
 662 031c DBB2     		uxtb	r3, r3
 663              	.LVL45:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 664              		.loc 1 81 2 is_stmt 1 view .LVU265
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 665              		.loc 1 81 12 view .LVU266
 666 031e 03D2     		bcs	.L9
  82:Src/interface_uart.cpp **** 	return sum;
 667              		.loc 1 82 3 view .LVU267
  82:Src/interface_uart.cpp **** 	return sum;
 668              		.loc 1 82 17 is_stmt 0 view .LVU268
 669 0320 2144     		add	r1, r1, r4
  82:Src/interface_uart.cpp **** 	return sum;
 670              		.loc 1 82 7 view .LVU269
 671 0322 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 672 0324 1344     		add	r3, r3, r2
 673              	.LVL46:
  82:Src/interface_uart.cpp **** 	return sum;
 674              		.loc 1 82 7 view .LVU270
 675 0326 DBB2     		uxtb	r3, r3
 676              	.LVL47:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 677              		.loc 1 81 2 is_stmt 1 view .LVU271
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 678              		.loc 1 81 12 view .LVU272
 679              	.L9:
  83:Src/interface_uart.cpp **** }
 680              		.loc 1 83 2 view .LVU273
 681              	.LBE73:
 682              	.LBE72:
 109:Src/interface_uart.cpp **** 	pos++;
 683              		.loc 1 109 21 is_stmt 0 view .LVU274
 684 0328 04F80C30 		strb	r3, [r4, ip]
 110:Src/interface_uart.cpp **** 
 685              		.loc 1 110 2 is_stmt 1 view .LVU275
 112:Src/interface_uart.cpp ****     LL_DMA_SetMemoryAddress(VESC_DMA, VESC_DMA_TX_CHANNEL, (uint32_t)dma_tx_buffer);
 686              		.loc 1 112 5 view .LVU276
 687              	.LVL48:
 688              	.LBB75:
 689              	.LBI75:
 690              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @file    stm32g4xx_ll_dma.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
ARM GAS  /tmp/ccd4bJ67.s 			page 19


   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #ifndef __STM32G4xx_LL_DMA_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __STM32G4xx_LL_DMA_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #include "stm32g4xx_ll_dmamux.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE)
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ,
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ,
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel8_BASE - DMA1_BASE)
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** };
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
ARM GAS  /tmp/ccd4bJ67.s 			page 20


  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Constants DMA Private Constants
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Define used to get CSELR register offset */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Defines used for the bit position in the register and perform offsets */
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S << ((Channel-1U)*4U))
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** typedef struct
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         is incremented or not.
ARM GAS  /tmp/ccd4bJ67.s 			page 21


 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         is incremented or not.
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
ARM GAS  /tmp/ccd4bJ67.s 			page 22


 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF8                 DMA_IFCR_CGIF8        /*!< Channel 8 global flag         
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF8                DMA_IFCR_CTCIF8       /*!< Channel 8 transfer complete fl
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF8                DMA_IFCR_CHTIF8       /*!< Channel 8 half transfer flag  
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF8                DMA_IFCR_CTEIF8       /*!< Channel 8 transfer error flag 
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
ARM GAS  /tmp/ccd4bJ67.s 			page 23


 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF8                   DMA_ISR_GIF8          /*!< Channel 8 global flag         
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF8                  DMA_ISR_TCIF8         /*!< Channel 8 transfer complete fl
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF8                  DMA_ISR_HTIF8         /*!< Channel 8 half transfer flag  
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF8                  DMA_ISR_TEIF8         /*!< Channel 8 transfer error flag 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000000U /*!< DMA Channel 1 */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000001U /*!< DMA Channel 2 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000002U /*!< DMA Channel 3 */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000003U /*!< DMA Channel 4 */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000004U /*!< DMA Channel 5 */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000005U /*!< DMA Channel 6 */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000006U /*!< DMA Channel 7 */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_8                  0x00000007U /*!< DMA Channel 8 */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
ARM GAS  /tmp/ccd4bJ67.s 			page 24


 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
ARM GAS  /tmp/ccd4bJ67.s 			page 25


 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Write a value in DMA register
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __REG__ Register to be written
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Read a value in DMA register
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __REG__ Register to be read
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Register value
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval DMAx
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel8)) ?  DMA2 : DMA1)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel6)) ?  DMA2 : DMA1)
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
ARM GAS  /tmp/ccd4bJ67.s 			page 26


 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel7)) ? LL_DMA_CHANNEL_7 : \
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel7)) ? LL_DMA_CHANNEL_7 : \
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    LL_DMA_CHANNEL_8)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    LL_DMA_CHANNEL_6)
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval DMAx_Channely
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
ARM GAS  /tmp/ccd4bJ67.s 			page 27


 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    DMA2_Channel8)
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    DMA2_Channel6)
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Enable DMA channel.
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
ARM GAS  /tmp/ccd4bJ67.s 			page 28


 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Disable DMA channel.
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 691              		.loc 2 539 22 view .LVU277
 692              	.LBB76:
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 693              		.loc 2 541 3 view .LVU278
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR
 694              		.loc 2 542 3 view .LVU279
 695 032c 114B     		ldr	r3, .L100
 696 032e DA69     		ldr	r2, [r3, #28]
 697 0330 22F00102 		bic	r2, r2, #1
 698 0334 DA61     		str	r2, [r3, #28]
 699              	.LVL49:
 700              		.loc 2 542 3 is_stmt 0 view .LVU280
 701              	.LBE76:
 702              	.LBE75:
 113:Src/interface_uart.cpp ****     LL_DMA_SetDataLength(VESC_DMA, VESC_DMA_TX_CHANNEL, pos);
 703              		.loc 1 113 5 is_stmt 1 view .LVU281
 704              	.LBB77:
 705              	.LBI77:
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
ARM GAS  /tmp/ccd4bJ67.s 			page 29


 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                     DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Configuration);
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
ARM GAS  /tmp/ccd4bJ67.s 			page 30


 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
ARM GAS  /tmp/ccd4bJ67.s 			page 31


 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Mode);
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_CIRC));
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
ARM GAS  /tmp/ccd4bJ67.s 			page 32


 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PINC));
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
ARM GAS  /tmp/ccd4bJ67.s 			page 33


 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_MINC));
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Peripheral size.
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Peripheral size.
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
ARM GAS  /tmp/ccd4bJ67.s 			page 34


 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Memory size.
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Memory size.
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  /tmp/ccd4bJ67.s 			page 35


 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Channel priority level.
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Priority);
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Channel priority level.
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
ARM GAS  /tmp/ccd4bJ67.s 			page 36


 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PL));
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This action has no effect if
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         channel is enabled.
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         remaining bytes to be transmitted.
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
ARM GAS  /tmp/ccd4bJ67.s 			page 37


1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CNDTR_NDT));
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Each IP using DMA provides an API to get directly the register address (LL_PPP_DMA_GetR
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   /* Direction Memory to Periph */
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   {
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   }
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   else
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   {
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   }
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set the Memory address.
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
ARM GAS  /tmp/ccd4bJ67.s 			page 38


1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
 706              		.loc 2 1092 22 view .LVU282
 707              	.LBB78:
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 708              		.loc 2 1094 3 view .LVU283
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMA
 709              		.loc 2 1095 3 view .LVU284
 710 0336 9C62     		str	r4, [r3, #40]
 711              	.LVL50:
 712              		.loc 2 1095 3 is_stmt 0 view .LVU285
 713              	.LBE78:
 714              	.LBE77:
 715              		.loc 1 114 5 is_stmt 1 view .LVU286
 716              	.LBB79:
 717              	.LBI79:
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 718              		.loc 2 997 22 view .LVU287
 719              	.LBB80:
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
 720              		.loc 2 999 3 view .LVU288
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 721              		.loc 2 1000 3 view .LVU289
 722 0338 1A6A     		ldr	r2, [r3, #32]
 723 033a 120C     		lsrs	r2, r2, #16
 724 033c 1204     		lsls	r2, r2, #16
 725 033e 0243     		orrs	r2, r2, r0
 726 0340 1A62     		str	r2, [r3, #32]
 727              	.LVL51:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 728              		.loc 2 1000 3 is_stmt 0 view .LVU290
 729              	.LBE80:
 730              	.LBE79:
 115:Src/interface_uart.cpp ****     LL_DMA_EnableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 731              		.loc 1 115 5 is_stmt 1 view .LVU291
 732              	.LBB81:
 733              	.LBI81:
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 734              		.loc 2 517 22 view .LVU292
 735              	.LBB82:
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
ARM GAS  /tmp/ccd4bJ67.s 			page 39


 736              		.loc 2 519 3 view .LVU293
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 737              		.loc 2 520 3 view .LVU294
 738 0342 DA69     		ldr	r2, [r3, #28]
 739 0344 42F00102 		orr	r2, r2, #1
 740 0348 DA61     		str	r2, [r3, #28]
 741              	.LVL52:
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 742              		.loc 2 520 3 is_stmt 0 view .LVU295
 743              	.LBE82:
 744              	.LBE81:
 116:Src/interface_uart.cpp **** 
 117:Src/interface_uart.cpp **** 	
 118:Src/interface_uart.cpp **** 
 119:Src/interface_uart.cpp **** }
 745              		.loc 1 119 1 view .LVU296
 746 034a 30BD     		pop	{r4, r5, pc}
 747              	.LVL53:
 748              	.L3:
 749              		.loc 1 119 1 view .LVU297
 750 034c EA18     		adds	r2, r5, r3
 751 034e 6B1E     		subs	r3, r5, #1
 752 0350 094D     		ldr	r5, .L100+4
 753              	.LVL54:
 754              	.L7:
 107:Src/interface_uart.cpp **** 	}
 755              		.loc 1 107 3 is_stmt 1 view .LVU298
 107:Src/interface_uart.cpp **** 	}
 756              		.loc 1 107 33 is_stmt 0 view .LVU299
 757 0352 13F801CF 		ldrb	ip, [r3, #1]!	@ zero_extendqisi2
 758              	.LVL55:
 107:Src/interface_uart.cpp **** 	}
 759              		.loc 1 107 24 view .LVU300
 760 0356 05F801CF 		strb	ip, [r5, #1]!
 105:Src/interface_uart.cpp **** 	{
 761              		.loc 1 105 2 is_stmt 1 view .LVU301
 762              	.LVL56:
 105:Src/interface_uart.cpp **** 	{
 763              		.loc 1 105 13 view .LVU302
 764 035a 9342     		cmp	r3, r2
 765 035c F9D1     		bne	.L7
 766 035e C0E6     		b	.L6
 767              	.LVL57:
 768              	.L11:
 105:Src/interface_uart.cpp **** 	{
 769              		.loc 1 105 13 is_stmt 0 view .LVU303
 770 0360 0920     		movs	r0, #9
 771              	.LVL58:
 105:Src/interface_uart.cpp **** 	{
 772              		.loc 1 105 13 view .LVU304
 773 0362 4FF0080C 		mov	ip, #8
 774 0366 0622     		movs	r2, #6
 775              	.LVL59:
 776              	.L2:
 777              	.LBB83:
 778              	.LBB74:
  82:Src/interface_uart.cpp **** 	return sum;
ARM GAS  /tmp/ccd4bJ67.s 			page 40


 779              		.loc 1 82 3 is_stmt 1 view .LVU305
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 780              		.loc 1 81 2 view .LVU306
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 781              		.loc 1 81 12 view .LVU307
  82:Src/interface_uart.cpp **** 	return sum;
 782              		.loc 1 82 3 view .LVU308
  82:Src/interface_uart.cpp **** 	return sum;
 783              		.loc 1 82 7 is_stmt 0 view .LVU309
 784 0368 A178     		ldrb	r1, [r4, #2]	@ zero_extendqisi2
 785 036a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 786 036c 0B44     		add	r3, r3, r1
 787 036e DBB2     		uxtb	r3, r3
 788              	.LVL60:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 789              		.loc 1 81 2 is_stmt 1 view .LVU310
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 790              		.loc 1 81 12 view .LVU311
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 791              		.loc 1 81 2 is_stmt 0 view .LVU312
 792 0370 0221     		movs	r1, #2
 793 0372 ADE7     		b	.L10
 794              	.L101:
 795              		.align	2
 796              	.L100:
 797 0374 00000240 		.word	1073872896
 798 0378 07000000 		.word	.LANCHOR0+7
 799              	.LBE74:
 800              	.LBE83:
 801              		.cfi_endproc
 802              	.LFE2995:
 804              		.section	.text._Z15UART_PushFrame_hhhhPh.part.0.constprop.0,"ax",%progbits
 805              		.align	1
 806              		.p2align 2,,3
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 810              		.fpu fpv4-sp-d16
 812              	_Z15UART_PushFrame_hhhhPh.part.0.constprop.0:
 813              	.LVL61:
 814              	.LFB2996:
  87:Src/interface_uart.cpp **** {
 815              		.loc 1 87 6 is_stmt 1 view -0
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 0
 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819              		@ link register save eliminated.
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 820              		.loc 1 96 2 view .LVU314
  97:Src/interface_uart.cpp **** 
 821              		.loc 1 97 2 view .LVU315
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
 822              		.loc 1 99 2 view .LVU316
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
 823              		.loc 1 100 2 view .LVU317
  87:Src/interface_uart.cpp **** {
 824              		.loc 1 87 6 is_stmt 0 view .LVU318
ARM GAS  /tmp/ccd4bJ67.s 			page 41


 825 0000 10B4     		push	{r4}
 826              	.LCFI1:
 827              		.cfi_def_cfa_offset 4
 828              		.cfi_offset 4, -4
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 829              		.loc 1 96 23 view .LVU319
 830 0002 104C     		ldr	r4, .L104
 831 0004 104B     		ldr	r3, .L104+4
 832 0006 2360     		str	r3, [r4]
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
 833              		.loc 1 101 2 is_stmt 1 view .LVU320
 834              	.LVL62:
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
 835              		.loc 1 103 23 is_stmt 0 view .LVU321
 836 0008 0023     		movs	r3, #0
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
 837              		.loc 1 101 23 view .LVU322
 838 000a 2071     		strb	r0, [r4, #4]
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
 839              		.loc 1 102 2 is_stmt 1 view .LVU323
 840              	.LVL63:
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
 841              		.loc 1 103 23 is_stmt 0 view .LVU324
 842 000c A371     		strb	r3, [r4, #6]
 843              	.LBB84:
 844              	.LBB85:
  82:Src/interface_uart.cpp **** 	return sum;
 845              		.loc 1 82 7 view .LVU325
 846 000e 0630     		adds	r0, r0, #6
 847              	.LVL64:
  82:Src/interface_uart.cpp **** 	return sum;
 848              		.loc 1 82 7 view .LVU326
 849              	.LBE85:
 850              	.LBE84:
 851              	.LBB88:
 852              	.LBB89:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 853              		.loc 2 542 3 view .LVU327
 854 0010 0E4B     		ldr	r3, .L104+8
 855              	.LBE89:
 856              	.LBE88:
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
 857              		.loc 1 102 23 view .LVU328
 858 0012 6171     		strb	r1, [r4, #5]
 104:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 859              		.loc 1 104 23 view .LVU329
 860 0014 E271     		strb	r2, [r4, #7]
 861              	.LBB92:
 862              	.LBB86:
  82:Src/interface_uart.cpp **** 	return sum;
 863              		.loc 1 82 7 view .LVU330
 864 0016 51FA80F0 		uxtab	r0, r1, r0
 865              	.LBE86:
 866              	.LBE92:
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
 867              		.loc 1 103 2 is_stmt 1 view .LVU331
 868              	.LVL65:
ARM GAS  /tmp/ccd4bJ67.s 			page 42


 104:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 869              		.loc 1 104 2 view .LVU332
 105:Src/interface_uart.cpp **** 	{
 870              		.loc 1 105 2 view .LVU333
 105:Src/interface_uart.cpp **** 	{
 871              		.loc 1 105 13 view .LVU334
 872              	.LBB93:
 873              	.LBB87:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 874              		.loc 1 81 12 view .LVU335
  82:Src/interface_uart.cpp **** 	return sum;
 875              		.loc 1 82 3 view .LVU336
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 876              		.loc 1 81 2 view .LVU337
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 877              		.loc 1 81 12 view .LVU338
  82:Src/interface_uart.cpp **** 	return sum;
 878              		.loc 1 82 3 view .LVU339
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 879              		.loc 1 81 2 view .LVU340
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 880              		.loc 1 81 12 view .LVU341
  82:Src/interface_uart.cpp **** 	return sum;
 881              		.loc 1 82 3 view .LVU342
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 882              		.loc 1 81 2 view .LVU343
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 883              		.loc 1 81 12 view .LVU344
  82:Src/interface_uart.cpp **** 	return sum;
 884              		.loc 1 82 3 view .LVU345
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 885              		.loc 1 81 2 view .LVU346
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 886              		.loc 1 81 12 view .LVU347
  82:Src/interface_uart.cpp **** 	return sum;
 887              		.loc 1 82 3 view .LVU348
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 888              		.loc 1 81 2 view .LVU349
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 889              		.loc 1 81 12 view .LVU350
  82:Src/interface_uart.cpp **** 	return sum;
 890              		.loc 1 82 3 view .LVU351
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 891              		.loc 1 81 2 view .LVU352
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 892              		.loc 1 81 12 view .LVU353
  83:Src/interface_uart.cpp **** }
 893              		.loc 1 83 2 view .LVU354
  82:Src/interface_uart.cpp **** 	return sum;
 894              		.loc 1 82 7 is_stmt 0 view .LVU355
 895 001a 52FA80F0 		uxtab	r0, r2, r0
 896              	.LBE87:
 897              	.LBE93:
 898              	.LBB94:
 899              	.LBB90:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 900              		.loc 2 542 3 view .LVU356
ARM GAS  /tmp/ccd4bJ67.s 			page 43


 901 001e DA69     		ldr	r2, [r3, #28]
 902              	.LVL66:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 903              		.loc 2 542 3 view .LVU357
 904              	.LBE90:
 905              	.LBE94:
 109:Src/interface_uart.cpp **** 	pos++;
 906              		.loc 1 109 21 view .LVU358
 907 0020 2072     		strb	r0, [r4, #8]
 110:Src/interface_uart.cpp **** 
 908              		.loc 1 110 2 is_stmt 1 view .LVU359
 909              	.LVL67:
 112:Src/interface_uart.cpp ****     LL_DMA_SetMemoryAddress(VESC_DMA, VESC_DMA_TX_CHANNEL, (uint32_t)dma_tx_buffer);
 910              		.loc 1 112 5 view .LVU360
 911              	.LBB95:
 912              	.LBI88:
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 913              		.loc 2 539 22 view .LVU361
 914              	.LBB91:
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR
 915              		.loc 2 541 3 view .LVU362
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 916              		.loc 2 542 3 view .LVU363
 917 0022 22F00102 		bic	r2, r2, #1
 918 0026 DA61     		str	r2, [r3, #28]
 919              	.LVL68:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 920              		.loc 2 542 3 is_stmt 0 view .LVU364
 921              	.LBE91:
 922              	.LBE95:
 113:Src/interface_uart.cpp ****     LL_DMA_SetDataLength(VESC_DMA, VESC_DMA_TX_CHANNEL, pos);
 923              		.loc 1 113 5 is_stmt 1 view .LVU365
 924              	.LBB96:
 925              	.LBI96:
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 926              		.loc 2 1092 22 view .LVU366
 927              	.LBB97:
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMA
 928              		.loc 2 1094 3 view .LVU367
 929              		.loc 2 1095 3 view .LVU368
 930 0028 9C62     		str	r4, [r3, #40]
 931              	.LVL69:
 932              		.loc 2 1095 3 is_stmt 0 view .LVU369
 933              	.LBE97:
 934              	.LBE96:
 114:Src/interface_uart.cpp ****     LL_DMA_EnableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 935              		.loc 1 114 5 is_stmt 1 view .LVU370
 936              	.LBB98:
 937              	.LBI98:
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 938              		.loc 2 997 22 view .LVU371
 939              	.LBB99:
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
 940              		.loc 2 999 3 view .LVU372
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 941              		.loc 2 1000 3 view .LVU373
 942 002a 1A6A     		ldr	r2, [r3, #32]
ARM GAS  /tmp/ccd4bJ67.s 			page 44


 943              	.LBE99:
 944              	.LBE98:
 945              		.loc 1 119 1 is_stmt 0 view .LVU374
 946 002c 5DF8044B 		ldr	r4, [sp], #4
 947              	.LCFI2:
 948              		.cfi_restore 4
 949              		.cfi_def_cfa_offset 0
 950              	.LBB101:
 951              	.LBB100:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 952              		.loc 2 1000 3 view .LVU375
 953 0030 120C     		lsrs	r2, r2, #16
 954 0032 1204     		lsls	r2, r2, #16
 955 0034 42F00902 		orr	r2, r2, #9
 956 0038 1A62     		str	r2, [r3, #32]
 957              	.LVL70:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 958              		.loc 2 1000 3 view .LVU376
 959              	.LBE100:
 960              	.LBE101:
 115:Src/interface_uart.cpp **** 
 961              		.loc 1 115 5 is_stmt 1 view .LVU377
 962              	.LBB102:
 963              	.LBI102:
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 964              		.loc 2 517 22 view .LVU378
 965              	.LBB103:
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
 966              		.loc 2 519 3 view .LVU379
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 967              		.loc 2 520 3 view .LVU380
 968 003a DA69     		ldr	r2, [r3, #28]
 969 003c 42F00102 		orr	r2, r2, #1
 970 0040 DA61     		str	r2, [r3, #28]
 971              	.LVL71:
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 972              		.loc 2 520 3 is_stmt 0 view .LVU381
 973              	.LBE103:
 974              	.LBE102:
 975              		.loc 1 119 1 view .LVU382
 976 0042 7047     		bx	lr
 977              	.L105:
 978              		.align	2
 979              	.L104:
 980 0044 00000000 		.word	.LANCHOR0
 981 0048 AA550501 		.word	17126826
 982 004c 00000240 		.word	1073872896
 983              		.cfi_endproc
 984              	.LFE2996:
 986              		.section	.text.copy_data_to_uart_buffer,"ax",%progbits
 987              		.align	1
 988              		.p2align 2,,3
 989              		.global	copy_data_to_uart_buffer
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 993              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccd4bJ67.s 			page 45


 995              	copy_data_to_uart_buffer:
 996              	.LVL72:
 997              	.LFB2874:
  32:Src/interface_uart.cpp ****     if (length > UART_RX_BUFFER_SIZE) {
 998              		.loc 1 32 67 is_stmt 1 view -0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 0
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		@ link register save eliminated.
  33:Src/interface_uart.cpp ****         length = UART_RX_BUFFER_SIZE;  // Prevent buffer overflow
 1003              		.loc 1 33 5 view .LVU384
 1004 0000 4029     		cmp	r1, #64
  32:Src/interface_uart.cpp ****     if (length > UART_RX_BUFFER_SIZE) {
 1005              		.loc 1 32 67 is_stmt 0 view .LVU385
 1006 0002 30B4     		push	{r4, r5}
 1007              	.LCFI3:
 1008              		.cfi_def_cfa_offset 8
 1009              		.cfi_offset 4, -8
 1010              		.cfi_offset 5, -4
 1011 0004 0A46     		mov	r2, r1
 1012 0006 404C     		ldr	r4, .L169
 1013 0008 28BF     		it	cs
 1014 000a 4022     		movcs	r2, #64
 1015              	.LVL73:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1016              		.loc 1 37 5 is_stmt 1 view .LVU386
 1017              	.LBB104:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1018              		.loc 1 37 26 view .LVU387
 1019 000c 0029     		cmp	r1, #0
 1020 000e 53D0     		beq	.L107
 1021 0010 231A     		subs	r3, r4, r0
 1022 0012 022B     		cmp	r3, #2
 1023 0014 6BD9     		bls	.L108
 1024 0016 0829     		cmp	r1, #8
 1025 0018 69D9     		bls	.L108
 1026 001a 9308     		lsrs	r3, r2, #2
 1027              	.LVL74:
  38:Src/interface_uart.cpp ****     }
 1028              		.loc 1 38 9 view .LVU388
  38:Src/interface_uart.cpp ****     }
 1029              		.loc 1 38 38 is_stmt 0 view .LVU389
 1030 001c 0168     		ldr	r1, [r0]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1031              		.loc 1 38 30 view .LVU390
 1032 001e C4F80110 		str	r1, [r4, #1]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1033              		.loc 1 37 5 is_stmt 1 view .LVU391
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1034              		.loc 1 37 26 view .LVU392
 1035 0022 012B     		cmp	r3, #1
 1036 0024 4FD0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1037              		.loc 1 38 9 view .LVU393
  38:Src/interface_uart.cpp ****     }
 1038              		.loc 1 38 38 is_stmt 0 view .LVU394
 1039 0026 4168     		ldr	r1, [r0, #4]	@ unaligned
ARM GAS  /tmp/ccd4bJ67.s 			page 46


  38:Src/interface_uart.cpp ****     }
 1040              		.loc 1 38 30 view .LVU395
 1041 0028 C4F80510 		str	r1, [r4, #5]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1042              		.loc 1 37 5 is_stmt 1 view .LVU396
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1043              		.loc 1 37 26 view .LVU397
 1044 002c 022B     		cmp	r3, #2
 1045 002e 4AD0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1046              		.loc 1 38 9 view .LVU398
  38:Src/interface_uart.cpp ****     }
 1047              		.loc 1 38 38 is_stmt 0 view .LVU399
 1048 0030 8168     		ldr	r1, [r0, #8]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1049              		.loc 1 38 30 view .LVU400
 1050 0032 C4F80910 		str	r1, [r4, #9]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1051              		.loc 1 37 5 is_stmt 1 view .LVU401
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1052              		.loc 1 37 26 view .LVU402
 1053 0036 032B     		cmp	r3, #3
 1054 0038 45D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1055              		.loc 1 38 9 view .LVU403
  38:Src/interface_uart.cpp ****     }
 1056              		.loc 1 38 38 is_stmt 0 view .LVU404
 1057 003a C168     		ldr	r1, [r0, #12]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1058              		.loc 1 38 30 view .LVU405
 1059 003c C4F80D10 		str	r1, [r4, #13]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1060              		.loc 1 37 5 is_stmt 1 view .LVU406
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1061              		.loc 1 37 26 view .LVU407
 1062 0040 042B     		cmp	r3, #4
 1063 0042 40D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1064              		.loc 1 38 9 view .LVU408
  38:Src/interface_uart.cpp ****     }
 1065              		.loc 1 38 38 is_stmt 0 view .LVU409
 1066 0044 0169     		ldr	r1, [r0, #16]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1067              		.loc 1 38 30 view .LVU410
 1068 0046 C4F81110 		str	r1, [r4, #17]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1069              		.loc 1 37 5 is_stmt 1 view .LVU411
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1070              		.loc 1 37 26 view .LVU412
 1071 004a 052B     		cmp	r3, #5
 1072 004c 3BD0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1073              		.loc 1 38 9 view .LVU413
  38:Src/interface_uart.cpp ****     }
 1074              		.loc 1 38 38 is_stmt 0 view .LVU414
 1075 004e 4169     		ldr	r1, [r0, #20]	@ unaligned
  38:Src/interface_uart.cpp ****     }
ARM GAS  /tmp/ccd4bJ67.s 			page 47


 1076              		.loc 1 38 30 view .LVU415
 1077 0050 C4F81510 		str	r1, [r4, #21]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1078              		.loc 1 37 5 is_stmt 1 view .LVU416
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1079              		.loc 1 37 26 view .LVU417
 1080 0054 062B     		cmp	r3, #6
 1081 0056 36D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1082              		.loc 1 38 9 view .LVU418
  38:Src/interface_uart.cpp ****     }
 1083              		.loc 1 38 38 is_stmt 0 view .LVU419
 1084 0058 8169     		ldr	r1, [r0, #24]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1085              		.loc 1 38 30 view .LVU420
 1086 005a C4F81910 		str	r1, [r4, #25]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1087              		.loc 1 37 5 is_stmt 1 view .LVU421
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1088              		.loc 1 37 26 view .LVU422
 1089 005e 072B     		cmp	r3, #7
 1090 0060 31D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1091              		.loc 1 38 9 view .LVU423
  38:Src/interface_uart.cpp ****     }
 1092              		.loc 1 38 38 is_stmt 0 view .LVU424
 1093 0062 C169     		ldr	r1, [r0, #28]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1094              		.loc 1 38 30 view .LVU425
 1095 0064 C4F81D10 		str	r1, [r4, #29]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1096              		.loc 1 37 5 is_stmt 1 view .LVU426
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1097              		.loc 1 37 26 view .LVU427
 1098 0068 082B     		cmp	r3, #8
 1099 006a 2CD0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1100              		.loc 1 38 9 view .LVU428
  38:Src/interface_uart.cpp ****     }
 1101              		.loc 1 38 38 is_stmt 0 view .LVU429
 1102 006c 016A     		ldr	r1, [r0, #32]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1103              		.loc 1 38 30 view .LVU430
 1104 006e C4F82110 		str	r1, [r4, #33]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1105              		.loc 1 37 5 is_stmt 1 view .LVU431
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1106              		.loc 1 37 26 view .LVU432
 1107 0072 092B     		cmp	r3, #9
 1108 0074 27D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1109              		.loc 1 38 9 view .LVU433
  38:Src/interface_uart.cpp ****     }
 1110              		.loc 1 38 38 is_stmt 0 view .LVU434
 1111 0076 416A     		ldr	r1, [r0, #36]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1112              		.loc 1 38 30 view .LVU435
ARM GAS  /tmp/ccd4bJ67.s 			page 48


 1113 0078 C4F82510 		str	r1, [r4, #37]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1114              		.loc 1 37 5 is_stmt 1 view .LVU436
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1115              		.loc 1 37 26 view .LVU437
 1116 007c 0A2B     		cmp	r3, #10
 1117 007e 22D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1118              		.loc 1 38 9 view .LVU438
  38:Src/interface_uart.cpp ****     }
 1119              		.loc 1 38 38 is_stmt 0 view .LVU439
 1120 0080 816A     		ldr	r1, [r0, #40]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1121              		.loc 1 38 30 view .LVU440
 1122 0082 C4F82910 		str	r1, [r4, #41]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1123              		.loc 1 37 5 is_stmt 1 view .LVU441
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1124              		.loc 1 37 26 view .LVU442
 1125 0086 0B2B     		cmp	r3, #11
 1126 0088 1DD0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1127              		.loc 1 38 9 view .LVU443
  38:Src/interface_uart.cpp ****     }
 1128              		.loc 1 38 38 is_stmt 0 view .LVU444
 1129 008a C16A     		ldr	r1, [r0, #44]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1130              		.loc 1 38 30 view .LVU445
 1131 008c C4F82D10 		str	r1, [r4, #45]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1132              		.loc 1 37 5 is_stmt 1 view .LVU446
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1133              		.loc 1 37 26 view .LVU447
 1134 0090 0C2B     		cmp	r3, #12
 1135 0092 18D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1136              		.loc 1 38 9 view .LVU448
  38:Src/interface_uart.cpp ****     }
 1137              		.loc 1 38 38 is_stmt 0 view .LVU449
 1138 0094 016B     		ldr	r1, [r0, #48]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1139              		.loc 1 38 30 view .LVU450
 1140 0096 C4F83110 		str	r1, [r4, #49]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1141              		.loc 1 37 5 is_stmt 1 view .LVU451
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1142              		.loc 1 37 26 view .LVU452
 1143 009a 0D2B     		cmp	r3, #13
 1144 009c 13D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1145              		.loc 1 38 9 view .LVU453
  38:Src/interface_uart.cpp ****     }
 1146              		.loc 1 38 38 is_stmt 0 view .LVU454
 1147 009e 416B     		ldr	r1, [r0, #52]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1148              		.loc 1 38 30 view .LVU455
 1149 00a0 C4F83510 		str	r1, [r4, #53]	@ unaligned
ARM GAS  /tmp/ccd4bJ67.s 			page 49


  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1150              		.loc 1 37 5 is_stmt 1 view .LVU456
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1151              		.loc 1 37 26 view .LVU457
 1152 00a4 0E2B     		cmp	r3, #14
 1153 00a6 0ED0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1154              		.loc 1 38 9 view .LVU458
  38:Src/interface_uart.cpp ****     }
 1155              		.loc 1 38 38 is_stmt 0 view .LVU459
 1156 00a8 816B     		ldr	r1, [r0, #56]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1157              		.loc 1 38 30 view .LVU460
 1158 00aa C4F83910 		str	r1, [r4, #57]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1159              		.loc 1 37 5 is_stmt 1 view .LVU461
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1160              		.loc 1 37 26 view .LVU462
 1161 00ae 0F2B     		cmp	r3, #15
 1162 00b0 09D0     		beq	.L109
  38:Src/interface_uart.cpp ****     }
 1163              		.loc 1 38 9 discriminator 2 view .LVU463
  38:Src/interface_uart.cpp ****     }
 1164              		.loc 1 38 38 is_stmt 0 discriminator 2 view .LVU464
 1165 00b2 C36B     		ldr	r3, [r0, #60]	@ unaligned
  38:Src/interface_uart.cpp ****     }
 1166              		.loc 1 38 30 discriminator 2 view .LVU465
 1167 00b4 C4F83D30 		str	r3, [r4, #61]	@ unaligned
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1168              		.loc 1 37 5 is_stmt 1 discriminator 2 view .LVU466
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1169              		.loc 1 37 26 discriminator 2 view .LVU467
 1170              	.L107:
 1171              	.LBE104:
  40:Src/interface_uart.cpp ****     osSemaphoreRelease(sem_uart_dma);
 1172              		.loc 1 40 5 view .LVU468
  41:Src/interface_uart.cpp **** }
 1173              		.loc 1 41 23 is_stmt 0 view .LVU469
 1174 00b8 144B     		ldr	r3, .L169+4
  40:Src/interface_uart.cpp ****     osSemaphoreRelease(sem_uart_dma);
 1175              		.loc 1 40 23 view .LVU470
 1176 00ba D2B2     		uxtb	r2, r2
 1177              	.LVL75:
  40:Src/interface_uart.cpp ****     osSemaphoreRelease(sem_uart_dma);
 1178              		.loc 1 40 23 view .LVU471
 1179 00bc 2270     		strb	r2, [r4]
  41:Src/interface_uart.cpp **** }
 1180              		.loc 1 41 5 is_stmt 1 view .LVU472
  41:Src/interface_uart.cpp **** }
 1181              		.loc 1 41 23 is_stmt 0 view .LVU473
 1182 00be 1868     		ldr	r0, [r3]
 1183              	.LVL76:
  42:Src/interface_uart.cpp **** 
 1184              		.loc 1 42 1 view .LVU474
 1185 00c0 30BC     		pop	{r4, r5}
 1186              	.LCFI4:
 1187              		.cfi_remember_state
ARM GAS  /tmp/ccd4bJ67.s 			page 50


 1188              		.cfi_restore 5
 1189              		.cfi_restore 4
 1190              		.cfi_def_cfa_offset 0
  41:Src/interface_uart.cpp **** }
 1191              		.loc 1 41 23 view .LVU475
 1192 00c2 FFF7FEBF 		b	osSemaphoreRelease
 1193              	.LVL77:
 1194              	.L109:
 1195              	.LCFI5:
 1196              		.cfi_restore_state
  41:Src/interface_uart.cpp **** }
 1197              		.loc 1 41 23 view .LVU476
 1198 00c6 9107     		lsls	r1, r2, #30
 1199 00c8 22F00303 		bic	r3, r2, #3
 1200 00cc F4D0     		beq	.L107
 1201              	.LVL78:
 1202              	.LBB105:
  38:Src/interface_uart.cpp ****     }
 1203              		.loc 1 38 9 is_stmt 1 view .LVU477
  38:Src/interface_uart.cpp ****     }
 1204              		.loc 1 38 30 is_stmt 0 view .LVU478
 1205 00ce E118     		adds	r1, r4, r3
  38:Src/interface_uart.cpp ****     }
 1206              		.loc 1 38 38 view .LVU479
 1207 00d0 C55C     		ldrb	r5, [r0, r3]	@ zero_extendqisi2
  38:Src/interface_uart.cpp ****     }
 1208              		.loc 1 38 30 view .LVU480
 1209 00d2 4D70     		strb	r5, [r1, #1]
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1210              		.loc 1 37 5 is_stmt 1 view .LVU481
 1211 00d4 591C     		adds	r1, r3, #1
 1212              	.LVL79:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1213              		.loc 1 37 26 view .LVU482
 1214 00d6 8A42     		cmp	r2, r1
 1215 00d8 EED9     		bls	.L107
  38:Src/interface_uart.cpp ****     }
 1216              		.loc 1 38 9 view .LVU483
  38:Src/interface_uart.cpp ****     }
 1217              		.loc 1 38 30 is_stmt 0 view .LVU484
 1218 00da 6518     		adds	r5, r4, r1
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1219              		.loc 1 37 5 view .LVU485
 1220 00dc 0233     		adds	r3, r3, #2
  38:Src/interface_uart.cpp ****     }
 1221              		.loc 1 38 38 view .LVU486
 1222 00de 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 1223              	.LVL80:
  38:Src/interface_uart.cpp ****     }
 1224              		.loc 1 38 30 view .LVU487
 1225 00e0 6970     		strb	r1, [r5, #1]
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1226              		.loc 1 37 5 is_stmt 1 view .LVU488
 1227              	.LVL81:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1228              		.loc 1 37 26 view .LVU489
 1229 00e2 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccd4bJ67.s 			page 51


 1230 00e4 E8D9     		bls	.L107
  38:Src/interface_uart.cpp ****     }
 1231              		.loc 1 38 9 view .LVU490
  38:Src/interface_uart.cpp ****     }
 1232              		.loc 1 38 30 is_stmt 0 view .LVU491
 1233 00e6 E118     		adds	r1, r4, r3
  38:Src/interface_uart.cpp ****     }
 1234              		.loc 1 38 38 view .LVU492
 1235 00e8 C35C     		ldrb	r3, [r0, r3]	@ zero_extendqisi2
 1236              	.LVL82:
  38:Src/interface_uart.cpp ****     }
 1237              		.loc 1 38 30 view .LVU493
 1238 00ea 4B70     		strb	r3, [r1, #1]
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1239              		.loc 1 37 5 is_stmt 1 view .LVU494
 1240              	.LVL83:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1241              		.loc 1 37 26 view .LVU495
 1242 00ec E4E7     		b	.L107
 1243              	.LVL84:
 1244              	.L108:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1245              		.loc 1 37 26 is_stmt 0 view .LVU496
 1246 00ee 064D     		ldr	r5, .L169
 1247 00f0 411E     		subs	r1, r0, #1
 1248              	.LVL85:
 1249              	.L112:
  38:Src/interface_uart.cpp ****     }
 1250              		.loc 1 38 9 is_stmt 1 view .LVU497
 1251 00f2 0B46     		mov	r3, r1
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1252              		.loc 1 37 26 is_stmt 0 view .LVU498
 1253 00f4 0233     		adds	r3, r3, #2
 1254 00f6 1B1A     		subs	r3, r3, r0
  38:Src/interface_uart.cpp ****     }
 1255              		.loc 1 38 38 view .LVU499
 1256 00f8 11F801CF 		ldrb	ip, [r1, #1]!	@ zero_extendqisi2
 1257              	.LVL86:
  38:Src/interface_uart.cpp ****     }
 1258              		.loc 1 38 30 view .LVU500
 1259 00fc 05F801CF 		strb	ip, [r5, #1]!
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1260              		.loc 1 37 5 is_stmt 1 view .LVU501
 1261              	.LVL87:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
 1262              		.loc 1 37 26 view .LVU502
 1263 0100 9A42     		cmp	r2, r3
 1264 0102 F6D8     		bhi	.L112
 1265 0104 D8E7     		b	.L107
 1266              	.L170:
 1267 0106 00BF     		.align	2
 1268              	.L169:
 1269 0108 00000000 		.word	.LANCHOR1
 1270 010c 00000000 		.word	sem_uart_dma
 1271              	.LBE105:
 1272              		.cfi_endproc
 1273              	.LFE2874:
ARM GAS  /tmp/ccd4bJ67.s 			page 52


 1275              		.section	.text.start_uart_server,"ax",%progbits
 1276              		.align	1
 1277              		.p2align 2,,3
 1278              		.global	start_uart_server
 1279              		.syntax unified
 1280              		.thumb
 1281              		.thumb_func
 1282              		.fpu fpv4-sp-d16
 1284              	start_uart_server:
 1285              	.LFB2876:
  69:Src/interface_uart.cpp **** 
 1286              		.loc 1 69 26 view -0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 24
 1289              		@ frame_needed = 0, uses_anonymous_args = 0
  72:Src/interface_uart.cpp ****     uart_thread = osThreadCreate(osThread(uart_server_thread_def), NULL);
 1290              		.loc 1 72 5 view .LVU504
  69:Src/interface_uart.cpp **** 
 1291              		.loc 1 69 26 is_stmt 0 view .LVU505
 1292 0000 10B5     		push	{r4, lr}
 1293              	.LCFI6:
 1294              		.cfi_def_cfa_offset 8
 1295              		.cfi_offset 4, -8
 1296              		.cfi_offset 14, -4
  72:Src/interface_uart.cpp ****     uart_thread = osThreadCreate(osThread(uart_server_thread_def), NULL);
 1297              		.loc 1 72 5 view .LVU506
 1298 0002 094C     		ldr	r4, .L173
 1299 0004 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
  69:Src/interface_uart.cpp **** 
 1300              		.loc 1 69 26 view .LVU507
 1301 0006 86B0     		sub	sp, sp, #24
 1302              	.LCFI7:
 1303              		.cfi_def_cfa_offset 32
  72:Src/interface_uart.cpp ****     uart_thread = osThreadCreate(osThread(uart_server_thread_def), NULL);
 1304              		.loc 1 72 5 view .LVU508
 1305 0008 0DF1040C 		add	ip, sp, #4
 1306 000c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1307 0010 2368     		ldr	r3, [r4]
 1308 0012 CCF80030 		str	r3, [ip]
  73:Src/interface_uart.cpp **** }
 1309              		.loc 1 73 5 is_stmt 1 view .LVU509
  73:Src/interface_uart.cpp **** }
 1310              		.loc 1 73 33 is_stmt 0 view .LVU510
 1311 0016 0021     		movs	r1, #0
 1312 0018 01A8     		add	r0, sp, #4
 1313 001a FFF7FEFF 		bl	osThreadCreate
 1314              	.LVL88:
  73:Src/interface_uart.cpp **** }
 1315              		.loc 1 73 17 view .LVU511
 1316 001e 034B     		ldr	r3, .L173+4
 1317 0020 1860     		str	r0, [r3]
  74:Src/interface_uart.cpp **** 
 1318              		.loc 1 74 1 view .LVU512
 1319 0022 06B0     		add	sp, sp, #24
 1320              	.LCFI8:
 1321              		.cfi_def_cfa_offset 8
 1322              		@ sp needed
ARM GAS  /tmp/ccd4bJ67.s 			page 53


 1323 0024 10BD     		pop	{r4, pc}
 1324              	.L174:
 1325 0026 00BF     		.align	2
 1326              	.L173:
 1327 0028 00000000 		.word	.LANCHOR2
 1328 002c 00000000 		.word	.LANCHOR3
 1329              		.cfi_endproc
 1330              	.LFE2876:
 1332              		.section	.text._Z15UART_PushFrame_hhhhPh,"ax",%progbits
 1333              		.align	1
 1334              		.p2align 2,,3
 1335              		.global	_Z15UART_PushFrame_hhhhPh
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu fpv4-sp-d16
 1341              	_Z15UART_PushFrame_hhhhPh:
 1342              	.LVL89:
 1343              	.LFB2878:
  88:Src/interface_uart.cpp **** 	uint8_t i;
 1344              		.loc 1 88 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 4, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 1349              		.loc 1 89 2 view .LVU514
  90:Src/interface_uart.cpp **** 
 1350              		.loc 1 90 2 view .LVU515
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1351              		.loc 1 92 5 view .LVU516
 1352 0000 3728     		cmp	r0, #55
  88:Src/interface_uart.cpp **** 	uint8_t i;
 1353              		.loc 1 88 1 is_stmt 0 view .LVU517
 1354 0002 10B4     		push	{r4}
 1355              	.LCFI9:
 1356              		.cfi_def_cfa_offset 4
 1357              		.cfi_offset 4, -4
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1358              		.loc 1 92 5 view .LVU518
 1359 0004 03D8     		bhi	.L175
 1360              		.loc 1 119 1 view .LVU519
 1361 0006 5DF8044B 		ldr	r4, [sp], #4
 1362              	.LCFI10:
 1363              		.cfi_remember_state
 1364              		.cfi_restore 4
 1365              		.cfi_def_cfa_offset 0
 1366              	.LVL90:
 1367              		.loc 1 119 1 view .LVU520
 1368 000a FFF7FEBF 		b	_Z15UART_PushFrame_hhhhPh.part.0
 1369              	.LVL91:
 1370              	.L175:
 1371              	.LCFI11:
 1372              		.cfi_restore_state
 1373              		.loc 1 119 1 view .LVU521
 1374 000e 5DF8044B 		ldr	r4, [sp], #4
 1375              	.LCFI12:
ARM GAS  /tmp/ccd4bJ67.s 			page 54


 1376              		.cfi_restore 4
 1377              		.cfi_def_cfa_offset 0
 1378              	.LVL92:
 1379              		.loc 1 119 1 view .LVU522
 1380 0012 7047     		bx	lr
 1381              		.cfi_endproc
 1382              	.LFE2878:
 1384              		.section	.text._Z16UART_ParseFrame_Ph,"ax",%progbits
 1385              		.align	1
 1386              		.p2align 2,,3
 1387              		.global	_Z16UART_ParseFrame_Ph
 1388              		.syntax unified
 1389              		.thumb
 1390              		.thumb_func
 1391              		.fpu fpv4-sp-d16
 1393              	_Z16UART_ParseFrame_Ph:
 1394              	.LVL93:
 1395              	.LFB2879:
 120:Src/interface_uart.cpp **** 
 121:Src/interface_uart.cpp **** 
 122:Src/interface_uart.cpp **** void UART_ParseFrame_(uint8_t* pdata) {
 1396              		.loc 1 122 39 is_stmt 1 view -0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 32
 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 123:Src/interface_uart.cpp **** 
 124:Src/interface_uart.cpp **** 	
 125:Src/interface_uart.cpp ****     uint8_t cmd = pdata[2];
 1400              		.loc 1 125 5 view .LVU524
 122:Src/interface_uart.cpp **** 
 1401              		.loc 1 122 39 is_stmt 0 view .LVU525
 1402 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1403              	.LCFI13:
 1404              		.cfi_def_cfa_offset 20
 1405              		.cfi_offset 4, -20
 1406              		.cfi_offset 5, -16
 1407              		.cfi_offset 6, -12
 1408              		.cfi_offset 7, -8
 1409              		.cfi_offset 14, -4
 1410              		.loc 1 125 13 view .LVU526
 1411 0002 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 1412              	.LVL94:
 126:Src/interface_uart.cpp ****     uint16_t index = pdata[3+1]<<8 | pdata[3];
 1413              		.loc 1 126 5 is_stmt 1 view .LVU527
 127:Src/interface_uart.cpp **** 		uint16_t sub_index = pdata[3 + 2];
 1414              		.loc 1 127 35 is_stmt 0 view .LVU528
 1415 0004 4479     		ldrb	r4, [r0, #5]	@ zero_extendqisi2
 1416 0006 B0F80350 		ldrh	r5, [r0, #3]	@ unaligned
 1417              	.LVL95:
 1418              		.loc 1 127 3 is_stmt 1 view .LVU529
 128:Src/interface_uart.cpp **** 		uint16_t length =0;
 1419              		.loc 1 128 3 view .LVU530
 122:Src/interface_uart.cpp **** 
 1420              		.loc 1 122 39 is_stmt 0 view .LVU531
 1421 000a 8BB0     		sub	sp, sp, #44
 1422              	.LCFI14:
 1423              		.cfi_def_cfa_offset 64
ARM GAS  /tmp/ccd4bJ67.s 			page 55


 1424              		.loc 1 128 12 view .LVU532
 1425 000c 0020     		movs	r0, #0
 1426              	.LVL96:
 1427              	.LBB142:
 129:Src/interface_uart.cpp **** 		int16_t value = 0;
 130:Src/interface_uart.cpp **** 
 131:Src/interface_uart.cpp ****     switch(cmd) {
 1428              		.loc 1 131 5 view .LVU533
 1429 000e 062A     		cmp	r2, #6
 1430              	.LBE142:
 128:Src/interface_uart.cpp **** 		int16_t value = 0;
 1431              		.loc 1 128 12 view .LVU534
 1432 0010 ADF80C00 		strh	r0, [sp, #12]	@ movhi
 129:Src/interface_uart.cpp **** 		int16_t value = 0;
 1433              		.loc 1 129 3 is_stmt 1 view .LVU535
 129:Src/interface_uart.cpp **** 		int16_t value = 0;
 1434              		.loc 1 129 11 is_stmt 0 view .LVU536
 1435 0014 ADF80E00 		strh	r0, [sp, #14]	@ movhi
 1436              		.loc 1 131 5 is_stmt 1 view .LVU537
 1437              	.LBB223:
 1438 0018 0DD9     		bls	.L203
 1439 001a A2F18000 		sub	r0, r2, #128
 1440 001e 82F08002 		eor	r2, r2, #128
 1441              	.LVL97:
 1442              		.loc 1 131 5 is_stmt 0 view .LVU538
 1443 0022 042A     		cmp	r2, #4
 1444 0024 09D8     		bhi	.L178
 1445 0026 A1B2     		uxth	r1, r4
 1446 0028 0428     		cmp	r0, #4
 1447 002a 06D8     		bhi	.L178
 1448 002c DFE800F0 		tbb	[pc, r0]
 1449              	.L183:
 1450 0030 51       		.byte	(.L186-.L183)/2
 1451 0031 05       		.byte	(.L178-.L183)/2
 1452 0032 B6       		.byte	(.L185-.L183)/2
 1453 0033 CB       		.byte	(.L184-.L183)/2
 1454 0034 0F       		.byte	(.L196-.L183)/2
 1455              	.LVL98:
 1456 0035 00       		.p2align 1
 1457              	.L203:
 1458              		.loc 1 131 5 view .LVU539
 1459 0036 022A     		cmp	r2, #2
 1460 0038 01D8     		bhi	.L204
 1461              	.LVL99:
 1462              	.L178:
 1463              		.loc 1 131 5 view .LVU540
 1464              	.LBE223:
 132:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 133:Src/interface_uart.cpp **** 			// Read parameter by index and sub-index
 134:Src/interface_uart.cpp ****             // Read parameter and send response
 135:Src/interface_uart.cpp **** 						length =0;
 136:Src/interface_uart.cpp ****             value = OD_Read(index, sub_index,&length);
 137:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 138:Src/interface_uart.cpp ****             break;
 139:Src/interface_uart.cpp **** 
 140:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_WRITE:
 141:Src/interface_uart.cpp **** 						length = pdata[2] - 5;
ARM GAS  /tmp/ccd4bJ67.s 			page 56


 142:Src/interface_uart.cpp **** 							// Write parameter
 143:Src/interface_uart.cpp **** 						if(length == 2)
 144:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 145:Src/interface_uart.cpp **** 						else if(length == 4)
 146:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 147:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 148:Src/interface_uart.cpp **** 						// Send ACK
 149:Src/interface_uart.cpp **** 						UART_PushFrame_(0, FRAME_CMD_SDO_WRITE, index,sub_index, NULL);
 150:Src/interface_uart.cpp ****             break;
 151:Src/interface_uart.cpp **** 
 152:Src/interface_uart.cpp **** 		case FRAME_CMD_PDO_READ:
 153:Src/interface_uart.cpp **** 			{
 154:Src/interface_uart.cpp **** 				uint8_t tx_buf[24];  // Buffer for up to 6 PDO values
 155:Src/interface_uart.cpp **** 				int pos = 0;
 156:Src/interface_uart.cpp **** 			
 157:Src/interface_uart.cpp **** 				// Read all PDO channels
 158:Src/interface_uart.cpp **** 				for(int i = 0; i < 6; i++) {
 159:Src/interface_uart.cpp **** 					// Read each PDO channel
 160:Src/interface_uart.cpp **** 					value = PDO_Read(i, &length);
 161:Src/interface_uart.cpp **** 					
 162:Src/interface_uart.cpp **** 					if(length > 0) {
 163:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 164:Src/interface_uart.cpp **** 						for(int j = 0; j < length; j++) {
 165:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 166:Src/interface_uart.cpp **** 						}
 167:Src/interface_uart.cpp **** 					}
 168:Src/interface_uart.cpp **** 				}
 169:Src/interface_uart.cpp **** 			
 170:Src/interface_uart.cpp **** 				// Send response frame with all PDO data
 171:Src/interface_uart.cpp **** 				UART_PushFrame_(pos, FRAME_CMD_PDO_READ, 0, 0, tx_buf);
 172:Src/interface_uart.cpp **** 			}
 173:Src/interface_uart.cpp **** 			break;
 174:Src/interface_uart.cpp **** 
 175:Src/interface_uart.cpp **** 		case FRAME_CMD_RESET:
 176:Src/interface_uart.cpp **** 			// Check magic number to confirm reset
 177:Src/interface_uart.cpp **** 			 value = (pdata[6 + 1] << 8) | pdata[6];
 178:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 179:Src/interface_uart.cpp **** 			// 	// Reset parameters to factory defaults
 180:Src/interface_uart.cpp **** 			// 	if(Flash_ResetToFactory() == 1) {
 181:Src/interface_uart.cpp **** 			// 		UART_PushFrame_(0, FRAME_CMD_RESET, 0,0, NULL); // Success
 182:Src/interface_uart.cpp **** 			// 	}
 183:Src/interface_uart.cpp **** 			// }
 184:Src/interface_uart.cpp **** 			break;
 185:Src/interface_uart.cpp **** 		
 186:Src/interface_uart.cpp **** 		// ...existing code...
 187:Src/interface_uart.cpp ****         case FRAME_CMD_SAVE:
 188:Src/interface_uart.cpp ****             // Save all parameters to flash
 189:Src/interface_uart.cpp ****             //Flash_SaveMotorParams(&motor_params);
 190:Src/interface_uart.cpp ****             // Send ACK
 191:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_SAVE, 0,0, NULL);
 192:Src/interface_uart.cpp ****             break;
 193:Src/interface_uart.cpp **** 
 194:Src/interface_uart.cpp **** 		case FRAME_CMD_START:
 195:Src/interface_uart.cpp ****             // Start motor
 196:Src/interface_uart.cpp **** 
 197:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_START, 0,0, NULL);
 198:Src/interface_uart.cpp ****             break;
ARM GAS  /tmp/ccd4bJ67.s 			page 57


 199:Src/interface_uart.cpp **** 
 200:Src/interface_uart.cpp ****         case FRAME_CMD_STOP:
 201:Src/interface_uart.cpp ****             // Stop motor
 202:Src/interface_uart.cpp **** 
 203:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_STOP, 0,0, NULL);
 204:Src/interface_uart.cpp ****             break;
 205:Src/interface_uart.cpp **** 
 206:Src/interface_uart.cpp ****         case FRAME_CMD_SET_POS:
 207:Src/interface_uart.cpp ****             // Set position
 208:Src/interface_uart.cpp **** 
 209:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_SET_POS, 0,0, NULL);
 210:Src/interface_uart.cpp ****             break;
 211:Src/interface_uart.cpp **** 
 212:Src/interface_uart.cpp **** 		case FRAME_CMD_SCOPE:
 213:Src/interface_uart.cpp **** 			
 214:Src/interface_uart.cpp **** 		//55 AA 05 01 80 00 00 00 86 
 215:Src/interface_uart.cpp **** 		//AA 55 15 01 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 96 
 216:Src/interface_uart.cpp **** 		// 发送一帧状态数据
 217:Src/interface_uart.cpp **** 		{
 218:Src/interface_uart.cpp **** 			uint8_t tx_buf[24];  // 6个int16_t数据
 219:Src/interface_uart.cpp **** 			int pos = 0;
 220:Src/interface_uart.cpp **** 	
 221:Src/interface_uart.cpp **** 			// 获取当前状态
 222:Src/interface_uart.cpp **** 			int16_t current_pos = 0;
 223:Src/interface_uart.cpp **** 			int16_t current_vel =  FOCVars[M1].Iqd.q;
 224:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 225:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 226:Src/interface_uart.cpp **** 			int16_t target_vel =  FOCVars[M1].Iqd.d;
 227:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 228:Src/interface_uart.cpp **** 			int16_t temp = 0;
 229:Src/interface_uart.cpp **** 			uint16_t erro = 0x01;
 230:Src/interface_uart.cpp **** 			
 231:Src/interface_uart.cpp **** 			// 打包数据 (小端序)
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos) & 0xFF;
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 247:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 248:Src/interface_uart.cpp **** 			
 249:Src/interface_uart.cpp **** 			// 发送数据帧
 250:Src/interface_uart.cpp **** 			UART_PushFrame_(pos, FRAME_CMD_SCOPE, 0,0, tx_buf);
 251:Src/interface_uart.cpp **** 		}
 252:Src/interface_uart.cpp **** 		break;
 253:Src/interface_uart.cpp **** 
 254:Src/interface_uart.cpp **** 		default:
 255:Src/interface_uart.cpp **** 			break;
ARM GAS  /tmp/ccd4bJ67.s 			page 58


 256:Src/interface_uart.cpp **** 	
 257:Src/interface_uart.cpp ****     }
 258:Src/interface_uart.cpp **** }
 1465              		.loc 1 258 1 view .LVU541
 1466 003a 0BB0     		add	sp, sp, #44
 1467              	.LCFI15:
 1468              		.cfi_remember_state
 1469              		.cfi_def_cfa_offset 20
 1470              		@ sp needed
 1471 003c F0BD     		pop	{r4, r5, r6, r7, pc}
 1472              	.LVL100:
 1473              	.L204:
 1474              	.LCFI16:
 1475              		.cfi_restore_state
 1476              		.loc 1 258 1 view .LVU542
 1477 003e 043A     		subs	r2, r2, #4
 1478              	.LVL101:
 1479              		.loc 1 258 1 view .LVU543
 1480 0040 022A     		cmp	r2, #2
 1481 0042 00F2CE80 		bhi	.L187
 1482 0046 DFE802F0 		tbb	[pc, r2]
 1483              	.L189:
 1484 004a 3D       		.byte	(.L191-.L189)/2
 1485 004b 2F       		.byte	(.L190-.L189)/2
 1486 004c 36       		.byte	(.L188-.L189)/2
 1487              	.LVL102:
 1488 004d 00       		.p2align 1
 1489              	.L196:
 1490              	.LBB224:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 1491              		.loc 1 131 5 view .LVU544
 1492 004e 0024     		movs	r4, #0
 1493              	.LVL103:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 1494              		.loc 1 131 5 view .LVU545
 1495 0050 2546     		mov	r5, r4
 1496              	.LVL104:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 1497              		.loc 1 131 5 view .LVU546
 1498 0052 02E0     		b	.L182
 1499              	.LVL105:
 1500              	.L193:
 1501              	.LBB143:
 1502              	.LBB144:
 1503              	.LBB145:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1504              		.loc 1 158 5 is_stmt 1 discriminator 2 view .LVU547
 1505 0054 0134     		adds	r4, r4, #1
 1506              	.LVL106:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1507              		.loc 1 158 22 discriminator 2 view .LVU548
 1508 0056 062C     		cmp	r4, #6
 1509 0058 1BD0     		beq	.L205
 1510              	.LVL107:
 1511              	.L182:
 1512              	.LBB146:
 160:Src/interface_uart.cpp **** 					
ARM GAS  /tmp/ccd4bJ67.s 			page 59


 1513              		.loc 1 160 6 view .LVU549
 160:Src/interface_uart.cpp **** 					
 1514              		.loc 1 160 22 is_stmt 0 view .LVU550
 1515 005a 03A9     		add	r1, sp, #12
 1516 005c E0B2     		uxtb	r0, r4
 1517 005e FFF7FEFF 		bl	_Z8PDO_ReadhPt
 1518              	.LVL108:
 1519              	.LBB147:
 162:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 1520              		.loc 1 162 16 view .LVU551
 1521 0062 BDF80C60 		ldrh	r6, [sp, #12]
 1522              	.LBE147:
 160:Src/interface_uart.cpp **** 					
 1523              		.loc 1 160 12 view .LVU552
 1524 0066 00B2     		sxth	r0, r0
 1525 0068 ADF80E00 		strh	r0, [sp, #14]	@ movhi
 162:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 1526              		.loc 1 162 6 is_stmt 1 view .LVU553
 1527              	.LBB150:
 1528 006c 002E     		cmp	r6, #0
 1529 006e F1D0     		beq	.L193
 1530              	.LVL109:
 1531              	.LBB148:
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1532              		.loc 1 164 24 view .LVU554
 1533 0070 04AB     		add	r3, sp, #16
 1534 0072 6A1E     		subs	r2, r5, #1
 1535 0074 1A44     		add	r2, r2, r3
 1536 0076 4FEAC60C 		lsl	ip, r6, #3
 165:Src/interface_uart.cpp **** 						}
 1537              		.loc 1 165 25 is_stmt 0 view .LVU555
 1538 007a 0023     		movs	r3, #0
 1539              	.LVL110:
 1540              	.L194:
 165:Src/interface_uart.cpp **** 						}
 1541              		.loc 1 165 8 is_stmt 1 discriminator 2 view .LVU556
 165:Src/interface_uart.cpp **** 						}
 1542              		.loc 1 165 31 is_stmt 0 discriminator 2 view .LVU557
 1543 007c 40FA03F1 		asr	r1, r0, r3
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1544              		.loc 1 164 24 discriminator 2 view .LVU558
 1545 0080 0833     		adds	r3, r3, #8
 1546 0082 6345     		cmp	r3, ip
 165:Src/interface_uart.cpp **** 						}
 1547              		.loc 1 165 22 discriminator 2 view .LVU559
 1548 0084 02F8011F 		strb	r1, [r2, #1]!
 1549              	.LVL111:
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1550              		.loc 1 164 7 is_stmt 1 discriminator 2 view .LVU560
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1551              		.loc 1 164 24 discriminator 2 view .LVU561
 1552 0088 F8D1     		bne	.L194
 1553              	.LVL112:
 164:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 1554              		.loc 1 164 24 is_stmt 0 discriminator 2 view .LVU562
 1555              	.LBE148:
 1556              	.LBE150:
ARM GAS  /tmp/ccd4bJ67.s 			page 60


 1557              	.LBE146:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1558              		.loc 1 158 5 view .LVU563
 1559 008a 0134     		adds	r4, r4, #1
 1560              	.LVL113:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1561              		.loc 1 158 22 view .LVU564
 1562 008c 062C     		cmp	r4, #6
 1563              	.LBB152:
 1564              	.LBB151:
 1565              	.LBB149:
 165:Src/interface_uart.cpp **** 						}
 1566              		.loc 1 165 18 view .LVU565
 1567 008e 3544     		add	r5, r5, r6
 1568              	.LVL114:
 165:Src/interface_uart.cpp **** 						}
 1569              		.loc 1 165 18 view .LVU566
 1570              	.LBE149:
 1571              	.LBE151:
 1572              	.LBE152:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1573              		.loc 1 158 5 is_stmt 1 view .LVU567
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1574              		.loc 1 158 22 view .LVU568
 1575 0090 E3D1     		bne	.L182
 1576              	.LVL115:
 1577              	.L205:
 158:Src/interface_uart.cpp **** 					// Read each PDO channel
 1578              		.loc 1 158 22 is_stmt 0 view .LVU569
 1579              	.LBE145:
 171:Src/interface_uart.cpp **** 			}
 1580              		.loc 1 171 5 is_stmt 1 view .LVU570
 171:Src/interface_uart.cpp **** 			}
 1581              		.loc 1 171 20 is_stmt 0 view .LVU571
 1582 0092 E8B2     		uxtb	r0, r5
 1583              	.LVL116:
 1584              	.LBB153:
 1585              	.LBI153:
  87:Src/interface_uart.cpp **** {
 1586              		.loc 1 87 6 is_stmt 1 view .LVU572
 1587              	.LBB154:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 1588              		.loc 1 89 2 view .LVU573
  90:Src/interface_uart.cpp **** 
 1589              		.loc 1 90 2 view .LVU574
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1590              		.loc 1 92 5 view .LVU575
 1591 0094 3728     		cmp	r0, #55
 1592 0096 D0D8     		bhi	.L178
 1593 0098 04AA     		add	r2, sp, #16
 1594              	.LVL117:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1595              		.loc 1 92 5 is_stmt 0 view .LVU576
 1596 009a 0023     		movs	r3, #0
 1597 009c 0092     		str	r2, [sp]
 1598 009e 8421     		movs	r1, #132
 1599 00a0 1A46     		mov	r2, r3
ARM GAS  /tmp/ccd4bJ67.s 			page 61


 1600              	.LVL118:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1601              		.loc 1 92 5 view .LVU577
 1602 00a2 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0
 1603              	.LVL119:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1604              		.loc 1 92 5 view .LVU578
 1605              	.LBE154:
 1606              	.LBE153:
 1607              	.LBE144:
 173:Src/interface_uart.cpp **** 
 1608              		.loc 1 173 4 is_stmt 1 view .LVU579
 1609 00a6 C8E7     		b	.L178
 1610              	.LVL120:
 1611              	.L190:
 200:Src/interface_uart.cpp ****             // Stop motor
 1612              		.loc 1 200 9 view .LVU580
 203:Src/interface_uart.cpp ****             break;
 1613              		.loc 1 203 13 view .LVU581
 1614              	.LBB155:
 1615              	.LBI155:
  87:Src/interface_uart.cpp **** {
 1616              		.loc 1 87 6 view .LVU582
 1617              	.LBB156:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 1618              		.loc 1 89 2 view .LVU583
  90:Src/interface_uart.cpp **** 
 1619              		.loc 1 90 2 view .LVU584
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1620              		.loc 1 92 5 view .LVU585
 1621 00a8 0022     		movs	r2, #0
 1622              	.LVL121:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1623              		.loc 1 92 5 is_stmt 0 view .LVU586
 1624 00aa 1146     		mov	r1, r2
 1625 00ac 0520     		movs	r0, #5
 1626 00ae FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0.constprop.0
 1627              	.LVL122:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1628              		.loc 1 92 5 view .LVU587
 1629              	.LBE156:
 1630              	.LBE155:
 1631              	.LBE143:
 1632              	.LBE224:
 1633              		.loc 1 258 1 view .LVU588
 1634 00b2 0BB0     		add	sp, sp, #44
 1635              	.LCFI17:
 1636              		.cfi_remember_state
 1637              		.cfi_def_cfa_offset 20
 1638              		@ sp needed
 1639 00b4 F0BD     		pop	{r4, r5, r6, r7, pc}
 1640              	.LVL123:
 1641              	.L188:
 1642              	.LCFI18:
 1643              		.cfi_restore_state
 1644              	.LBB225:
 1645              	.LBB218:
ARM GAS  /tmp/ccd4bJ67.s 			page 62


 206:Src/interface_uart.cpp ****             // Set position
 1646              		.loc 1 206 9 is_stmt 1 view .LVU589
 209:Src/interface_uart.cpp ****             break;
 1647              		.loc 1 209 13 view .LVU590
 1648              	.LBB157:
 1649              	.LBI157:
  87:Src/interface_uart.cpp **** {
 1650              		.loc 1 87 6 view .LVU591
 1651              	.LBB158:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 1652              		.loc 1 89 2 view .LVU592
  90:Src/interface_uart.cpp **** 
 1653              		.loc 1 90 2 view .LVU593
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1654              		.loc 1 92 5 view .LVU594
 1655 00b6 0022     		movs	r2, #0
 1656              	.LVL124:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1657              		.loc 1 92 5 is_stmt 0 view .LVU595
 1658 00b8 1146     		mov	r1, r2
 1659 00ba 0620     		movs	r0, #6
 1660 00bc FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0.constprop.0
 1661              	.LVL125:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1662              		.loc 1 92 5 view .LVU596
 1663              	.LBE158:
 1664              	.LBE157:
 1665              	.LBE218:
 1666              	.LBE225:
 1667              		.loc 1 258 1 view .LVU597
 1668 00c0 0BB0     		add	sp, sp, #44
 1669              	.LCFI19:
 1670              		.cfi_remember_state
 1671              		.cfi_def_cfa_offset 20
 1672              		@ sp needed
 1673 00c2 F0BD     		pop	{r4, r5, r6, r7, pc}
 1674              	.LVL126:
 1675              	.L191:
 1676              	.LCFI20:
 1677              		.cfi_restore_state
 1678              	.LBB226:
 1679              	.LBB219:
 194:Src/interface_uart.cpp ****             // Start motor
 1680              		.loc 1 194 3 is_stmt 1 view .LVU598
 197:Src/interface_uart.cpp ****             break;
 1681              		.loc 1 197 13 view .LVU599
 1682              	.LBB159:
 1683              	.LBI159:
  87:Src/interface_uart.cpp **** {
 1684              		.loc 1 87 6 view .LVU600
 1685              	.LBB160:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 1686              		.loc 1 89 2 view .LVU601
  90:Src/interface_uart.cpp **** 
 1687              		.loc 1 90 2 view .LVU602
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1688              		.loc 1 92 5 view .LVU603
ARM GAS  /tmp/ccd4bJ67.s 			page 63


 1689 00c4 0022     		movs	r2, #0
 1690              	.LVL127:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1691              		.loc 1 92 5 is_stmt 0 view .LVU604
 1692 00c6 1146     		mov	r1, r2
 1693 00c8 0420     		movs	r0, #4
 1694 00ca FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0.constprop.0
 1695              	.LVL128:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1696              		.loc 1 92 5 view .LVU605
 1697              	.LBE160:
 1698              	.LBE159:
 1699              	.LBE219:
 1700              	.LBE226:
 1701              		.loc 1 258 1 view .LVU606
 1702 00ce 0BB0     		add	sp, sp, #44
 1703              	.LCFI21:
 1704              		.cfi_remember_state
 1705              		.cfi_def_cfa_offset 20
 1706              		@ sp needed
 1707 00d0 F0BD     		pop	{r4, r5, r6, r7, pc}
 1708              	.LVL129:
 1709              	.L186:
 1710              	.LCFI22:
 1711              		.cfi_restore_state
 1712              	.LBB227:
 1713              	.LBB220:
 212:Src/interface_uart.cpp **** 			
 1714              		.loc 1 212 3 is_stmt 1 discriminator 2 view .LVU607
 217:Src/interface_uart.cpp **** 			uint8_t tx_buf[24];  // 6个int16_t数据
 1715              		.loc 1 217 3 discriminator 2 view .LVU608
 1716              	.LBB161:
 218:Src/interface_uart.cpp **** 			int pos = 0;
 1717              		.loc 1 218 4 discriminator 2 view .LVU609
 219:Src/interface_uart.cpp **** 	
 1718              		.loc 1 219 4 discriminator 2 view .LVU610
 222:Src/interface_uart.cpp **** 			int16_t current_vel =  FOCVars[M1].Iqd.q;
 1719              		.loc 1 222 4 discriminator 2 view .LVU611
 223:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 1720              		.loc 1 223 4 discriminator 2 view .LVU612
 1721 00d2 474B     		ldr	r3, .L206
 1722              	.LBB162:
 1723              	.LBB163:
 1724              	.LBB164:
 1725              	.LBB165:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1726              		.loc 1 96 23 is_stmt 0 discriminator 2 view .LVU613
 1727 00d4 474C     		ldr	r4, .L206+4
 1728              	.LVL130:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1729              		.loc 1 96 23 discriminator 2 view .LVU614
 1730 00d6 1A88     		ldrh	r2, [r3]
 1731              	.LVL131:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1732              		.loc 1 96 23 discriminator 2 view .LVU615
 1733              	.LBE165:
 1734              	.LBE164:
ARM GAS  /tmp/ccd4bJ67.s 			page 64


 1735              	.LBE163:
 1736              	.LBE162:
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 1737              		.loc 1 242 18 discriminator 2 view .LVU616
 1738 00d8 ADF81A20 		strh	r2, [sp, #26]	@ movhi
 1739              	.LBB208:
 1740              	.LBB204:
 1741              	.LBB200:
 1742              	.LBB196:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1743              		.loc 1 96 23 discriminator 2 view .LVU617
 1744 00dc 8022     		movs	r2, #128
 1745 00de 6260     		str	r2, [r4, #4]
 1746 00e0 5988     		ldrh	r1, [r3, #2]
 1747              	.LVL132:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1748              		.loc 1 96 23 discriminator 2 view .LVU618
 1749 00e2 9889     		ldrh	r0, [r3, #12]
 1750              	.LVL133:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1751              		.loc 1 96 23 discriminator 2 view .LVU619
 1752              	.LBE196:
 1753              	.LBE200:
 1754              	.LBE204:
 1755              	.LBE208:
 224:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 1756              		.loc 1 224 4 is_stmt 1 discriminator 2 view .LVU620
 224:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 1757              		.loc 1 224 43 discriminator 2 view .LVU621
 225:Src/interface_uart.cpp **** 			int16_t target_vel =  FOCVars[M1].Iqd.d;
 1758              		.loc 1 225 4 discriminator 2 view .LVU622
 226:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 1759              		.loc 1 226 4 discriminator 2 view .LVU623
 1760              	.LBB209:
 1761              	.LBB205:
 1762              	.LBB201:
 1763              	.LBB197:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1764              		.loc 1 96 23 is_stmt 0 discriminator 2 view .LVU624
 1765 00e4 444A     		ldr	r2, .L206+8
 1766 00e6 DB89     		ldrh	r3, [r3, #14]
 1767              	.LVL134:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1768              		.loc 1 96 23 discriminator 2 view .LVU625
 1769              	.LBE197:
 1770              	.LBE201:
 1771              	.LBE205:
 1772              	.LBE209:
 227:Src/interface_uart.cpp **** 			int16_t temp = 0;
 1773              		.loc 1 227 4 is_stmt 1 discriminator 2 view .LVU626
 228:Src/interface_uart.cpp **** 			uint16_t erro = 0x01;
 1774              		.loc 1 228 4 discriminator 2 view .LVU627
 229:Src/interface_uart.cpp **** 			
 1775              		.loc 1 229 4 discriminator 2 view .LVU628
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 1776              		.loc 1 232 4 discriminator 2 view .LVU629
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
ARM GAS  /tmp/ccd4bJ67.s 			page 65


 1777              		.loc 1 233 4 discriminator 2 view .LVU630
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 1778              		.loc 1 234 4 discriminator 2 view .LVU631
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 1779              		.loc 1 235 4 discriminator 2 view .LVU632
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 1780              		.loc 1 236 18 is_stmt 0 discriminator 2 view .LVU633
 1781 00e8 ADF81430 		strh	r3, [sp, #20]	@ movhi
 1782              	.LBB210:
 1783              	.LBB206:
 1784              	.LBB202:
 1785              	.LBB198:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1786              		.loc 1 96 23 discriminator 2 view .LVU634
 1787 00ec 2260     		str	r2, [r4]
 1788              	.LBE198:
 1789              	.LBE202:
 1790              	.LBE206:
 1791              	.LBE210:
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 1792              		.loc 1 244 18 discriminator 2 view .LVU635
 1793 00ee 4FF48033 		mov	r3, #65536
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 1794              		.loc 1 232 18 discriminator 2 view .LVU636
 1795 00f2 0022     		movs	r2, #0
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 1796              		.loc 1 244 18 discriminator 2 view .LVU637
 1797 00f4 0793     		str	r3, [sp, #28]
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 1798              		.loc 1 238 18 discriminator 2 view .LVU638
 1799 00f6 ADF81600 		strh	r0, [sp, #22]	@ movhi
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 1800              		.loc 1 240 18 discriminator 2 view .LVU639
 1801 00fa ADF81810 		strh	r1, [sp, #24]	@ movhi
 232:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 1802              		.loc 1 232 18 discriminator 2 view .LVU640
 1803 00fe 0492     		str	r2, [sp, #16]
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 1804              		.loc 1 236 4 is_stmt 1 discriminator 2 view .LVU641
 1805              	.LVL135:
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 1806              		.loc 1 237 4 discriminator 2 view .LVU642
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 1807              		.loc 1 238 4 discriminator 2 view .LVU643
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 1808              		.loc 1 239 4 discriminator 2 view .LVU644
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 1809              		.loc 1 240 4 discriminator 2 view .LVU645
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 1810              		.loc 1 241 4 discriminator 2 view .LVU646
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 1811              		.loc 1 242 4 discriminator 2 view .LVU647
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 1812              		.loc 1 243 4 discriminator 2 view .LVU648
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 1813              		.loc 1 244 4 discriminator 2 view .LVU649
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
ARM GAS  /tmp/ccd4bJ67.s 			page 66


 1814              		.loc 1 245 4 discriminator 2 view .LVU650
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 1815              		.loc 1 246 4 discriminator 2 view .LVU651
 247:Src/interface_uart.cpp **** 			
 1816              		.loc 1 247 4 discriminator 2 view .LVU652
 250:Src/interface_uart.cpp **** 		}
 1817              		.loc 1 250 4 discriminator 2 view .LVU653
 1818              	.LBB211:
 1819              	.LBI162:
  87:Src/interface_uart.cpp **** {
 1820              		.loc 1 87 6 discriminator 2 view .LVU654
 1821              	.LBB207:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 1822              		.loc 1 89 2 discriminator 2 view .LVU655
  90:Src/interface_uart.cpp **** 
 1823              		.loc 1 90 2 discriminator 2 view .LVU656
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 1824              		.loc 1 92 5 discriminator 2 view .LVU657
 1825              	.LBB203:
 1826              	.LBI164:
  87:Src/interface_uart.cpp **** {
 1827              		.loc 1 87 6 discriminator 2 view .LVU658
 1828              	.LBB199:
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 1829              		.loc 1 96 2 discriminator 2 view .LVU659
  97:Src/interface_uart.cpp **** 
 1830              		.loc 1 97 2 discriminator 2 view .LVU660
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
 1831              		.loc 1 99 2 discriminator 2 view .LVU661
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
 1832              		.loc 1 100 2 discriminator 2 view .LVU662
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
 1833              		.loc 1 101 2 discriminator 2 view .LVU663
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
 1834              		.loc 1 102 2 discriminator 2 view .LVU664
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
 1835              		.loc 1 103 2 discriminator 2 view .LVU665
 104:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 1836              		.loc 1 104 2 discriminator 2 view .LVU666
 105:Src/interface_uart.cpp **** 	{
 1837              		.loc 1 105 2 discriminator 2 view .LVU667
 105:Src/interface_uart.cpp **** 	{
 1838              		.loc 1 105 13 discriminator 2 view .LVU668
 107:Src/interface_uart.cpp **** 	}
 1839              		.loc 1 107 24 is_stmt 0 discriminator 2 view .LVU669
 1840 0100 04AB     		add	r3, sp, #16
 1841              	.LVL136:
 107:Src/interface_uart.cpp **** 	}
 1842              		.loc 1 107 24 discriminator 2 view .LVU670
 1843 0102 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1844              	.LVL137:
 1845              	.LBB166:
 1846              	.LBB167:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 1847              		.loc 2 542 3 discriminator 2 view .LVU671
 1848 0104 3D4E     		ldr	r6, .L206+12
 1849              	.LBE167:
ARM GAS  /tmp/ccd4bJ67.s 			page 67


 1850              	.LBE166:
 1851              	.LBB171:
 1852              	.LBB172:
  82:Src/interface_uart.cpp **** 	return sum;
 1853              		.loc 1 82 7 discriminator 2 view .LVU672
 1854 0106 3E4D     		ldr	r5, .L206+16
 1855              	.LVL138:
  82:Src/interface_uart.cpp **** 	return sum;
 1856              		.loc 1 82 7 discriminator 2 view .LVU673
 1857              	.LBE172:
 1858              	.LBE171:
 1859              	.LBB176:
 1860              	.LBB168:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 1861              		.loc 2 542 3 discriminator 2 view .LVU674
 1862 0108 F769     		ldr	r7, [r6, #28]
 1863              	.LBE168:
 1864              	.LBE176:
 107:Src/interface_uart.cpp **** 	}
 1865              		.loc 1 107 24 discriminator 2 view .LVU675
 1866 010a 04F1080C 		add	ip, r4, #8
 1867 010e 8CE80F00 		stm	ip, {r0, r1, r2, r3}
 1868              	.LVL139:
 109:Src/interface_uart.cpp **** 	pos++;
 1869              		.loc 1 109 2 is_stmt 1 discriminator 2 view .LVU676
 1870              	.LBB177:
 1871              	.LBI171:
  77:Src/interface_uart.cpp **** {
 1872              		.loc 1 77 16 discriminator 2 view .LVU677
 1873              	.LBB173:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 1874              		.loc 1 79 2 discriminator 2 view .LVU678
  80:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 1875              		.loc 1 80 2 discriminator 2 view .LVU679
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1876              		.loc 1 81 2 discriminator 2 view .LVU680
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1877              		.loc 1 81 12 discriminator 2 view .LVU681
  82:Src/interface_uart.cpp **** 	return sum;
 1878              		.loc 1 82 3 discriminator 2 view .LVU682
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1879              		.loc 1 81 2 discriminator 2 view .LVU683
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1880              		.loc 1 81 12 discriminator 2 view .LVU684
  82:Src/interface_uart.cpp **** 	return sum;
 1881              		.loc 1 82 3 discriminator 2 view .LVU685
 1882              	.LBE173:
 1883              	.LBE177:
 1884              	.LBB178:
 1885              	.LBB169:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 1886              		.loc 2 542 3 is_stmt 0 discriminator 2 view .LVU686
 1887 0112 27F00107 		bic	r7, r7, #1
 1888 0116 F761     		str	r7, [r6, #28]
 1889              	.LVL140:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 1890              		.loc 2 542 3 discriminator 2 view .LVU687
ARM GAS  /tmp/ccd4bJ67.s 			page 68


 1891              	.LBE169:
 1892              	.LBE178:
 1893              	.LBB179:
 1894              	.LBB180:
 1895              		.loc 2 1095 3 discriminator 2 view .LVU688
 1896 0118 B462     		str	r4, [r6, #40]
 1897              	.LBE180:
 1898              	.LBE179:
 1899              	.LBB182:
 1900              	.LBB183:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 1901              		.loc 2 1000 3 discriminator 2 view .LVU689
 1902 011a 336A     		ldr	r3, [r6, #32]
 1903              	.LBE183:
 1904              	.LBE182:
 1905              	.LBB186:
 1906              	.LBB174:
  82:Src/interface_uart.cpp **** 	return sum;
 1907              		.loc 1 82 17 discriminator 2 view .LVU690
 1908 011c D4F80620 		ldr	r2, [r4, #6]	@ unaligned
 1909              	.LBE174:
 1910              	.LBE186:
 1911              	.LBB187:
 1912              	.LBB184:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 1913              		.loc 2 1000 3 discriminator 2 view .LVU691
 1914 0120 1B0C     		lsrs	r3, r3, #16
 1915 0122 1B04     		lsls	r3, r3, #16
 1916 0124 43F01903 		orr	r3, r3, #25
 1917 0128 3362     		str	r3, [r6, #32]
 1918              	.LBE184:
 1919              	.LBE187:
 1920              	.LBB188:
 1921              	.LBB189:
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 1922              		.loc 2 520 3 discriminator 2 view .LVU692
 1923 012a F369     		ldr	r3, [r6, #28]
 1924 012c 43F00103 		orr	r3, r3, #1
 1925 0130 F361     		str	r3, [r6, #28]
 1926              	.LBE189:
 1927              	.LBE188:
 1928              	.LBB191:
 1929              	.LBB175:
  82:Src/interface_uart.cpp **** 	return sum;
 1930              		.loc 1 82 7 discriminator 2 view .LVU693
 1931 0132 5540     		eors	r5, r5, r2
 1932 0134 02F07F32 		and	r2, r2, #2139062143
  82:Src/interface_uart.cpp **** 	return sum;
 1933              		.loc 1 82 17 discriminator 2 view .LVU694
 1934 0138 D4F80A30 		ldr	r3, [r4, #10]	@ unaligned
 1935 013c D4F80E10 		ldr	r1, [r4, #14]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 1936              		.loc 1 82 7 discriminator 2 view .LVU695
 1937 0140 02F21512 		addw	r2, r2, #277
 1938 0144 05F08035 		and	r5, r5, #-2139062144
 1939 0148 5540     		eors	r5, r5, r2
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
ARM GAS  /tmp/ccd4bJ67.s 			page 69


 1940              		.loc 1 81 2 is_stmt 1 discriminator 2 view .LVU696
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1941              		.loc 1 81 12 discriminator 2 view .LVU697
  82:Src/interface_uart.cpp **** 	return sum;
 1942              		.loc 1 82 3 discriminator 2 view .LVU698
  82:Src/interface_uart.cpp **** 	return sum;
 1943              		.loc 1 82 7 is_stmt 0 discriminator 2 view .LVU699
 1944 014a 03F07F30 		and	r0, r3, #2139062143
 1945 014e 02F07F32 		and	r2, r2, #2139062143
 1946 0152 6B40     		eors	r3, r3, r5
 1947 0154 0244     		add	r2, r2, r0
 1948 0156 03F08033 		and	r3, r3, #-2139062144
 1949 015a 5340     		eors	r3, r3, r2
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1950              		.loc 1 81 2 is_stmt 1 discriminator 2 view .LVU700
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1951              		.loc 1 81 12 discriminator 2 view .LVU701
  82:Src/interface_uart.cpp **** 	return sum;
 1952              		.loc 1 82 3 discriminator 2 view .LVU702
  82:Src/interface_uart.cpp **** 	return sum;
 1953              		.loc 1 82 7 is_stmt 0 discriminator 2 view .LVU703
 1954 015c 02F07F30 		and	r0, r2, #2139062143
 1955 0160 4B40     		eors	r3, r3, r1
 1956 0162 01F07F32 		and	r2, r1, #2139062143
 1957 0166 0244     		add	r2, r2, r0
  82:Src/interface_uart.cpp **** 	return sum;
 1958              		.loc 1 82 17 discriminator 2 view .LVU704
 1959 0168 D4F81210 		ldr	r1, [r4, #18]	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 1960              		.loc 1 82 7 discriminator 2 view .LVU705
 1961 016c 03F08033 		and	r3, r3, #-2139062144
 1962 0170 5340     		eors	r3, r3, r2
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1963              		.loc 1 81 2 is_stmt 1 discriminator 2 view .LVU706
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1964              		.loc 1 81 12 discriminator 2 view .LVU707
  82:Src/interface_uart.cpp **** 	return sum;
 1965              		.loc 1 82 3 discriminator 2 view .LVU708
  82:Src/interface_uart.cpp **** 	return sum;
 1966              		.loc 1 82 7 is_stmt 0 discriminator 2 view .LVU709
 1967 0172 4B40     		eors	r3, r3, r1
 1968 0174 02F07F32 		and	r2, r2, #2139062143
 1969 0178 01F07F31 		and	r1, r1, #2139062143
 1970 017c 0A44     		add	r2, r2, r1
 1971 017e 03F08033 		and	r3, r3, #-2139062144
 1972 0182 5340     		eors	r3, r3, r2
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1973              		.loc 1 81 2 is_stmt 1 discriminator 2 view .LVU710
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1974              		.loc 1 81 12 discriminator 2 view .LVU711
 1975              	.LVL141:
  82:Src/interface_uart.cpp **** 	return sum;
 1976              		.loc 1 82 3 discriminator 2 view .LVU712
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1977              		.loc 1 81 2 discriminator 2 view .LVU713
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1978              		.loc 1 81 12 discriminator 2 view .LVU714
ARM GAS  /tmp/ccd4bJ67.s 			page 70


  82:Src/interface_uart.cpp **** 	return sum;
 1979              		.loc 1 82 3 discriminator 2 view .LVU715
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1980              		.loc 1 81 2 discriminator 2 view .LVU716
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1981              		.loc 1 81 12 discriminator 2 view .LVU717
  83:Src/interface_uart.cpp **** }
 1982              		.loc 1 83 2 discriminator 2 view .LVU718
  82:Src/interface_uart.cpp **** 	return sum;
 1983              		.loc 1 82 7 is_stmt 0 discriminator 2 view .LVU719
 1984 0184 C3F30721 		ubfx	r1, r3, #8, #8
 1985 0188 5A1C     		adds	r2, r3, #1
 1986 018a 0A44     		add	r2, r2, r1
 1987 018c C3F30741 		ubfx	r1, r3, #16, #8
 1988 0190 0A44     		add	r2, r2, r1
 1989 0192 02EB1363 		add	r3, r2, r3, lsr #24
 1990              	.LBE175:
 1991              	.LBE191:
 109:Src/interface_uart.cpp **** 	pos++;
 1992              		.loc 1 109 21 discriminator 2 view .LVU720
 1993 0196 2376     		strb	r3, [r4, #24]
 110:Src/interface_uart.cpp **** 
 1994              		.loc 1 110 2 is_stmt 1 discriminator 2 view .LVU721
 1995              	.LVL142:
 112:Src/interface_uart.cpp ****     LL_DMA_SetMemoryAddress(VESC_DMA, VESC_DMA_TX_CHANNEL, (uint32_t)dma_tx_buffer);
 1996              		.loc 1 112 5 discriminator 2 view .LVU722
 1997              	.LBB192:
 1998              	.LBI166:
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 1999              		.loc 2 539 22 discriminator 2 view .LVU723
 2000              	.LBB170:
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR
 2001              		.loc 2 541 3 discriminator 2 view .LVU724
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 2002              		.loc 2 542 3 discriminator 2 view .LVU725
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 2003              		.loc 2 542 3 is_stmt 0 discriminator 2 view .LVU726
 2004              	.LBE170:
 2005              	.LBE192:
 113:Src/interface_uart.cpp ****     LL_DMA_SetDataLength(VESC_DMA, VESC_DMA_TX_CHANNEL, pos);
 2006              		.loc 1 113 5 is_stmt 1 discriminator 2 view .LVU727
 2007              	.LBB193:
 2008              	.LBI179:
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 2009              		.loc 2 1092 22 discriminator 2 view .LVU728
 2010              	.LBB181:
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMA
 2011              		.loc 2 1094 3 discriminator 2 view .LVU729
 2012              		.loc 2 1095 3 discriminator 2 view .LVU730
 2013              		.loc 2 1095 3 is_stmt 0 discriminator 2 view .LVU731
 2014              	.LBE181:
 2015              	.LBE193:
 114:Src/interface_uart.cpp ****     LL_DMA_EnableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 2016              		.loc 1 114 5 is_stmt 1 discriminator 2 view .LVU732
 2017              	.LBB194:
 2018              	.LBI182:
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
ARM GAS  /tmp/ccd4bJ67.s 			page 71


 2019              		.loc 2 997 22 discriminator 2 view .LVU733
 2020              	.LBB185:
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
 2021              		.loc 2 999 3 discriminator 2 view .LVU734
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 2022              		.loc 2 1000 3 discriminator 2 view .LVU735
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 2023              		.loc 2 1000 3 is_stmt 0 discriminator 2 view .LVU736
 2024              	.LBE185:
 2025              	.LBE194:
 115:Src/interface_uart.cpp **** 
 2026              		.loc 1 115 5 is_stmt 1 discriminator 2 view .LVU737
 2027              	.LBB195:
 2028              	.LBI188:
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 2029              		.loc 2 517 22 discriminator 2 view .LVU738
 2030              	.LBB190:
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
 2031              		.loc 2 519 3 discriminator 2 view .LVU739
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 2032              		.loc 2 520 3 discriminator 2 view .LVU740
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 2033              		.loc 2 520 3 is_stmt 0 discriminator 2 view .LVU741
 2034              	.LBE190:
 2035              	.LBE195:
 2036              	.LBE199:
 2037              	.LBE203:
 2038              	.LBE207:
 2039              	.LBE211:
 2040              	.LBE161:
 252:Src/interface_uart.cpp **** 
 2041              		.loc 1 252 3 is_stmt 1 discriminator 2 view .LVU742
 2042              	.LBE220:
 2043              	.LBE227:
 2044              		.loc 1 258 1 is_stmt 0 discriminator 2 view .LVU743
 2045 0198 0BB0     		add	sp, sp, #44
 2046              	.LCFI23:
 2047              		.cfi_remember_state
 2048              		.cfi_def_cfa_offset 20
 2049              		@ sp needed
 2050 019a F0BD     		pop	{r4, r5, r6, r7, pc}
 2051              	.LVL143:
 2052              	.L185:
 2053              	.LCFI24:
 2054              		.cfi_restore_state
 2055              	.LBB228:
 2056              	.LBB221:
 132:Src/interface_uart.cpp **** 			// Read parameter by index and sub-index
 2057              		.loc 1 132 9 is_stmt 1 view .LVU744
 135:Src/interface_uart.cpp ****             value = OD_Read(index, sub_index,&length);
 2058              		.loc 1 135 7 view .LVU745
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 2059              		.loc 1 136 13 view .LVU746
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 2060              		.loc 1 136 28 is_stmt 0 view .LVU747
 2061 019c 03AA     		add	r2, sp, #12
 2062              	.LVL144:
ARM GAS  /tmp/ccd4bJ67.s 			page 72


 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 2063              		.loc 1 136 28 view .LVU748
 2064 019e 2846     		mov	r0, r5
 2065              	.LVL145:
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 2066              		.loc 1 136 28 view .LVU749
 2067 01a0 FFF7FEFF 		bl	_Z7OD_ReadttPt
 2068              	.LVL146:
 137:Src/interface_uart.cpp ****             break;
 2069              		.loc 1 137 28 view .LVU750
 2070 01a4 9DF80C60 		ldrb	r6, [sp, #12]	@ zero_extendqisi2
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 2071              		.loc 1 136 19 view .LVU751
 2072 01a8 ADF80E00 		strh	r0, [sp, #14]	@ movhi
 137:Src/interface_uart.cpp ****             break;
 2073              		.loc 1 137 13 is_stmt 1 view .LVU752
 2074              	.LVL147:
 2075              	.LBB212:
 2076              	.LBI212:
  87:Src/interface_uart.cpp **** {
 2077              		.loc 1 87 6 view .LVU753
 2078              	.LBB213:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 2079              		.loc 1 89 2 view .LVU754
  90:Src/interface_uart.cpp **** 
 2080              		.loc 1 90 2 view .LVU755
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2081              		.loc 1 92 5 view .LVU756
 2082 01ac 372E     		cmp	r6, #55
 2083 01ae 3FF644AF 		bhi	.L178
 2084 01b2 0DF10E03 		add	r3, sp, #14
 2085              	.LVL148:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2086              		.loc 1 92 5 is_stmt 0 view .LVU757
 2087 01b6 0093     		str	r3, [sp]
 2088 01b8 EAB2     		uxtb	r2, r5
 2089 01ba 2346     		mov	r3, r4
 2090              	.LVL149:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2091              		.loc 1 92 5 view .LVU758
 2092 01bc 8221     		movs	r1, #130
 2093 01be 3046     		mov	r0, r6
 2094 01c0 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0
 2095              	.LVL150:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2096              		.loc 1 92 5 view .LVU759
 2097 01c4 39E7     		b	.L178
 2098              	.LVL151:
 2099              	.L184:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2100              		.loc 1 92 5 view .LVU760
 2101              	.LBE213:
 2102              	.LBE212:
 140:Src/interface_uart.cpp **** 						length = pdata[2] - 5;
 2103              		.loc 1 140 9 is_stmt 1 view .LVU761
 141:Src/interface_uart.cpp **** 							// Write parameter
 2104              		.loc 1 141 7 view .LVU762
ARM GAS  /tmp/ccd4bJ67.s 			page 73


 141:Src/interface_uart.cpp **** 							// Write parameter
 2105              		.loc 1 141 14 is_stmt 0 view .LVU763
 2106 01c6 7E23     		movs	r3, #126
 147:Src/interface_uart.cpp **** 						// Send ACK
 2107              		.loc 1 147 15 view .LVU764
 2108 01c8 2846     		mov	r0, r5
 2109 01ca 0022     		movs	r2, #0
 2110              	.LVL152:
 141:Src/interface_uart.cpp **** 							// Write parameter
 2111              		.loc 1 141 14 view .LVU765
 2112 01cc ADF80C30 		strh	r3, [sp, #12]	@ movhi
 143:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 2113              		.loc 1 143 7 is_stmt 1 view .LVU766
 145:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 2114              		.loc 1 145 12 view .LVU767
 147:Src/interface_uart.cpp **** 						// Send ACK
 2115              		.loc 1 147 7 view .LVU768
 147:Src/interface_uart.cpp **** 						// Send ACK
 2116              		.loc 1 147 15 is_stmt 0 view .LVU769
 2117 01d0 FFF7FEFF 		bl	_Z8OD_Writettl
 2118              	.LVL153:
 149:Src/interface_uart.cpp ****             break;
 2119              		.loc 1 149 7 is_stmt 1 view .LVU770
 2120              	.LBB214:
 2121              	.LBI214:
  87:Src/interface_uart.cpp **** {
 2122              		.loc 1 87 6 view .LVU771
 2123              	.LBB215:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 2124              		.loc 1 89 2 view .LVU772
  90:Src/interface_uart.cpp **** 
 2125              		.loc 1 90 2 view .LVU773
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2126              		.loc 1 92 5 view .LVU774
 2127 01d4 2246     		mov	r2, r4
 2128 01d6 E9B2     		uxtb	r1, r5
 2129 01d8 8320     		movs	r0, #131
 2130 01da FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0.constprop.0
 2131              	.LVL154:
 2132              	.LBE215:
 2133              	.LBE214:
 2134              	.LBE221:
 2135              	.LBE228:
 2136              		.loc 1 258 1 is_stmt 0 view .LVU775
 2137 01de 0BB0     		add	sp, sp, #44
 2138              	.LCFI25:
 2139              		.cfi_remember_state
 2140              		.cfi_def_cfa_offset 20
 2141              		@ sp needed
 2142 01e0 F0BD     		pop	{r4, r5, r6, r7, pc}
 2143              	.LVL155:
 2144              	.L187:
 2145              	.LCFI26:
 2146              		.cfi_restore_state
 2147              	.LBB229:
 2148              	.LBB222:
 187:Src/interface_uart.cpp ****             // Save all parameters to flash
ARM GAS  /tmp/ccd4bJ67.s 			page 74


 2149              		.loc 1 187 9 is_stmt 1 view .LVU776
 191:Src/interface_uart.cpp ****             break;
 2150              		.loc 1 191 13 view .LVU777
 2151              	.LBB216:
 2152              	.LBI216:
  87:Src/interface_uart.cpp **** {
 2153              		.loc 1 87 6 view .LVU778
 2154              	.LBB217:
  89:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 2155              		.loc 1 89 2 view .LVU779
  90:Src/interface_uart.cpp **** 
 2156              		.loc 1 90 2 view .LVU780
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2157              		.loc 1 92 5 view .LVU781
 2158 01e2 0022     		movs	r2, #0
 2159              	.LVL156:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2160              		.loc 1 92 5 is_stmt 0 view .LVU782
 2161 01e4 1146     		mov	r1, r2
 2162 01e6 0320     		movs	r0, #3
 2163 01e8 FFF7FEFF 		bl	_Z15UART_PushFrame_hhhhPh.part.0.constprop.0
 2164              	.LVL157:
  92:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
 2165              		.loc 1 92 5 view .LVU783
 2166 01ec 25E7     		b	.L178
 2167              	.L207:
 2168 01ee 00BF     		.align	2
 2169              	.L206:
 2170 01f0 00000000 		.word	FOCVars
 2171 01f4 00000000 		.word	.LANCHOR0
 2172 01f8 AA551501 		.word	18175402
 2173 01fc 00000240 		.word	1073872896
 2174 0200 15018000 		.word	8388885
 2175              	.LBE217:
 2176              	.LBE216:
 2177              	.LBE222:
 2178              	.LBE229:
 2179              		.cfi_endproc
 2180              	.LFE2879:
 2182              		.section	.text._ZL18uart_server_threadPKv,"ax",%progbits
 2183              		.align	1
 2184              		.p2align 2,,3
 2185              		.syntax unified
 2186              		.thumb
 2187              		.thumb_func
 2188              		.fpu fpv4-sp-d16
 2190              	_ZL18uart_server_threadPKv:
 2191              	.LVL158:
 2192              	.LFB2875:
  47:Src/interface_uart.cpp ****     (void) ctx;
 2193              		.loc 1 47 50 is_stmt 1 view -0
 2194              		.cfi_startproc
 2195              		@ args = 0, pretend = 0, frame = 0
 2196              		@ frame_needed = 0, uses_anonymous_args = 0
  47:Src/interface_uart.cpp ****     (void) ctx;
 2197              		.loc 1 47 50 is_stmt 0 view .LVU785
 2198 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
ARM GAS  /tmp/ccd4bJ67.s 			page 75


 2199              	.LCFI27:
 2200              		.cfi_def_cfa_offset 40
 2201              		.cfi_offset 3, -40
 2202              		.cfi_offset 4, -36
 2203              		.cfi_offset 5, -32
 2204              		.cfi_offset 6, -28
 2205              		.cfi_offset 7, -24
 2206              		.cfi_offset 8, -20
 2207              		.cfi_offset 9, -16
 2208              		.cfi_offset 10, -12
 2209              		.cfi_offset 11, -8
 2210              		.cfi_offset 14, -4
 2211 0004 594D     		ldr	r5, .L224
 2212 0006 5A4C     		ldr	r4, .L224+4
 2213              	.LVL159:
 2214              	.L210:
  48:Src/interface_uart.cpp **** 
 2215              		.loc 1 48 5 is_stmt 1 view .LVU786
  50:Src/interface_uart.cpp ****         if (osSemaphoreWait(sem_uart_dma, osWaitForever) == osOK)
 2216              		.loc 1 50 5 view .LVU787
  51:Src/interface_uart.cpp ****         {
 2217              		.loc 1 51 9 view .LVU788
 2218              	.LBB235:
  51:Src/interface_uart.cpp ****         {
 2219              		.loc 1 51 28 is_stmt 0 view .LVU789
 2220 0008 2868     		ldr	r0, [r5]
 2221 000a 4FF0FF31 		mov	r1, #-1
 2222 000e FFF7FEFF 		bl	osSemaphoreWait
 2223              	.LVL160:
  51:Src/interface_uart.cpp ****         {
 2224              		.loc 1 51 9 view .LVU790
 2225 0012 0028     		cmp	r0, #0
 2226 0014 F8D1     		bne	.L210
  54:Src/interface_uart.cpp ****         }
 2227              		.loc 1 54 13 is_stmt 1 view .LVU791
 2228              	.LBB236:
 2229              	.LBI236:
 259:Src/interface_uart.cpp **** 
 260:Src/interface_uart.cpp **** 
 261:Src/interface_uart.cpp **** 
 262:Src/interface_uart.cpp **** int parse_uart_frame_(uart_recv_buf_t *rx_buf) {
 2230              		.loc 1 262 5 view .LVU792
 2231              	.LVL161:
 2232              	.LBB237:
 263:Src/interface_uart.cpp ****     uint16_t len = rx_buf->len;
 2233              		.loc 1 263 5 view .LVU793
 2234              		.loc 1 263 28 is_stmt 0 view .LVU794
 2235 0016 2778     		ldrb	r7, [r4]	@ zero_extendqisi2
 264:Src/interface_uart.cpp ****     uint16_t i = 0;
 265:Src/interface_uart.cpp **** 	uint8_t psum = 0;
 266:Src/interface_uart.cpp ****     uint8_t payload = 0;
 267:Src/interface_uart.cpp **** 
 268:Src/interface_uart.cpp ****     if (!rx_buf || rx_buf->len < 4) {
 2236              		.loc 1 268 28 view .LVU795
 2237 0018 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2238              		.loc 1 268 17 view .LVU796
 2239 001a 032B     		cmp	r3, #3
ARM GAS  /tmp/ccd4bJ67.s 			page 76


 263:Src/interface_uart.cpp ****     uint16_t len = rx_buf->len;
 2240              		.loc 1 263 28 view .LVU797
 2241 001c FFB2     		uxtb	r7, r7
 2242              	.LVL162:
 264:Src/interface_uart.cpp ****     uint16_t i = 0;
 2243              		.loc 1 264 5 is_stmt 1 view .LVU798
 265:Src/interface_uart.cpp ****     uint8_t payload = 0;
 2244              		.loc 1 265 2 view .LVU799
 266:Src/interface_uart.cpp **** 
 2245              		.loc 1 266 5 view .LVU800
 2246              		.loc 1 268 5 view .LVU801
 2247              		.loc 1 268 17 is_stmt 0 view .LVU802
 2248 001e F3D9     		bls	.L210
 269:Src/interface_uart.cpp ****         return -1;  // Invalid parameters
 270:Src/interface_uart.cpp ****     }
 271:Src/interface_uart.cpp **** 
 272:Src/interface_uart.cpp **** 	for(i = 0; i < len-1; i++)  
 2249              		.loc 1 272 15 is_stmt 1 view .LVU803
 2250              		.loc 1 272 20 is_stmt 0 view .LVU804
 2251 0020 7E1E     		subs	r6, r7, #1
 2252              		.loc 1 272 15 view .LVU805
 2253 0022 002E     		cmp	r6, #0
 2254 0024 F0DD     		ble	.L210
 2255 0026 0346     		mov	r3, r0
 2256 0028 4FF0040C 		mov	ip, #4
 2257 002c 04E0     		b	.L218
 2258              	.LVL163:
 2259              	.L212:
 2260              		.loc 1 272 2 is_stmt 1 view .LVU806
 2261 002e 0133     		adds	r3, r3, #1
 2262              	.LVL164:
 2263              		.loc 1 272 2 is_stmt 0 view .LVU807
 2264 0030 9BB2     		uxth	r3, r3
 2265              	.LVL165:
 2266              		.loc 1 272 15 is_stmt 1 view .LVU808
 2267 0032 B342     		cmp	r3, r6
 2268              		.loc 1 272 13 is_stmt 0 view .LVU809
 2269 0034 1846     		mov	r0, r3
 2270              		.loc 1 272 15 view .LVU810
 2271 0036 E7DA     		bge	.L210
 2272              	.LVL166:
 2273              	.L218:
 273:Src/interface_uart.cpp **** 	{
 274:Src/interface_uart.cpp **** 		if(rx_buf->buf[i] ==0x55 && rx_buf->buf[i+1] ==0xaa  )
 2274              		.loc 1 274 3 is_stmt 1 view .LVU811
 2275              		.loc 1 274 19 is_stmt 0 view .LVU812
 2276 0038 2218     		adds	r2, r4, r0
 2277              		.loc 1 274 3 view .LVU813
 2278 003a 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
 2279 003c 5529     		cmp	r1, #85
 2280 003e F6D1     		bne	.L212
 2281              		.loc 1 274 44 view .LVU814
 2282 0040 411C     		adds	r1, r0, #1
 2283              		.loc 1 274 46 view .LVU815
 2284 0042 04EB010E 		add	lr, r4, r1
 2285              		.loc 1 274 28 view .LVU816
 2286 0046 9EF801E0 		ldrb	lr, [lr, #1]	@ zero_extendqisi2
ARM GAS  /tmp/ccd4bJ67.s 			page 77


 2287 004a BEF1AA0F 		cmp	lr, #170
 2288 004e EED1     		bne	.L212
 275:Src/interface_uart.cpp **** 		{
 276:Src/interface_uart.cpp **** 			if(i>1)
 2289              		.loc 1 276 4 is_stmt 1 view .LVU817
 2290 0050 012B     		cmp	r3, #1
 2291 0052 D9D8     		bhi	.L210
 277:Src/interface_uart.cpp **** 			{
 278:Src/interface_uart.cpp **** 				break;
 279:Src/interface_uart.cpp **** 			}
 280:Src/interface_uart.cpp **** 			
 281:Src/interface_uart.cpp **** 			if( (i+2) > ( len-1) )
 2292              		.loc 1 281 4 view .LVU818
 2293 0054 B142     		cmp	r1, r6
 2294 0056 D7DA     		bge	.L210
 282:Src/interface_uart.cpp **** 			{
 283:Src/interface_uart.cpp **** 				break;
 284:Src/interface_uart.cpp **** 			}
 285:Src/interface_uart.cpp **** 			payload = rx_buf->buf[i+2];
 2295              		.loc 1 285 4 view .LVU819
 2296              		.loc 1 285 12 is_stmt 0 view .LVU820
 2297 0058 92F803E0 		ldrb	lr, [r2, #3]	@ zero_extendqisi2
 2298              	.LVL167:
 286:Src/interface_uart.cpp **** 			
 287:Src/interface_uart.cpp **** 			if( payload > (len - i - 4))
 2299              		.loc 1 287 4 is_stmt 1 view .LVU821
 2300              		.loc 1 287 23 is_stmt 0 view .LVU822
 2301 005c 391A     		subs	r1, r7, r0
 2302              		.loc 1 287 16 view .LVU823
 2303 005e 0339     		subs	r1, r1, #3
 2304              		.loc 1 287 4 view .LVU824
 2305 0060 7145     		cmp	r1, lr
 2306 0062 D1DD     		ble	.L210
 288:Src/interface_uart.cpp **** 			{
 289:Src/interface_uart.cpp **** 				break;
 290:Src/interface_uart.cpp **** 			}
 291:Src/interface_uart.cpp **** 			
 292:Src/interface_uart.cpp **** 			psum = rx_buf->buf[i+payload+3];
 2307              		.loc 1 292 4 is_stmt 1 view .LVU825
 2308              		.loc 1 292 9 is_stmt 0 view .LVU826
 2309 0064 7244     		add	r2, r2, lr
 293:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 2310              		.loc 1 293 24 view .LVU827
 2311 0066 0EF10109 		add	r9, lr, #1
 2312 006a 0330     		adds	r0, r0, #3
 2313              	.LBB238:
 2314              	.LBB239:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2315              		.loc 1 81 12 view .LVU828
 2316 006c 19F0FF09 		ands	r9, r9, #255
 2317              	.LBE239:
 2318              	.LBE238:
 292:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 2319              		.loc 1 292 9 view .LVU829
 2320 0070 92F804B0 		ldrb	fp, [r2, #4]	@ zero_extendqisi2
 2321              	.LVL168:
 2322              		.loc 1 293 4 is_stmt 1 view .LVU830
ARM GAS  /tmp/ccd4bJ67.s 			page 78


 2323              		.loc 1 293 24 is_stmt 0 view .LVU831
 2324 0074 2044     		add	r0, r0, r4
 2325              	.LVL169:
 2326              	.LBB242:
 2327              	.LBI238:
  77:Src/interface_uart.cpp **** {
 2328              		.loc 1 77 16 is_stmt 1 view .LVU832
 2329              	.LBB240:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 2330              		.loc 1 79 2 view .LVU833
  80:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 2331              		.loc 1 80 2 view .LVU834
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2332              		.loc 1 81 2 view .LVU835
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2333              		.loc 1 81 12 view .LVU836
 2334 0076 74D0     		beq	.L219
 2335 0078 BEF1070F 		cmp	lr, #7
 2336 007c 73D9     		bls	.L220
 2337 007e 4FEA990A 		lsr	r10, r9, #2
 2338 0082 8046     		mov	r8, r0
 2339 0084 1CFB0A0A 		smlabb	r10, ip, r10, r0
 2340 0088 0022     		movs	r2, #0
 2341              	.LVL170:
 2342              	.L216:
  82:Src/interface_uart.cpp **** 	return sum;
 2343              		.loc 1 82 3 view .LVU837
  82:Src/interface_uart.cpp **** 	return sum;
 2344              		.loc 1 82 17 is_stmt 0 view .LVU838
 2345 008a 58F8041B 		ldr	r1, [r8], #4	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
 2346              		.loc 1 82 7 view .LVU839
 2347 008e 02F07F3E 		and	lr, r2, #2139062143
 2348 0092 4A40     		eors	r2, r2, r1
 2349 0094 01F07F31 		and	r1, r1, #2139062143
 2350 0098 7144     		add	r1, r1, lr
 2351 009a 02F08032 		and	r2, r2, #-2139062144
 2352 009e D045     		cmp	r8, r10
 2353 00a0 82EA0102 		eor	r2, r2, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2354              		.loc 1 81 2 is_stmt 1 view .LVU840
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2355              		.loc 1 81 12 view .LVU841
 2356 00a4 F1D1     		bne	.L216
 2357 00a6 C2F30721 		ubfx	r1, r2, #8, #8
 2358 00aa C2F3074E 		ubfx	lr, r2, #16, #8
 2359 00ae 1144     		add	r1, r1, r2
 2360 00b0 7144     		add	r1, r1, lr
 2361 00b2 01EB1262 		add	r2, r1, r2, lsr #24
 2362 00b6 39F0FC0E 		bics	lr, r9, #252
 2363 00ba D2B2     		uxtb	r2, r2
 2364 00bc 09F0FC01 		and	r1, r9, #252
 2365 00c0 46D0     		beq	.L213
 2366              	.L214:
 2367              	.LVL171:
  82:Src/interface_uart.cpp **** 	return sum;
 2368              		.loc 1 82 3 view .LVU842
ARM GAS  /tmp/ccd4bJ67.s 			page 79


  82:Src/interface_uart.cpp **** 	return sum;
 2369              		.loc 1 82 7 is_stmt 0 view .LVU843
 2370 00c2 10F801E0 		ldrb	lr, [r0, r1]	@ zero_extendqisi2
 2371 00c6 7244     		add	r2, r2, lr
 2372              	.LVL172:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2373              		.loc 1 81 2 view .LVU844
 2374 00c8 01F1010E 		add	lr, r1, #1
 2375 00cc 5FFA8EFE 		uxtb	lr, lr
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2376              		.loc 1 81 12 view .LVU845
 2377 00d0 F145     		cmp	r9, lr
  82:Src/interface_uart.cpp **** 	return sum;
 2378              		.loc 1 82 7 view .LVU846
 2379 00d2 D2B2     		uxtb	r2, r2
 2380              	.LVL173:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2381              		.loc 1 81 2 is_stmt 1 view .LVU847
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2382              		.loc 1 81 12 view .LVU848
 2383 00d4 3CD9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2384              		.loc 1 82 3 view .LVU849
  82:Src/interface_uart.cpp **** 	return sum;
 2385              		.loc 1 82 7 is_stmt 0 view .LVU850
 2386 00d6 10F80EE0 		ldrb	lr, [r0, lr]	@ zero_extendqisi2
 2387              	.LVL174:
  82:Src/interface_uart.cpp **** 	return sum;
 2388              		.loc 1 82 7 view .LVU851
 2389 00da 7244     		add	r2, r2, lr
 2390              	.LVL175:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2391              		.loc 1 81 2 view .LVU852
 2392 00dc 01F1020E 		add	lr, r1, #2
 2393 00e0 5FFA8EFE 		uxtb	lr, lr
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2394              		.loc 1 81 12 view .LVU853
 2395 00e4 F145     		cmp	r9, lr
  82:Src/interface_uart.cpp **** 	return sum;
 2396              		.loc 1 82 7 view .LVU854
 2397 00e6 D2B2     		uxtb	r2, r2
 2398              	.LVL176:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2399              		.loc 1 81 2 is_stmt 1 view .LVU855
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2400              		.loc 1 81 12 view .LVU856
 2401 00e8 32D9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2402              		.loc 1 82 3 view .LVU857
  82:Src/interface_uart.cpp **** 	return sum;
 2403              		.loc 1 82 7 is_stmt 0 view .LVU858
 2404 00ea 10F80EE0 		ldrb	lr, [r0, lr]	@ zero_extendqisi2
 2405              	.LVL177:
  82:Src/interface_uart.cpp **** 	return sum;
 2406              		.loc 1 82 7 view .LVU859
 2407 00ee 7244     		add	r2, r2, lr
 2408              	.LVL178:
ARM GAS  /tmp/ccd4bJ67.s 			page 80


  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2409              		.loc 1 81 2 view .LVU860
 2410 00f0 01F1030E 		add	lr, r1, #3
 2411 00f4 5FFA8EFE 		uxtb	lr, lr
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2412              		.loc 1 81 12 view .LVU861
 2413 00f8 F145     		cmp	r9, lr
  82:Src/interface_uart.cpp **** 	return sum;
 2414              		.loc 1 82 7 view .LVU862
 2415 00fa D2B2     		uxtb	r2, r2
 2416              	.LVL179:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2417              		.loc 1 81 2 is_stmt 1 view .LVU863
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2418              		.loc 1 81 12 view .LVU864
 2419 00fc 28D9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2420              		.loc 1 82 3 view .LVU865
  82:Src/interface_uart.cpp **** 	return sum;
 2421              		.loc 1 82 7 is_stmt 0 view .LVU866
 2422 00fe 10F80EE0 		ldrb	lr, [r0, lr]	@ zero_extendqisi2
 2423              	.LVL180:
  82:Src/interface_uart.cpp **** 	return sum;
 2424              		.loc 1 82 7 view .LVU867
 2425 0102 7244     		add	r2, r2, lr
 2426              	.LVL181:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2427              		.loc 1 81 2 view .LVU868
 2428 0104 01F1040E 		add	lr, r1, #4
 2429 0108 5FFA8EFE 		uxtb	lr, lr
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2430              		.loc 1 81 12 view .LVU869
 2431 010c F145     		cmp	r9, lr
  82:Src/interface_uart.cpp **** 	return sum;
 2432              		.loc 1 82 7 view .LVU870
 2433 010e D2B2     		uxtb	r2, r2
 2434              	.LVL182:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2435              		.loc 1 81 2 is_stmt 1 view .LVU871
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2436              		.loc 1 81 12 view .LVU872
 2437 0110 1ED9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2438              		.loc 1 82 3 view .LVU873
  82:Src/interface_uart.cpp **** 	return sum;
 2439              		.loc 1 82 7 is_stmt 0 view .LVU874
 2440 0112 10F80EE0 		ldrb	lr, [r0, lr]	@ zero_extendqisi2
 2441              	.LVL183:
  82:Src/interface_uart.cpp **** 	return sum;
 2442              		.loc 1 82 7 view .LVU875
 2443 0116 7244     		add	r2, r2, lr
 2444              	.LVL184:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2445              		.loc 1 81 2 view .LVU876
 2446 0118 01F1050E 		add	lr, r1, #5
 2447 011c 5FFA8EFE 		uxtb	lr, lr
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
ARM GAS  /tmp/ccd4bJ67.s 			page 81


 2448              		.loc 1 81 12 view .LVU877
 2449 0120 F145     		cmp	r9, lr
  82:Src/interface_uart.cpp **** 	return sum;
 2450              		.loc 1 82 7 view .LVU878
 2451 0122 D2B2     		uxtb	r2, r2
 2452              	.LVL185:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2453              		.loc 1 81 2 is_stmt 1 view .LVU879
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2454              		.loc 1 81 12 view .LVU880
 2455 0124 14D9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2456              		.loc 1 82 3 view .LVU881
  82:Src/interface_uart.cpp **** 	return sum;
 2457              		.loc 1 82 7 is_stmt 0 view .LVU882
 2458 0126 10F80EE0 		ldrb	lr, [r0, lr]	@ zero_extendqisi2
 2459              	.LVL186:
  82:Src/interface_uart.cpp **** 	return sum;
 2460              		.loc 1 82 7 view .LVU883
 2461 012a 7244     		add	r2, r2, lr
 2462              	.LVL187:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2463              		.loc 1 81 2 view .LVU884
 2464 012c 01F1060E 		add	lr, r1, #6
 2465 0130 5FFA8EFE 		uxtb	lr, lr
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2466              		.loc 1 81 12 view .LVU885
 2467 0134 F145     		cmp	r9, lr
  82:Src/interface_uart.cpp **** 	return sum;
 2468              		.loc 1 82 7 view .LVU886
 2469 0136 D2B2     		uxtb	r2, r2
 2470              	.LVL188:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2471              		.loc 1 81 2 is_stmt 1 view .LVU887
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2472              		.loc 1 81 12 view .LVU888
 2473 0138 0AD9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2474              		.loc 1 82 3 view .LVU889
  82:Src/interface_uart.cpp **** 	return sum;
 2475              		.loc 1 82 7 is_stmt 0 view .LVU890
 2476 013a 10F80EE0 		ldrb	lr, [r0, lr]	@ zero_extendqisi2
 2477              	.LVL189:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2478              		.loc 1 81 2 view .LVU891
 2479 013e 0731     		adds	r1, r1, #7
 2480              	.LVL190:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2481              		.loc 1 81 2 view .LVU892
 2482 0140 C9B2     		uxtb	r1, r1
 2483              	.LVL191:
  82:Src/interface_uart.cpp **** 	return sum;
 2484              		.loc 1 82 7 view .LVU893
 2485 0142 7244     		add	r2, r2, lr
 2486              	.LVL192:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2487              		.loc 1 81 12 view .LVU894
ARM GAS  /tmp/ccd4bJ67.s 			page 82


 2488 0144 8945     		cmp	r9, r1
  82:Src/interface_uart.cpp **** 	return sum;
 2489              		.loc 1 82 7 view .LVU895
 2490 0146 D2B2     		uxtb	r2, r2
 2491              	.LVL193:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2492              		.loc 1 81 2 is_stmt 1 view .LVU896
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2493              		.loc 1 81 12 view .LVU897
 2494 0148 02D9     		bls	.L213
  82:Src/interface_uart.cpp **** 	return sum;
 2495              		.loc 1 82 3 view .LVU898
  82:Src/interface_uart.cpp **** 	return sum;
 2496              		.loc 1 82 7 is_stmt 0 view .LVU899
 2497 014a 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 2498 014c 0A44     		add	r2, r2, r1
 2499              	.LVL194:
  82:Src/interface_uart.cpp **** 	return sum;
 2500              		.loc 1 82 7 view .LVU900
 2501 014e D2B2     		uxtb	r2, r2
 2502              	.LVL195:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2503              		.loc 1 81 2 is_stmt 1 view .LVU901
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2504              		.loc 1 81 12 view .LVU902
 2505              	.L213:
  83:Src/interface_uart.cpp **** }
 2506              		.loc 1 83 2 view .LVU903
  83:Src/interface_uart.cpp **** }
 2507              		.loc 1 83 2 is_stmt 0 view .LVU904
 2508              	.LBE240:
 2509              	.LBE242:
 2510              		.loc 1 293 4 view .LVU905
 2511 0150 9345     		cmp	fp, r2
 2512 0152 7FF46CAF 		bne	.L212
 294:Src/interface_uart.cpp **** 			{
 295:Src/interface_uart.cpp **** 				UART_ParseFrame_(&(rx_buf->buf[i+2]));  // ����֡����
 2513              		.loc 1 295 5 is_stmt 1 view .LVU906
 2514              		.loc 1 295 21 is_stmt 0 view .LVU907
 2515 0156 FFF7FEFF 		bl	_Z16UART_ParseFrame_Ph
 2516              	.LVL196:
 296:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 2517              		.loc 1 296 5 is_stmt 1 view .LVU908
 2518              		.loc 1 296 23 is_stmt 0 view .LVU909
 2519 015a 4FF00003 		mov	r3, #0
 2520 015e 2370     		strb	r3, [r4]
 297:Src/interface_uart.cpp **** 				break;
 2521              		.loc 1 297 5 is_stmt 1 view .LVU910
 2522 0160 52E7     		b	.L210
 2523              	.LVL197:
 2524              	.L219:
 2525              	.LBB243:
 2526              	.LBB241:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 2527              		.loc 1 79 10 is_stmt 0 view .LVU911
 2528 0162 4A46     		mov	r2, r9
 2529 0164 F4E7     		b	.L213
ARM GAS  /tmp/ccd4bJ67.s 			page 83


 2530              	.L220:
 2531 0166 0022     		movs	r2, #0
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2532              		.loc 1 81 7 view .LVU912
 2533 0168 1146     		mov	r1, r2
 2534 016a AAE7     		b	.L214
 2535              	.L225:
 2536              		.align	2
 2537              	.L224:
 2538 016c 00000000 		.word	sem_uart_dma
 2539 0170 00000000 		.word	.LANCHOR1
 2540              	.LBE241:
 2541              	.LBE243:
 2542              	.LBE237:
 2543              	.LBE236:
 2544              	.LBE235:
 2545              		.cfi_endproc
 2546              	.LFE2875:
 2548              		.section	.text._Z17parse_uart_frame_P15uart_recv_buf_t,"ax",%progbits
 2549              		.align	1
 2550              		.p2align 2,,3
 2551              		.global	_Z17parse_uart_frame_P15uart_recv_buf_t
 2552              		.syntax unified
 2553              		.thumb
 2554              		.thumb_func
 2555              		.fpu fpv4-sp-d16
 2557              	_Z17parse_uart_frame_P15uart_recv_buf_t:
 2558              	.LVL198:
 2559              	.LFB2880:
 262:Src/interface_uart.cpp ****     uint16_t len = rx_buf->len;
 2560              		.loc 1 262 48 is_stmt 1 view -0
 2561              		.cfi_startproc
 2562              		@ args = 0, pretend = 0, frame = 0
 2563              		@ frame_needed = 0, uses_anonymous_args = 0
 263:Src/interface_uart.cpp ****     uint16_t i = 0;
 2564              		.loc 1 263 5 view .LVU914
 262:Src/interface_uart.cpp ****     uint16_t len = rx_buf->len;
 2565              		.loc 1 262 48 is_stmt 0 view .LVU915
 2566 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 2567              	.LCFI28:
 2568              		.cfi_def_cfa_offset 32
 2569              		.cfi_offset 4, -32
 2570              		.cfi_offset 5, -28
 2571              		.cfi_offset 6, -24
 2572              		.cfi_offset 7, -20
 2573              		.cfi_offset 8, -16
 2574              		.cfi_offset 9, -12
 2575              		.cfi_offset 10, -8
 2576              		.cfi_offset 14, -4
 263:Src/interface_uart.cpp ****     uint16_t i = 0;
 2577              		.loc 1 263 28 view .LVU916
 2578 0004 0478     		ldrb	r4, [r0]	@ zero_extendqisi2
 268:Src/interface_uart.cpp ****         return -1;  // Invalid parameters
 2579              		.loc 1 268 28 view .LVU917
 2580 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 2581              	.LVL199:
 264:Src/interface_uart.cpp **** 	uint8_t psum = 0;
ARM GAS  /tmp/ccd4bJ67.s 			page 84


 2582              		.loc 1 264 5 is_stmt 1 view .LVU918
 265:Src/interface_uart.cpp ****     uint8_t payload = 0;
 2583              		.loc 1 265 2 view .LVU919
 266:Src/interface_uart.cpp **** 
 2584              		.loc 1 266 5 view .LVU920
 268:Src/interface_uart.cpp ****         return -1;  // Invalid parameters
 2585              		.loc 1 268 5 view .LVU921
 268:Src/interface_uart.cpp ****         return -1;  // Invalid parameters
 2586              		.loc 1 268 17 is_stmt 0 view .LVU922
 2587 0008 032B     		cmp	r3, #3
 2588 000a 03D8     		bhi	.L245
 269:Src/interface_uart.cpp ****     }
 2589              		.loc 1 269 17 view .LVU923
 2590 000c 4FF0FF30 		mov	r0, #-1
 2591              	.LVL200:
 2592              	.L226:
 298:Src/interface_uart.cpp **** 			}
 299:Src/interface_uart.cpp **** 			else
 300:Src/interface_uart.cpp **** 			{
 301:Src/interface_uart.cpp **** 			//	while(1);
 302:Src/interface_uart.cpp **** 			}
 303:Src/interface_uart.cpp **** 		}
 304:Src/interface_uart.cpp **** 	}
 305:Src/interface_uart.cpp **** 	return 0;
 306:Src/interface_uart.cpp **** }
 2593              		.loc 1 306 1 view .LVU924
 2594 0010 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2595              	.LVL201:
 2596              	.L245:
 2597              		.loc 1 306 1 view .LVU925
 2598 0014 E4B2     		uxtb	r4, r4
 272:Src/interface_uart.cpp **** 	{
 2599              		.loc 1 272 15 is_stmt 1 view .LVU926
 272:Src/interface_uart.cpp **** 	{
 2600              		.loc 1 272 20 is_stmt 0 view .LVU927
 2601 0016 04F1FF3E 		add	lr, r4, #-1
 272:Src/interface_uart.cpp **** 	{
 2602              		.loc 1 272 15 view .LVU928
 2603 001a BEF1000F 		cmp	lr, #0
 2604 001e 40F3A180 		ble	.L239
 2605 0022 0023     		movs	r3, #0
 272:Src/interface_uart.cpp **** 	{
 2606              		.loc 1 272 13 view .LVU929
 2607 0024 1A46     		mov	r2, r3
 2608 0026 0425     		movs	r5, #4
 2609 0028 05E0     		b	.L234
 2610              	.LVL202:
 2611              	.L228:
 272:Src/interface_uart.cpp **** 	{
 2612              		.loc 1 272 2 is_stmt 1 discriminator 2 view .LVU930
 2613 002a 0133     		adds	r3, r3, #1
 2614              	.LVL203:
 272:Src/interface_uart.cpp **** 	{
 2615              		.loc 1 272 2 is_stmt 0 discriminator 2 view .LVU931
 2616 002c 9BB2     		uxth	r3, r3
 2617              	.LVL204:
 272:Src/interface_uart.cpp **** 	{
ARM GAS  /tmp/ccd4bJ67.s 			page 85


 2618              		.loc 1 272 15 is_stmt 1 discriminator 2 view .LVU932
 2619 002e 7345     		cmp	r3, lr
 272:Src/interface_uart.cpp **** 	{
 2620              		.loc 1 272 13 is_stmt 0 discriminator 2 view .LVU933
 2621 0030 1A46     		mov	r2, r3
 272:Src/interface_uart.cpp **** 	{
 2622              		.loc 1 272 15 discriminator 2 view .LVU934
 2623 0032 80F29780 		bge	.L239
 2624              	.LVL205:
 2625              	.L234:
 274:Src/interface_uart.cpp **** 		{
 2626              		.loc 1 274 3 is_stmt 1 view .LVU935
 274:Src/interface_uart.cpp **** 		{
 2627              		.loc 1 274 19 is_stmt 0 view .LVU936
 2628 0036 8118     		adds	r1, r0, r2
 274:Src/interface_uart.cpp **** 		{
 2629              		.loc 1 274 3 view .LVU937
 2630 0038 91F801C0 		ldrb	ip, [r1, #1]	@ zero_extendqisi2
 2631 003c BCF1550F 		cmp	ip, #85
 2632 0040 F3D1     		bne	.L228
 274:Src/interface_uart.cpp **** 		{
 2633              		.loc 1 274 44 discriminator 1 view .LVU938
 2634 0042 02F1010C 		add	ip, r2, #1
 274:Src/interface_uart.cpp **** 		{
 2635              		.loc 1 274 46 discriminator 1 view .LVU939
 2636 0046 00EB0C06 		add	r6, r0, ip
 274:Src/interface_uart.cpp **** 		{
 2637              		.loc 1 274 28 discriminator 1 view .LVU940
 2638 004a 7678     		ldrb	r6, [r6, #1]	@ zero_extendqisi2
 2639 004c AA2E     		cmp	r6, #170
 2640 004e ECD1     		bne	.L228
 276:Src/interface_uart.cpp **** 			{
 2641              		.loc 1 276 4 is_stmt 1 view .LVU941
 2642 0050 012B     		cmp	r3, #1
 2643 0052 00F28780 		bhi	.L239
 281:Src/interface_uart.cpp **** 			{
 2644              		.loc 1 281 4 view .LVU942
 2645 0056 F445     		cmp	ip, lr
 2646 0058 80F28480 		bge	.L239
 285:Src/interface_uart.cpp **** 			
 2647              		.loc 1 285 4 view .LVU943
 285:Src/interface_uart.cpp **** 			
 2648              		.loc 1 285 12 is_stmt 0 view .LVU944
 2649 005c CE78     		ldrb	r6, [r1, #3]	@ zero_extendqisi2
 2650              	.LVL206:
 287:Src/interface_uart.cpp **** 			{
 2651              		.loc 1 287 4 is_stmt 1 view .LVU945
 287:Src/interface_uart.cpp **** 			{
 2652              		.loc 1 287 23 is_stmt 0 view .LVU946
 2653 005e A71A     		subs	r7, r4, r2
 287:Src/interface_uart.cpp **** 			{
 2654              		.loc 1 287 16 view .LVU947
 2655 0060 033F     		subs	r7, r7, #3
 287:Src/interface_uart.cpp **** 			{
 2656              		.loc 1 287 4 view .LVU948
 2657 0062 B742     		cmp	r7, r6
 2658 0064 7EDD     		ble	.L239
ARM GAS  /tmp/ccd4bJ67.s 			page 86


 292:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 2659              		.loc 1 292 4 is_stmt 1 view .LVU949
 292:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 2660              		.loc 1 292 9 is_stmt 0 view .LVU950
 2661 0066 3144     		add	r1, r1, r6
 293:Src/interface_uart.cpp **** 			{
 2662              		.loc 1 293 24 view .LVU951
 2663 0068 771C     		adds	r7, r6, #1
 2664 006a 0332     		adds	r2, r2, #3
 2665              	.LBB244:
 2666              	.LBB245:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2667              		.loc 1 81 12 view .LVU952
 2668 006c 17F0FF07 		ands	r7, r7, #255
 2669              	.LBE245:
 2670              	.LBE244:
 292:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 2671              		.loc 1 292 9 view .LVU953
 2672 0070 91F80490 		ldrb	r9, [r1, #4]	@ zero_extendqisi2
 2673              	.LVL207:
 293:Src/interface_uart.cpp **** 			{
 2674              		.loc 1 293 4 is_stmt 1 view .LVU954
 293:Src/interface_uart.cpp **** 			{
 2675              		.loc 1 293 24 is_stmt 0 view .LVU955
 2676 0074 0244     		add	r2, r2, r0
 2677              	.LVL208:
 2678              	.LBB248:
 2679              	.LBI244:
  77:Src/interface_uart.cpp **** {
 2680              		.loc 1 77 16 is_stmt 1 view .LVU956
 2681              	.LBB246:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 2682              		.loc 1 79 2 view .LVU957
  80:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 2683              		.loc 1 80 2 view .LVU958
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2684              		.loc 1 81 2 view .LVU959
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2685              		.loc 1 81 12 view .LVU960
 2686 0076 78D0     		beq	.L240
 2687 0078 072E     		cmp	r6, #7
 2688 007a 78D9     		bls	.L241
 2689 007c 4FEA9708 		lsr	r8, r7, #2
 2690 0080 15FB0828 		smlabb	r8, r5, r8, r2
 2691 0084 1646     		mov	r6, r2
 2692              	.LVL209:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2693              		.loc 1 81 12 is_stmt 0 view .LVU961
 2694 0086 0021     		movs	r1, #0
 2695              	.LVL210:
 2696              	.L232:
  82:Src/interface_uart.cpp **** 	return sum;
 2697              		.loc 1 82 3 is_stmt 1 view .LVU962
  82:Src/interface_uart.cpp **** 	return sum;
 2698              		.loc 1 82 17 is_stmt 0 view .LVU963
 2699 0088 56F804CB 		ldr	ip, [r6], #4	@ unaligned
  82:Src/interface_uart.cpp **** 	return sum;
ARM GAS  /tmp/ccd4bJ67.s 			page 87


 2700              		.loc 1 82 7 view .LVU964
 2701 008c 01F07F3A 		and	r10, r1, #2139062143
 2702 0090 8CEA0101 		eor	r1, ip, r1
 2703 0094 0CF07F3C 		and	ip, ip, #2139062143
 2704 0098 D444     		add	ip, ip, r10
 2705 009a 01F08031 		and	r1, r1, #-2139062144
 2706 009e 4645     		cmp	r6, r8
 2707 00a0 8CEA0101 		eor	r1, ip, r1
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2708              		.loc 1 81 2 is_stmt 1 view .LVU965
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2709              		.loc 1 81 12 view .LVU966
 2710 00a4 F0D1     		bne	.L232
 2711 00a6 C1F30726 		ubfx	r6, r1, #8, #8
 2712 00aa C1F3074C 		ubfx	ip, r1, #16, #8
 2713 00ae 0E44     		add	r6, r6, r1
 2714 00b0 6644     		add	r6, r6, ip
 2715 00b2 06EB1161 		add	r1, r6, r1, lsr #24
 2716 00b6 37F0FC0C 		bics	ip, r7, #252
 2717 00ba C9B2     		uxtb	r1, r1
 2718 00bc 07F0FC06 		and	r6, r7, #252
 2719 00c0 46D0     		beq	.L229
 2720              	.L230:
 2721              	.LVL211:
  82:Src/interface_uart.cpp **** 	return sum;
 2722              		.loc 1 82 3 view .LVU967
  82:Src/interface_uart.cpp **** 	return sum;
 2723              		.loc 1 82 7 is_stmt 0 view .LVU968
 2724 00c2 12F806C0 		ldrb	ip, [r2, r6]	@ zero_extendqisi2
 2725 00c6 6144     		add	r1, r1, ip
 2726              	.LVL212:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2727              		.loc 1 81 2 view .LVU969
 2728 00c8 06F1010C 		add	ip, r6, #1
 2729 00cc 5FFA8CFC 		uxtb	ip, ip
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2730              		.loc 1 81 12 view .LVU970
 2731 00d0 6745     		cmp	r7, ip
  82:Src/interface_uart.cpp **** 	return sum;
 2732              		.loc 1 82 7 view .LVU971
 2733 00d2 C9B2     		uxtb	r1, r1
 2734              	.LVL213:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2735              		.loc 1 81 2 is_stmt 1 view .LVU972
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2736              		.loc 1 81 12 view .LVU973
 2737 00d4 3CD9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2738              		.loc 1 82 3 view .LVU974
  82:Src/interface_uart.cpp **** 	return sum;
 2739              		.loc 1 82 7 is_stmt 0 view .LVU975
 2740 00d6 12F80CC0 		ldrb	ip, [r2, ip]	@ zero_extendqisi2
 2741              	.LVL214:
  82:Src/interface_uart.cpp **** 	return sum;
 2742              		.loc 1 82 7 view .LVU976
 2743 00da 6144     		add	r1, r1, ip
 2744              	.LVL215:
ARM GAS  /tmp/ccd4bJ67.s 			page 88


  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2745              		.loc 1 81 2 view .LVU977
 2746 00dc 06F1020C 		add	ip, r6, #2
 2747 00e0 5FFA8CFC 		uxtb	ip, ip
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2748              		.loc 1 81 12 view .LVU978
 2749 00e4 6745     		cmp	r7, ip
  82:Src/interface_uart.cpp **** 	return sum;
 2750              		.loc 1 82 7 view .LVU979
 2751 00e6 C9B2     		uxtb	r1, r1
 2752              	.LVL216:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2753              		.loc 1 81 2 is_stmt 1 view .LVU980
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2754              		.loc 1 81 12 view .LVU981
 2755 00e8 32D9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2756              		.loc 1 82 3 view .LVU982
  82:Src/interface_uart.cpp **** 	return sum;
 2757              		.loc 1 82 7 is_stmt 0 view .LVU983
 2758 00ea 12F80CC0 		ldrb	ip, [r2, ip]	@ zero_extendqisi2
 2759              	.LVL217:
  82:Src/interface_uart.cpp **** 	return sum;
 2760              		.loc 1 82 7 view .LVU984
 2761 00ee 6144     		add	r1, r1, ip
 2762              	.LVL218:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2763              		.loc 1 81 2 view .LVU985
 2764 00f0 06F1030C 		add	ip, r6, #3
 2765 00f4 5FFA8CFC 		uxtb	ip, ip
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2766              		.loc 1 81 12 view .LVU986
 2767 00f8 6745     		cmp	r7, ip
  82:Src/interface_uart.cpp **** 	return sum;
 2768              		.loc 1 82 7 view .LVU987
 2769 00fa C9B2     		uxtb	r1, r1
 2770              	.LVL219:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2771              		.loc 1 81 2 is_stmt 1 view .LVU988
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2772              		.loc 1 81 12 view .LVU989
 2773 00fc 28D9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2774              		.loc 1 82 3 view .LVU990
  82:Src/interface_uart.cpp **** 	return sum;
 2775              		.loc 1 82 7 is_stmt 0 view .LVU991
 2776 00fe 12F80CC0 		ldrb	ip, [r2, ip]	@ zero_extendqisi2
 2777              	.LVL220:
  82:Src/interface_uart.cpp **** 	return sum;
 2778              		.loc 1 82 7 view .LVU992
 2779 0102 6144     		add	r1, r1, ip
 2780              	.LVL221:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2781              		.loc 1 81 2 view .LVU993
 2782 0104 06F1040C 		add	ip, r6, #4
 2783 0108 5FFA8CFC 		uxtb	ip, ip
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
ARM GAS  /tmp/ccd4bJ67.s 			page 89


 2784              		.loc 1 81 12 view .LVU994
 2785 010c 6745     		cmp	r7, ip
  82:Src/interface_uart.cpp **** 	return sum;
 2786              		.loc 1 82 7 view .LVU995
 2787 010e C9B2     		uxtb	r1, r1
 2788              	.LVL222:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2789              		.loc 1 81 2 is_stmt 1 view .LVU996
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2790              		.loc 1 81 12 view .LVU997
 2791 0110 1ED9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2792              		.loc 1 82 3 view .LVU998
  82:Src/interface_uart.cpp **** 	return sum;
 2793              		.loc 1 82 7 is_stmt 0 view .LVU999
 2794 0112 12F80CC0 		ldrb	ip, [r2, ip]	@ zero_extendqisi2
 2795              	.LVL223:
  82:Src/interface_uart.cpp **** 	return sum;
 2796              		.loc 1 82 7 view .LVU1000
 2797 0116 6144     		add	r1, r1, ip
 2798              	.LVL224:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2799              		.loc 1 81 2 view .LVU1001
 2800 0118 06F1050C 		add	ip, r6, #5
 2801 011c 5FFA8CFC 		uxtb	ip, ip
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2802              		.loc 1 81 12 view .LVU1002
 2803 0120 6745     		cmp	r7, ip
  82:Src/interface_uart.cpp **** 	return sum;
 2804              		.loc 1 82 7 view .LVU1003
 2805 0122 C9B2     		uxtb	r1, r1
 2806              	.LVL225:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2807              		.loc 1 81 2 is_stmt 1 view .LVU1004
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2808              		.loc 1 81 12 view .LVU1005
 2809 0124 14D9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2810              		.loc 1 82 3 view .LVU1006
  82:Src/interface_uart.cpp **** 	return sum;
 2811              		.loc 1 82 7 is_stmt 0 view .LVU1007
 2812 0126 12F80CC0 		ldrb	ip, [r2, ip]	@ zero_extendqisi2
 2813              	.LVL226:
  82:Src/interface_uart.cpp **** 	return sum;
 2814              		.loc 1 82 7 view .LVU1008
 2815 012a 6144     		add	r1, r1, ip
 2816              	.LVL227:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2817              		.loc 1 81 2 view .LVU1009
 2818 012c 06F1060C 		add	ip, r6, #6
 2819 0130 5FFA8CFC 		uxtb	ip, ip
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2820              		.loc 1 81 12 view .LVU1010
 2821 0134 6745     		cmp	r7, ip
  82:Src/interface_uart.cpp **** 	return sum;
 2822              		.loc 1 82 7 view .LVU1011
 2823 0136 C9B2     		uxtb	r1, r1
ARM GAS  /tmp/ccd4bJ67.s 			page 90


 2824              	.LVL228:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2825              		.loc 1 81 2 is_stmt 1 view .LVU1012
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2826              		.loc 1 81 12 view .LVU1013
 2827 0138 0AD9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2828              		.loc 1 82 3 view .LVU1014
  82:Src/interface_uart.cpp **** 	return sum;
 2829              		.loc 1 82 7 is_stmt 0 view .LVU1015
 2830 013a 12F80CC0 		ldrb	ip, [r2, ip]	@ zero_extendqisi2
 2831              	.LVL229:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2832              		.loc 1 81 2 view .LVU1016
 2833 013e 0736     		adds	r6, r6, #7
 2834              	.LVL230:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2835              		.loc 1 81 2 view .LVU1017
 2836 0140 F6B2     		uxtb	r6, r6
 2837              	.LVL231:
  82:Src/interface_uart.cpp **** 	return sum;
 2838              		.loc 1 82 7 view .LVU1018
 2839 0142 6144     		add	r1, r1, ip
 2840              	.LVL232:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2841              		.loc 1 81 12 view .LVU1019
 2842 0144 B742     		cmp	r7, r6
  82:Src/interface_uart.cpp **** 	return sum;
 2843              		.loc 1 82 7 view .LVU1020
 2844 0146 C9B2     		uxtb	r1, r1
 2845              	.LVL233:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2846              		.loc 1 81 2 is_stmt 1 view .LVU1021
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2847              		.loc 1 81 12 view .LVU1022
 2848 0148 02D9     		bls	.L229
  82:Src/interface_uart.cpp **** 	return sum;
 2849              		.loc 1 82 3 view .LVU1023
  82:Src/interface_uart.cpp **** 	return sum;
 2850              		.loc 1 82 7 is_stmt 0 view .LVU1024
 2851 014a 965D     		ldrb	r6, [r2, r6]	@ zero_extendqisi2
 2852 014c 3144     		add	r1, r1, r6
 2853              	.LVL234:
  82:Src/interface_uart.cpp **** 	return sum;
 2854              		.loc 1 82 7 view .LVU1025
 2855 014e C9B2     		uxtb	r1, r1
 2856              	.LVL235:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2857              		.loc 1 81 2 is_stmt 1 view .LVU1026
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2858              		.loc 1 81 12 view .LVU1027
 2859              	.L229:
  83:Src/interface_uart.cpp **** }
 2860              		.loc 1 83 2 view .LVU1028
  83:Src/interface_uart.cpp **** }
 2861              		.loc 1 83 2 is_stmt 0 view .LVU1029
 2862              	.LBE246:
ARM GAS  /tmp/ccd4bJ67.s 			page 91


 2863              	.LBE248:
 293:Src/interface_uart.cpp **** 			{
 2864              		.loc 1 293 4 view .LVU1030
 2865 0150 8945     		cmp	r9, r1
 2866 0152 7FF46AAF 		bne	.L228
 295:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 2867              		.loc 1 295 5 is_stmt 1 view .LVU1031
 295:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 2868              		.loc 1 295 21 is_stmt 0 view .LVU1032
 2869 0156 1046     		mov	r0, r2
 2870              	.LVL236:
 295:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 2871              		.loc 1 295 21 view .LVU1033
 2872 0158 FFF7FEFF 		bl	_Z16UART_ParseFrame_Ph
 2873              	.LVL237:
 296:Src/interface_uart.cpp **** 				break;
 2874              		.loc 1 296 5 is_stmt 1 view .LVU1034
 296:Src/interface_uart.cpp **** 				break;
 2875              		.loc 1 296 23 is_stmt 0 view .LVU1035
 2876 015c 054B     		ldr	r3, .L246
 2877 015e 0020     		movs	r0, #0
 2878 0160 1870     		strb	r0, [r3]
 297:Src/interface_uart.cpp **** 			}
 2879              		.loc 1 297 5 is_stmt 1 view .LVU1036
 2880 0162 55E7     		b	.L226
 2881              	.LVL238:
 2882              	.L239:
 305:Src/interface_uart.cpp **** }
 2883              		.loc 1 305 9 is_stmt 0 view .LVU1037
 2884 0164 0020     		movs	r0, #0
 2885              	.LVL239:
 2886              		.loc 1 306 1 view .LVU1038
 2887 0166 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2888              	.LVL240:
 2889              	.L240:
 2890              	.LBB249:
 2891              	.LBB247:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 2892              		.loc 1 79 10 view .LVU1039
 2893 016a 3946     		mov	r1, r7
 2894 016c F0E7     		b	.L229
 2895              	.L241:
 2896 016e 0021     		movs	r1, #0
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2897              		.loc 1 81 7 view .LVU1040
 2898 0170 0E46     		mov	r6, r1
 2899              	.LVL241:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 2900              		.loc 1 81 7 view .LVU1041
 2901 0172 A6E7     		b	.L230
 2902              	.L247:
 2903              		.align	2
 2904              	.L246:
 2905 0174 00000000 		.word	.LANCHOR1
 2906              	.LBE247:
 2907              	.LBE249:
 2908              		.cfi_endproc
ARM GAS  /tmp/ccd4bJ67.s 			page 92


 2909              	.LFE2880:
 2911              		.global	stack_size_uart_thread
 2912              		.global	uart_thread
 2913              		.section	.rodata
 2914              		.align	2
 2915              		.set	.LANCHOR2,. + 0
 2916              	.LC2:
 2917 0000 00000000 		.word	.LC0
 2918 0004 00000000 		.word	_ZL18uart_server_threadPKv
 2919 0008 0000     		.short	0
 2920 000a 0000     		.space	2
 2921 000c 00000000 		.word	0
 2922 0010 00010000 		.word	256
 2923              		.section	.bss._ZL13dma_tx_buffer,"aw",%nobits
 2924              		.align	2
 2925              		.set	.LANCHOR0,. + 0
 2928              	_ZL13dma_tx_buffer:
 2929 0000 00000000 		.space	64
 2929      00000000 
 2929      00000000 
 2929      00000000 
 2929      00000000 
 2930              		.section	.bss._ZL13uart_recv_buf,"aw",%nobits
 2931              		.align	2
 2932              		.set	.LANCHOR1,. + 0
 2935              	_ZL13uart_recv_buf:
 2936 0000 00000000 		.space	65
 2936      00000000 
 2936      00000000 
 2936      00000000 
 2936      00000000 
 2937              		.section	.bss.uart_thread,"aw",%nobits
 2938              		.align	2
 2939              		.set	.LANCHOR3,. + 0
 2942              	uart_thread:
 2943 0000 00000000 		.space	4
 2944              		.section	.rodata.stack_size_uart_thread,"a"
 2945              		.align	2
 2948              	stack_size_uart_thread:
 2949 0000 00040000 		.word	1024
 2950              		.text
 2951              	.Letext0:
 2952              		.file 3 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 2953              		.file 4 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 2954              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 2955              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 2956              		.file 7 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef
 2957              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 2958              		.file 9 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 2959              		.file 10 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 2960              		.file 11 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 2961              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 2962              		.file 13 "Inc/interface_uart.h"
 2963              		.file 14 "Inc/freertos_vars.h"
 2964              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 2965              		.file 16 "Inc/mc_type.h"
 2966              		.file 17 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/cmath"
ARM GAS  /tmp/ccd4bJ67.s 			page 93


 2967              		.file 18 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/type_trai
 2968              		.file 19 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/debug/deb
 2969              		.file 20 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/bits/std_
 2970              		.file 21 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/tr1/speci
 2971              		.file 22 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/arm-none-
 2972              		.file 23 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/bits/pred
 2973              		.file 24 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/math.h"
 2974              		.file 25 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/math.h"
 2975              		.file 26 "Inc/mc_config.h"
 2976              		.file 27 "Inc/utils.hpp"
 2977              		.file 28 "Inc/canopen.hpp"
 2978              		.file 29 "<built-in>"
ARM GAS  /tmp/ccd4bJ67.s 			page 94


DEFINED SYMBOLS
                            *ABS*:0000000000000000 interface_uart.cpp
     /tmp/ccd4bJ67.s:15     .rodata.str1.4:0000000000000000 $d
     /tmp/ccd4bJ67.s:22     .text._Z15UART_PushFrame_hhhhPh.part.0:0000000000000000 $t
     /tmp/ccd4bJ67.s:30     .text._Z15UART_PushFrame_hhhhPh.part.0:0000000000000000 _Z15UART_PushFrame_hhhhPh.part.0
     /tmp/ccd4bJ67.s:565    .text._Z15UART_PushFrame_hhhhPh.part.0:00000000000002cc $d
     /tmp/ccd4bJ67.s:571    .text._Z15UART_PushFrame_hhhhPh.part.0:00000000000002d0 $t
     /tmp/ccd4bJ67.s:797    .text._Z15UART_PushFrame_hhhhPh.part.0:0000000000000374 $d
     /tmp/ccd4bJ67.s:805    .text._Z15UART_PushFrame_hhhhPh.part.0.constprop.0:0000000000000000 $t
     /tmp/ccd4bJ67.s:812    .text._Z15UART_PushFrame_hhhhPh.part.0.constprop.0:0000000000000000 _Z15UART_PushFrame_hhhhPh.part.0.constprop.0
     /tmp/ccd4bJ67.s:980    .text._Z15UART_PushFrame_hhhhPh.part.0.constprop.0:0000000000000044 $d
     /tmp/ccd4bJ67.s:987    .text.copy_data_to_uart_buffer:0000000000000000 $t
     /tmp/ccd4bJ67.s:995    .text.copy_data_to_uart_buffer:0000000000000000 copy_data_to_uart_buffer
     /tmp/ccd4bJ67.s:1269   .text.copy_data_to_uart_buffer:0000000000000108 $d
     /tmp/ccd4bJ67.s:1276   .text.start_uart_server:0000000000000000 $t
     /tmp/ccd4bJ67.s:1284   .text.start_uart_server:0000000000000000 start_uart_server
     /tmp/ccd4bJ67.s:1327   .text.start_uart_server:0000000000000028 $d
     /tmp/ccd4bJ67.s:1333   .text._Z15UART_PushFrame_hhhhPh:0000000000000000 $t
     /tmp/ccd4bJ67.s:1341   .text._Z15UART_PushFrame_hhhhPh:0000000000000000 _Z15UART_PushFrame_hhhhPh
     /tmp/ccd4bJ67.s:1385   .text._Z16UART_ParseFrame_Ph:0000000000000000 $t
     /tmp/ccd4bJ67.s:1393   .text._Z16UART_ParseFrame_Ph:0000000000000000 _Z16UART_ParseFrame_Ph
     /tmp/ccd4bJ67.s:1450   .text._Z16UART_ParseFrame_Ph:0000000000000030 $d
     /tmp/ccd4bJ67.s:1484   .text._Z16UART_ParseFrame_Ph:000000000000004a $d
     /tmp/ccd4bJ67.s:2170   .text._Z16UART_ParseFrame_Ph:00000000000001f0 $d
     /tmp/ccd4bJ67.s:2183   .text._ZL18uart_server_threadPKv:0000000000000000 $t
     /tmp/ccd4bJ67.s:2190   .text._ZL18uart_server_threadPKv:0000000000000000 _ZL18uart_server_threadPKv
     /tmp/ccd4bJ67.s:2538   .text._ZL18uart_server_threadPKv:000000000000016c $d
     /tmp/ccd4bJ67.s:2549   .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000000 $t
     /tmp/ccd4bJ67.s:2557   .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000000 _Z17parse_uart_frame_P15uart_recv_buf_t
     /tmp/ccd4bJ67.s:2905   .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000174 $d
     /tmp/ccd4bJ67.s:2948   .rodata.stack_size_uart_thread:0000000000000000 stack_size_uart_thread
     /tmp/ccd4bJ67.s:2942   .bss.uart_thread:0000000000000000 uart_thread
     /tmp/ccd4bJ67.s:2914   .rodata:0000000000000000 $d
     /tmp/ccd4bJ67.s:2924   .bss._ZL13dma_tx_buffer:0000000000000000 $d
     /tmp/ccd4bJ67.s:2928   .bss._ZL13dma_tx_buffer:0000000000000000 _ZL13dma_tx_buffer
     /tmp/ccd4bJ67.s:2931   .bss._ZL13uart_recv_buf:0000000000000000 $d
     /tmp/ccd4bJ67.s:2935   .bss._ZL13uart_recv_buf:0000000000000000 _ZL13uart_recv_buf
     /tmp/ccd4bJ67.s:2938   .bss.uart_thread:0000000000000000 $d
     /tmp/ccd4bJ67.s:2945   .rodata.stack_size_uart_thread:0000000000000000 $d
     /tmp/ccd4bJ67.s:1456   .text._Z16UART_ParseFrame_Ph:0000000000000035 $d
     /tmp/ccd4bJ67.s:1456   .text._Z16UART_ParseFrame_Ph:0000000000000036 $t
     /tmp/ccd4bJ67.s:1488   .text._Z16UART_ParseFrame_Ph:000000000000004d $d
     /tmp/ccd4bJ67.s:1488   .text._Z16UART_ParseFrame_Ph:000000000000004e $t

UNDEFINED SYMBOLS
osSemaphoreRelease
sem_uart_dma
osThreadCreate
_Z8PDO_ReadhPt
_Z7OD_ReadttPt
_Z8OD_Writettl
FOCVars
osSemaphoreWait
