<pre>name: event_blocking_assignment_delay
description: event blk assignment delay
should_fail: 0
tags: 9.4.5
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-9/9.4.5--event_blocking_assignment_delay.sv.html" target="file-frame">tests/chapter-9/9.4.5--event_blocking_assignment_delay.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-9/9.4.5--event_blocking_assignment_delay.sv.html" target="file-frame">tests/chapter-9/9.4.5--event_blocking_assignment_delay.sv</a>' to AST representation.
Generating RTLIL representation for module `\block_tb'.
Successfully finished Verilog frontend.
</pre>