/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [4:0] _10_;
  wire [20:0] _11_;
  reg [20:0] _12_;
  wire [10:0] _13_;
  wire [4:0] _14_;
  wire [10:0] _15_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [27:0] celloutsig_0_47z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [33:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[55] | in_data[24]) & in_data[18]);
  assign celloutsig_0_35z = ~((celloutsig_0_27z[2] | celloutsig_0_0z) & celloutsig_0_26z[4]);
  assign celloutsig_0_37z = ~((_00_ | celloutsig_0_7z) & celloutsig_0_20z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_2z[1]);
  assign celloutsig_0_59z = ~((celloutsig_0_2z[5] | celloutsig_0_26z[1]) & celloutsig_0_16z[1]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_2z[4]) & celloutsig_0_2z[0]);
  assign celloutsig_0_70z = ~((celloutsig_0_47z[0] | celloutsig_0_37z) & _03_);
  assign celloutsig_0_71z = ~((celloutsig_0_59z | celloutsig_0_0z) & celloutsig_0_37z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[6] | celloutsig_0_0z) & celloutsig_0_5z);
  assign celloutsig_1_0z = ~((in_data[191] | in_data[188]) & in_data[153]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[183]) & _04_);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_1z[2]) & celloutsig_1_3z);
  assign celloutsig_1_6z = ~((in_data[153] | celloutsig_1_4z) & celloutsig_1_0z);
  assign celloutsig_1_8z = ~((in_data[183] | celloutsig_1_1z[0]) & celloutsig_1_6z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z | celloutsig_1_5z[0]) & celloutsig_1_7z[32]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z[6] | _05_) & _06_);
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_9z[7]) & _07_);
  assign celloutsig_1_14z = ~((celloutsig_1_5z[1] | celloutsig_1_0z) & celloutsig_1_9z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z | celloutsig_0_3z[2]) & celloutsig_0_4z[14]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[11] | celloutsig_0_9z) & celloutsig_0_3z[3]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[29]);
  assign celloutsig_0_14z = ~((celloutsig_0_3z[3] | celloutsig_0_7z) & in_data[13]);
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_4z[5]) & in_data[10]);
  assign celloutsig_0_17z = ~((_09_ | celloutsig_0_7z) & celloutsig_0_5z);
  assign celloutsig_0_19z = ~((celloutsig_0_11z[1] | celloutsig_0_14z) & celloutsig_0_10z);
  assign celloutsig_0_20z = ~((celloutsig_0_5z | celloutsig_0_1z) & celloutsig_0_18z[0]);
  assign celloutsig_0_22z = ~((celloutsig_0_6z | celloutsig_0_7z) & _02_);
  reg [4:0] _43_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _43_ <= 5'h00;
    else _43_ <= { celloutsig_0_32z[5:2], celloutsig_0_1z };
  assign { _10_[4:1], _00_ } = _43_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 21'h000000;
    else _12_ <= { _11_[20], _01_, _11_[18:17], _03_, _11_[15:11], celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_40z };
  reg [10:0] _45_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _45_ <= 11'h000;
    else _45_ <= { in_data[159:153], celloutsig_1_0z, celloutsig_1_1z };
  assign { _13_[10], _08_, _05_, _13_[7], _07_, _13_[5], _06_, _13_[3], _04_, _13_[1:0] } = _45_;
  reg [4:0] _46_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _46_ <= 5'h00;
    else _46_ <= { in_data[80:77], celloutsig_0_0z };
  assign { _14_[4:3], _02_, _09_, _14_[0] } = _46_;
  reg [10:0] _47_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _47_ <= 11'h000;
    else _47_ <= { celloutsig_0_4z[3:2], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z };
  assign { _15_[10], _11_[20], _01_, _11_[18:17], _03_, _11_[15:11] } = _47_;
  assign celloutsig_0_27z = { celloutsig_0_2z[5:2], celloutsig_0_14z, celloutsig_0_15z } - celloutsig_0_26z[7:2];
  assign celloutsig_0_28z = { celloutsig_0_27z[5:2], celloutsig_0_0z } - { celloutsig_0_26z[4:1], celloutsig_0_20z };
  assign celloutsig_0_32z = celloutsig_0_21z - in_data[16:4];
  assign celloutsig_0_3z = { in_data[59:56], celloutsig_0_0z, celloutsig_0_1z } - { celloutsig_0_2z[4:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_40z = { celloutsig_0_8z[5:3], celloutsig_0_9z } - { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[52:49], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } - in_data[70:54];
  assign celloutsig_0_47z = { celloutsig_0_28z[3], celloutsig_0_8z, _12_ } - { celloutsig_0_40z, celloutsig_0_21z, celloutsig_0_1z, _14_[4:3], _02_, _09_, _14_[0], _14_[4:3], _02_, _09_, _14_[0] };
  assign celloutsig_1_1z = { in_data[103:102], celloutsig_1_0z } - { in_data[132:131], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z - { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_0z, _13_[10], _08_, _05_, _13_[7], _07_, _13_[5], _06_, _13_[3], _04_, _13_[1:0], celloutsig_1_5z, celloutsig_1_3z, _13_[10], _08_, _05_, _13_[7], _07_, _13_[5], _06_, _13_[3], _04_, _13_[1:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } - { in_data[120:99], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z } - { in_data[135:128], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_10z = in_data[154:141] - { in_data[150:146], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_2z[5:1], celloutsig_0_6z } - { celloutsig_0_2z[5:1], celloutsig_0_1z };
  assign celloutsig_1_15z = celloutsig_1_9z[11:5] - { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_1z[1:0], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_12z } - celloutsig_1_10z[12:5];
  assign celloutsig_1_18z = { in_data[136:122], celloutsig_1_14z, celloutsig_1_3z } - { celloutsig_1_9z[11:7], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_15z[4:3], celloutsig_1_1z } - { _13_[10], _08_, _05_, _13_[7], celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_4z[6:2], celloutsig_0_6z } - { celloutsig_0_3z[4:0], celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_8z[2:0], celloutsig_0_1z } - celloutsig_0_3z[4:1];
  assign celloutsig_0_18z = { celloutsig_0_16z, celloutsig_0_9z } - { celloutsig_0_3z[3:0], celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_4z[7:6], _14_[4:3], _02_, _09_, _14_[0], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_16z } - { celloutsig_0_16z[3:2], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[92:88], celloutsig_0_1z } - { in_data[19:15], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_18z[2:0], celloutsig_0_3z, celloutsig_0_17z } - { _11_[18], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_19z };
  assign _10_[0] = _00_;
  assign { _11_[19], _11_[16], _11_[10:0] } = { _01_, _03_, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_40z };
  assign { _13_[9:8], _13_[6], _13_[4], _13_[2] } = { _08_, _05_, _07_, _06_, _04_ };
  assign _14_[2:1] = { _02_, _09_ };
  assign _15_[9:0] = { _11_[20], _01_, _11_[18:17], _03_, _11_[15:11] };
  assign { out_data[144:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
