{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574463561790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574463561791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 17:59:21 2019 " "Processing started: Fri Nov 22 17:59:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574463561791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574463561791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574463561791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1574463562687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwy.v 1 1 " "Found 1 design units, including 1 entities, in source file hwy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hwy " "Found entity 1: hwy" {  } { { "hwy.v" "" { Text "C:/GitHubRepo/Quartos/lab9/hwy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574463562809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574463562809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Found entity 1: tflipflop" {  } { { "tflipflop.v" "" { Text "C:/GitHubRepo/Quartos/lab9/tflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574463562818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574463562818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedestrian.v 1 1 " "Found 1 design units, including 1 entities, in source file pedestrian.v" { { "Info" "ISGN_ENTITY_NAME" "1 pedestrian " "Found entity 1: pedestrian" {  } { { "pedestrian.v" "" { Text "C:/GitHubRepo/Quartos/lab9/pedestrian.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574463562826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574463562826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/GitHubRepo/Quartos/lab9/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574463562863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574463562863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondary.v 1 1 " "Found 1 design units, including 1 entities, in source file secondary.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondary " "Found entity 1: secondary" {  } { { "secondary.v" "" { Text "C:/GitHubRepo/Quartos/lab9/secondary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574463562874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574463562874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highway.v 1 1 " "Found 1 design units, including 1 entities, in source file highway.v" { { "Info" "ISGN_ENTITY_NAME" "1 highway " "Found entity 1: highway" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574463562884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574463562884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_secondary secondary.v(8) " "Verilog HDL Implicit Net warning at secondary.v(8): created implicit net for \"t_secondary\"" {  } { { "secondary.v" "" { Text "C:/GitHubRepo/Quartos/lab9/secondary.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574463562884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "highway " "Elaborating entity \"highway\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574463562981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR highway.v(12) " "Verilog HDL or VHDL warning at highway.v(12): object \"LEDR\" assigned a value but never read" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1574463562981 "|highway"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG highway.v(13) " "Verilog HDL or VHDL warning at highway.v(13): object \"LEDG\" assigned a value but never read" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1574463562981 "|highway"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 highway.v(29) " "Verilog HDL assignment warning at highway.v(29): truncated value with size 4 to match size of target (1)" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1574463562981 "|highway"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "highway.v(37) " "Verilog HDL Case Statement warning at highway.v(37): incomplete case statement has no default case item" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1574463562981 "|highway"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextSt highway.v(37) " "Verilog HDL Always Construct warning at highway.v(37): inferring latch(es) for variable \"nextSt\", which holds its previous value in one or more paths through the always construct" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1574463562981 "|highway"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carPednSrvd highway.v(37) " "Verilog HDL Always Construct warning at highway.v(37): inferring latch(es) for variable \"carPednSrvd\", which holds its previous value in one or more paths through the always construct" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1574463562981 "|highway"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carPednSrvd highway.v(37) " "Inferred latch for \"carPednSrvd\" at highway.v(37)" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574463563004 "|highway"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextSt\[0\] highway.v(37) " "Inferred latch for \"nextSt\[0\]\" at highway.v(37)" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574463563004 "|highway"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextSt\[1\] highway.v(37) " "Inferred latch for \"nextSt\[1\]\" at highway.v(37)" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574463563004 "|highway"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextSt\[2\] highway.v(37) " "Inferred latch for \"nextSt\[2\]\" at highway.v(37)" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574463563015 "|highway"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextSt\[3\] highway.v(37) " "Inferred latch for \"nextSt\[3\]\" at highway.v(37)" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574463563015 "|highway"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:my_timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:my_timer\"" {  } { { "highway.v" "my_timer" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574463563020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1574463564174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1574463564174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1574463564283 "|highway|Resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1574463564283 "|highway|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CarSec " "No output dependent on input pin \"CarSec\"" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1574463564283 "|highway|CarSec"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CarPres " "No output dependent on input pin \"CarPres\"" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1574463564283 "|highway|CarPres"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PedReq " "No output dependent on input pin \"PedReq\"" {  } { { "highway.v" "" { Text "C:/GitHubRepo/Quartos/lab9/highway.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1574463564283 "|highway|PedReq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1574463564283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1574463564285 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1574463564285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1574463564285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574463564356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 17:59:24 2019 " "Processing ended: Fri Nov 22 17:59:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574463564356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574463564356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574463564356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574463564356 ""}
