# MIPS
MIPS pipeline implementation in Verilog using Xilinx ISE.

## MIPS Pipeline
<img src="https://github.com/bkboggy/MIPS/blob/master/readme_images/pipeline.JPG" alt="Pipeline">

### IF Stage
<img src="https://github.com/bkboggy/MIPS/blob/master/readme_images/if_stage.JPG" width=60% alt="IF Stage">

### ID Stage
<img src="https://github.com/bkboggy/MIPS/blob/master/readme_images/id_stage.JPG" width=60% alt="ID Stage">

### EX Stage
<img src="https://github.com/bkboggy/MIPS/blob/master/readme_images/ex_stage.JPG" width=60% alt="EX Stage">

### MEM Stage
<img src="https://github.com/bkboggy/MIPS/blob/master/readme_images/mem_stage.JPG" width=60% alt="MEM Stage">

### WB Stage
<img src="https://github.com/bkboggy/MIPS/blob/master/readme_images/wb_stage.JPG" width=60% alt="WB Stage">
