m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
Z2 !s12c _opt2
R1
R2
R1
R2
R1
Z3 !s12c _opt1
R1
R3
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z4 dC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim
T_opt
!s110 1757481263
VF?^0N1J=K9hk41ZFnTUjZ0
04 12 4 work seven_seg_tb fast 0
=1-00be43eaeac0-68c1092f-278-5310
R1
Z5 !s12f OEM25U2 
Z6 !s12b OEM100
Z7 !s124 OEM100
Z8 !s135 nogc
Z9 o-quiet -auto_acc_if_foreign -work work +acc -L iCE40UP
Z10 tCvgOpt 0
n@_opt
Z11 OL;O;2024.2;79
T_opt1
!s110 1757478939
VnTJV8l:D4_35j@SnlmDb:1
Z12 04 21 4 work clk_divider_testbench fast 0
=2-00be43eaeac0-68c1001b-227-3960
R1
R5
R6
R7
R8
o-quiet -auto_acc_if_foreign -work work
R10
n@_opt1
R11
R4
T_opt2
!s110 1757479236
VbLI>ggf^829Do@jgY`<j31
R12
=4-00be43eaeac0-68c10144-4-2e70
R1
R5
R6
R7
R8
R9
R10
n@_opt2
R11
R4
vclk_divider
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv
Z13 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z14 !s110 1757479231
!i10b 1
!s100 h>?W=GV4Xa=:NTYeMZl>_2
IZBeWK>9h@oe25c6fZl:zA3
S1
R4
w1757476737
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv
!i122 24
L0 4 22
Z15 VDg1SIo80bB@j0V0VzS_@n1
Z16 OL;L;2024.2;79
r1
!s85 0
31
Z17 !s108 1757479231.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/clk_divider.sv|
!i113 0
Z18 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R10
vclk_divider_testbench
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv
R13
R14
!i10b 1
!s100 ]K]cKH2`ozJc=zE5ceU;<1
IFkdXm[ZiRc^ib0lk?Z8OY0
S1
R4
w1757479227
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv
!i122 25
L0 8 64
R15
R16
r1
!s85 0
31
R17
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/clk_divider_testbench.sv|
!i113 0
R18
R10
vseven_seg_display
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv
R13
Z19 !s110 1757481243
!i10b 1
!s100 1cjNdcVlj<jAgU<@eEjPL2
Ib1>6hAk;jLET6]??RYHhd3
S1
R4
w1757479905
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv
!i122 29
L0 5 25
R15
R16
r1
!s85 0
31
Z20 !s108 1757481243.000000
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/src/seven_seg_display.sv|
!i113 0
R18
R10
vseven_seg_tb
2C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv
R13
R19
!i10b 1
!s100 Wc?BDP3`[Lo?B<3k3O]zB3
ICRhZIZ76VBl<JaOUDezS81
S1
R4
w1757481238
8C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv
FC:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv
!i122 28
L0 4 57
R15
R16
r1
!s85 0
31
R20
!s107 C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/fpga/sim/seven_seg_tb.sv|
!i113 0
R18
R10
