0.6
2019.1
May 24 2019
15:06:07
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/EffectLed_tb.v,1730654018,verilog,,,,EffectLed_tb,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v,1730655254,verilog,,,,frequency_tb,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v,1730631453,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v,,Display7SEG,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/EffectLed.v,1730654057,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v,,EffectLed,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v,1730653532,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v,,Effect_1,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v,1730653422,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_3.v,,Effect_2,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_3.v,1730653532,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v,,Effect_3,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v,1730653420,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v,,Effect_4,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v,1730653652,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/effectMode.v,,Effect_5,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/effectMode.v,1730652555,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v,,effectMode,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v,1730654955,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v,,frequency,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/timer.v,1730652555,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/EffectLed_tb.v,,timer,,,,,,,,
