
####################################################
# Sites
sites - DSP48_X1Y26 DSP48_X1Y27 DSP48_X1Y28 DSP48_X1Y29 DSP48_X1Y30 DSP48_X1Y31 DSP48_X1Y32 DSP48_X1Y33 DSP48_X1Y34 DSP48_X1Y35 DSP48_X1Y36 DSP48_X1Y37 DSP48_X1Y38 DSP48_X1Y39 DSP48_X1Y40 DSP48_X1Y41 DSP48_X1Y42 DSP48_X1Y43 DSP48_X1Y44 DSP48_X1Y45 DSP48_X1Y46 DSP48_X1Y47 DSP48_X1Y48 DSP48_X1Y49 DSP48_X2Y26 DSP48_X2Y27 DSP48_X2Y28 DSP48_X2Y29 DSP48_X2Y30 DSP48_X2Y31 DSP48_X2Y32 DSP48_X2Y33 DSP48_X2Y34 DSP48_X2Y35 DSP48_X2Y36 DSP48_X2Y37 DSP48_X2Y38 DSP48_X2Y39 DSP48_X2Y40 DSP48_X2Y41 DSP48_X2Y42 DSP48_X2Y43 DSP48_X2Y44 DSP48_X2Y45 DSP48_X2Y46 DSP48_X2Y47 DSP48_X2Y48 DSP48_X2Y49 RAMB18_X1Y26 RAMB18_X1Y27 RAMB18_X1Y28 RAMB18_X1Y29 RAMB18_X1Y30 RAMB18_X1Y31 RAMB18_X1Y32 RAMB18_X1Y33 RAMB18_X1Y34 RAMB18_X1Y35 RAMB18_X1Y36 RAMB18_X1Y37 RAMB18_X1Y38 RAMB18_X1Y39 RAMB18_X1Y40 RAMB18_X1Y41 RAMB18_X1Y42 RAMB18_X1Y43 RAMB18_X1Y44 RAMB18_X1Y45 RAMB18_X1Y46 RAMB18_X1Y47 RAMB18_X1Y48 RAMB18_X1Y49 RAMB18_X2Y26 RAMB18_X2Y27 RAMB18_X2Y28 RAMB18_X2Y29 RAMB18_X2Y30 RAMB18_X2Y31 RAMB18_X2Y32 RAMB18_X2Y33 RAMB18_X2Y34 RAMB18_X2Y35 RAMB18_X2Y36 RAMB18_X2Y37 RAMB18_X2Y38 RAMB18_X2Y39 RAMB18_X2Y40 RAMB18_X2Y41 RAMB18_X2Y42 RAMB18_X2Y43 RAMB18_X2Y44 RAMB18_X2Y45 RAMB18_X2Y46 RAMB18_X2Y47 RAMB18_X2Y48 RAMB18_X2Y49 RAMB18_X3Y26 RAMB18_X3Y27 RAMB18_X3Y28 RAMB18_X3Y29 RAMB18_X3Y30 RAMB18_X3Y31 RAMB18_X3Y32 RAMB18_X3Y33 RAMB18_X3Y34 RAMB18_X3Y35 RAMB18_X3Y36 RAMB18_X3Y37 RAMB18_X3Y38 RAMB18_X3Y39 RAMB18_X3Y40 RAMB18_X3Y41 RAMB18_X3Y42 RAMB18_X3Y43 RAMB18_X3Y44 RAMB18_X3Y45 RAMB18_X3Y46 RAMB18_X3Y47 RAMB18_X3Y48 RAMB18_X3Y49 RAMB36_X1Y13 RAMB36_X1Y14 RAMB36_X1Y15 RAMB36_X1Y16 RAMB36_X1Y17 RAMB36_X1Y18 RAMB36_X1Y19 RAMB36_X1Y20 RAMB36_X1Y21 RAMB36_X1Y22 RAMB36_X1Y23 RAMB36_X1Y24 RAMB36_X2Y13 RAMB36_X2Y14 RAMB36_X2Y15 RAMB36_X2Y16 RAMB36_X2Y17 RAMB36_X2Y18 RAMB36_X2Y19 RAMB36_X2Y20 RAMB36_X2Y21 RAMB36_X2Y22 RAMB36_X2Y23 RAMB36_X2Y24 RAMB36_X3Y13 RAMB36_X3Y14 RAMB36_X3Y15 RAMB36_X3Y16 RAMB36_X3Y17 RAMB36_X3Y18 RAMB36_X3Y19 RAMB36_X3Y20 RAMB36_X3Y21 RAMB36_X3Y22 RAMB36_X3Y23 RAMB36_X3Y24 SLICE_X58Y100 SLICE_X58Y101 SLICE_X58Y102 SLICE_X58Y103 SLICE_X58Y104 SLICE_X58Y105 SLICE_X58Y106 SLICE_X58Y107 SLICE_X58Y108 SLICE_X58Y109 SLICE_X58Y110 SLICE_X58Y111 SLICE_X58Y112 SLICE_X58Y113 SLICE_X58Y114 SLICE_X58Y115 SLICE_X58Y116 SLICE_X58Y117 SLICE_X58Y118 SLICE_X58Y119 SLICE_X58Y120 SLICE_X58Y121 SLICE_X58Y122 SLICE_X58Y123 SLICE_X58Y124 SLICE_X58Y125 SLICE_X58Y126 SLICE_X58Y127 SLICE_X58Y128 SLICE_X58Y65 SLICE_X58Y66 SLICE_X58Y67 SLICE_X58Y68 SLICE_X58Y69 SLICE_X58Y70 SLICE_X58Y71 SLICE_X58Y72 SLICE_X58Y73 SLICE_X58Y74 SLICE_X58Y75 SLICE_X58Y76 SLICE_X58Y77 SLICE_X58Y78 SLICE_X58Y79 SLICE_X58Y80 SLICE_X58Y81 SLICE_X58Y82 SLICE_X58Y83 SLICE_X58Y84 SLICE_X58Y85 SLICE_X58Y86 SLICE_X58Y87 SLICE_X58Y88 SLICE_X58Y89 SLICE_X58Y90 SLICE_X58Y91 SLICE_X58Y92 SLICE_X58Y93 SLICE_X58Y94 SLICE_X58Y95 SLICE_X58Y96 SLICE_X58Y97 SLICE_X58Y98 SLICE_X58Y99 SLICE_X59Y100 SLICE_X59Y101 SLICE_X59Y102 SLICE_X59Y103 SLICE_X59Y104 SLICE_X59Y105 SLICE_X59Y106 SLICE_X59Y107 SLICE_X59Y108 SLICE_X59Y109 SLICE_X59Y110 SLICE_X59Y111 SLICE_X59Y112 SLICE_X59Y113 SLICE_X59Y114 SLICE_X59Y115 SLICE_X59Y116 SLICE_X59Y117 SLICE_X59Y118 SLICE_X59Y119 SLICE_X59Y120 SLICE_X59Y121 SLICE_X59Y122 SLICE_X59Y123 SLICE_X59Y124 SLICE_X59Y125 SLICE_X59Y126 SLICE_X59Y127 SLICE_X59Y128 SLICE_X59Y65 SLICE_X59Y66 SLICE_X59Y67 SLICE_X59Y68 SLICE_X59Y69 SLICE_X59Y70 SLICE_X59Y71 SLICE_X59Y72 SLICE_X59Y73 SLICE_X59Y74 SLICE_X59Y75 SLICE_X59Y76 SLICE_X59Y77 SLICE_X59Y78 SLICE_X59Y79 SLICE_X59Y80 SLICE_X59Y81 SLICE_X59Y82 SLICE_X59Y83 SLICE_X59Y84 SLICE_X59Y85 SLICE_X59Y86 SLICE_X59Y87 SLICE_X59Y88 SLICE_X59Y89 SLICE_X59Y90 SLICE_X59Y91 SLICE_X59Y92 SLICE_X59Y93 SLICE_X59Y94 SLICE_X59Y95 SLICE_X59Y96 SLICE_X59Y97 SLICE_X59Y98 SLICE_X59Y99 SLICE_X60Y100 SLICE_X60Y101 SLICE_X60Y102 SLICE_X60Y103 SLICE_X60Y104 SLICE_X60Y105 SLICE_X60Y106 SLICE_X60Y107 SLICE_X60Y108 SLICE_X60Y109 SLICE_X60Y110 SLICE_X60Y111 SLICE_X60Y112 SLICE_X60Y113 SLICE_X60Y114 SLICE_X60Y115 SLICE_X60Y116 SLICE_X60Y117 SLICE_X60Y118 SLICE_X60Y119 SLICE_X60Y120 SLICE_X60Y121 SLICE_X60Y122 SLICE_X60Y123 SLICE_X60Y124 SLICE_X60Y125 SLICE_X60Y126 SLICE_X60Y127 SLICE_X60Y128 SLICE_X60Y65 SLICE_X60Y66 SLICE_X60Y67 SLICE_X60Y68 SLICE_X60Y69 SLICE_X60Y70 SLICE_X60Y71 SLICE_X60Y72 SLICE_X60Y73 SLICE_X60Y74 SLICE_X60Y75 SLICE_X60Y76 SLICE_X60Y77 SLICE_X60Y78 SLICE_X60Y79 SLICE_X60Y80 SLICE_X60Y81 SLICE_X60Y82 SLICE_X60Y83 SLICE_X60Y84 SLICE_X60Y85 SLICE_X60Y86 SLICE_X60Y87 SLICE_X60Y88 SLICE_X60Y89 SLICE_X60Y90 SLICE_X60Y91 SLICE_X60Y92 SLICE_X60Y93 SLICE_X60Y94 SLICE_X60Y95 SLICE_X60Y96 SLICE_X60Y97 SLICE_X60Y98 SLICE_X60Y99 SLICE_X61Y100 SLICE_X61Y101 SLICE_X61Y102 SLICE_X61Y103 SLICE_X61Y104 SLICE_X61Y105 SLICE_X61Y106 SLICE_X61Y107 SLICE_X61Y108 SLICE_X61Y109 SLICE_X61Y110 SLICE_X61Y111 SLICE_X61Y112 SLICE_X61Y113 SLICE_X61Y114 SLICE_X61Y115 SLICE_X61Y116 SLICE_X61Y117 SLICE_X61Y118 SLICE_X61Y119 SLICE_X61Y120 SLICE_X61Y121 SLICE_X61Y122 SLICE_X61Y123 SLICE_X61Y124 SLICE_X61Y125 SLICE_X61Y126 SLICE_X61Y127 SLICE_X61Y128 SLICE_X61Y65 SLICE_X61Y66 SLICE_X61Y67 SLICE_X61Y68 SLICE_X61Y69 SLICE_X61Y70 SLICE_X61Y71 SLICE_X61Y72 SLICE_X61Y73 SLICE_X61Y74 SLICE_X61Y75 SLICE_X61Y76 SLICE_X61Y77 SLICE_X61Y78 SLICE_X61Y79 SLICE_X61Y80 SLICE_X61Y81 SLICE_X61Y82 SLICE_X61Y83 SLICE_X61Y84 SLICE_X61Y85 SLICE_X61Y86 SLICE_X61Y87 SLICE_X61Y88 SLICE_X61Y89 SLICE_X61Y90 SLICE_X61Y91 SLICE_X61Y92 SLICE_X61Y93 SLICE_X61Y94 SLICE_X61Y95 SLICE_X61Y96 SLICE_X61Y97 SLICE_X61Y98 SLICE_X61Y99 SLICE_X62Y100 SLICE_X62Y101 SLICE_X62Y102 SLICE_X62Y103 SLICE_X62Y104 SLICE_X62Y105 SLICE_X62Y106 SLICE_X62Y107 SLICE_X62Y108 SLICE_X62Y109 SLICE_X62Y110 SLICE_X62Y111 SLICE_X62Y112 SLICE_X62Y113 SLICE_X62Y114 SLICE_X62Y115 SLICE_X62Y116 SLICE_X62Y117 SLICE_X62Y118 SLICE_X62Y119 SLICE_X62Y120 SLICE_X62Y121 SLICE_X62Y122 SLICE_X62Y123 SLICE_X62Y124 SLICE_X62Y125 SLICE_X62Y126 SLICE_X62Y127 SLICE_X62Y128 SLICE_X62Y65 SLICE_X62Y66 SLICE_X62Y67 SLICE_X62Y68 SLICE_X62Y69 SLICE_X62Y70 SLICE_X62Y71 SLICE_X62Y72 SLICE_X62Y73 SLICE_X62Y74 SLICE_X62Y75 SLICE_X62Y76 SLICE_X62Y77 SLICE_X62Y78 SLICE_X62Y79 SLICE_X62Y80 SLICE_X62Y81 SLICE_X62Y82 SLICE_X62Y83 SLICE_X62Y84 SLICE_X62Y85 SLICE_X62Y86 SLICE_X62Y87 SLICE_X62Y88 SLICE_X62Y89 SLICE_X62Y90 SLICE_X62Y91 SLICE_X62Y92 SLICE_X62Y93 SLICE_X62Y94 SLICE_X62Y95 SLICE_X62Y96 SLICE_X62Y97 SLICE_X62Y98 SLICE_X62Y99 SLICE_X63Y100 SLICE_X63Y101 SLICE_X63Y102 SLICE_X63Y103 SLICE_X63Y104 SLICE_X63Y105 SLICE_X63Y106 SLICE_X63Y107 SLICE_X63Y108 SLICE_X63Y109 SLICE_X63Y110 SLICE_X63Y111 SLICE_X63Y112 SLICE_X63Y113 SLICE_X63Y114 SLICE_X63Y115 SLICE_X63Y116 SLICE_X63Y117 SLICE_X63Y118 SLICE_X63Y119 SLICE_X63Y120 SLICE_X63Y121 SLICE_X63Y122 SLICE_X63Y123 SLICE_X63Y124 SLICE_X63Y125 SLICE_X63Y126 SLICE_X63Y127 SLICE_X63Y128 SLICE_X63Y65 SLICE_X63Y66 SLICE_X63Y67 SLICE_X63Y68 SLICE_X63Y69 SLICE_X63Y70 SLICE_X63Y71 SLICE_X63Y72 SLICE_X63Y73 SLICE_X63Y74 SLICE_X63Y75 SLICE_X63Y76 SLICE_X63Y77 SLICE_X63Y78 SLICE_X63Y79 SLICE_X63Y80 SLICE_X63Y81 SLICE_X63Y82 SLICE_X63Y83 SLICE_X63Y84 SLICE_X63Y85 SLICE_X63Y86 SLICE_X63Y87 SLICE_X63Y88 SLICE_X63Y89 SLICE_X63Y90 SLICE_X63Y91 SLICE_X63Y92 SLICE_X63Y93 SLICE_X63Y94 SLICE_X63Y95 SLICE_X63Y96 SLICE_X63Y97 SLICE_X63Y98 SLICE_X63Y99 SLICE_X64Y100 SLICE_X64Y101 SLICE_X64Y102 SLICE_X64Y103 SLICE_X64Y104 SLICE_X64Y105 SLICE_X64Y106 SLICE_X64Y107 SLICE_X64Y108 SLICE_X64Y109 SLICE_X64Y110 SLICE_X64Y111 SLICE_X64Y112 SLICE_X64Y113 SLICE_X64Y114 SLICE_X64Y115 SLICE_X64Y116 SLICE_X64Y117 SLICE_X64Y118 SLICE_X64Y119 SLICE_X64Y120 SLICE_X64Y121 SLICE_X64Y122 SLICE_X64Y123 SLICE_X64Y124 SLICE_X64Y125 SLICE_X64Y126 SLICE_X64Y127 SLICE_X64Y128 SLICE_X64Y65 SLICE_X64Y66 SLICE_X64Y67 SLICE_X64Y68 SLICE_X64Y69 SLICE_X64Y70 SLICE_X64Y71 SLICE_X64Y72 SLICE_X64Y73 SLICE_X64Y74 SLICE_X64Y75 SLICE_X64Y76 SLICE_X64Y77 SLICE_X64Y78 SLICE_X64Y79 SLICE_X64Y80 SLICE_X64Y81 SLICE_X64Y82 SLICE_X64Y83 SLICE_X64Y84 SLICE_X64Y85 SLICE_X64Y86 SLICE_X64Y87 SLICE_X64Y88 SLICE_X64Y89 SLICE_X64Y90 SLICE_X64Y91 SLICE_X64Y92 SLICE_X64Y93 SLICE_X64Y94 SLICE_X64Y95 SLICE_X64Y96 SLICE_X64Y97 SLICE_X64Y98 SLICE_X64Y99 SLICE_X65Y100 SLICE_X65Y101 SLICE_X65Y102 SLICE_X65Y103 SLICE_X65Y104 SLICE_X65Y105 SLICE_X65Y106 SLICE_X65Y107 SLICE_X65Y108 SLICE_X65Y109 SLICE_X65Y110 SLICE_X65Y111 SLICE_X65Y112 SLICE_X65Y113 SLICE_X65Y114 SLICE_X65Y115 SLICE_X65Y116 SLICE_X65Y117 SLICE_X65Y118 SLICE_X65Y119 SLICE_X65Y120 SLICE_X65Y121 SLICE_X65Y122 SLICE_X65Y123 SLICE_X65Y124 SLICE_X65Y125 SLICE_X65Y126 SLICE_X65Y127 SLICE_X65Y128 SLICE_X65Y65 SLICE_X65Y66 SLICE_X65Y67 SLICE_X65Y68 SLICE_X65Y69 SLICE_X65Y70 SLICE_X65Y71 SLICE_X65Y72 SLICE_X65Y73 SLICE_X65Y74 SLICE_X65Y75 SLICE_X65Y76 SLICE_X65Y77 SLICE_X65Y78 SLICE_X65Y79 SLICE_X65Y80 SLICE_X65Y81 SLICE_X65Y82 SLICE_X65Y83 SLICE_X65Y84 SLICE_X65Y85 SLICE_X65Y86 SLICE_X65Y87 SLICE_X65Y88 SLICE_X65Y89 SLICE_X65Y90 SLICE_X65Y91 SLICE_X65Y92 SLICE_X65Y93 SLICE_X65Y94 SLICE_X65Y95 SLICE_X65Y96 SLICE_X65Y97 SLICE_X65Y98 SLICE_X65Y99 SLICE_X66Y100 SLICE_X66Y101 SLICE_X66Y102 SLICE_X66Y103 SLICE_X66Y104 SLICE_X66Y105 SLICE_X66Y106 SLICE_X66Y107 SLICE_X66Y108 SLICE_X66Y109 SLICE_X66Y110 SLICE_X66Y111 SLICE_X66Y112 SLICE_X66Y113 SLICE_X66Y114 SLICE_X66Y115 SLICE_X66Y116 SLICE_X66Y117 SLICE_X66Y118 SLICE_X66Y119 SLICE_X66Y120 SLICE_X66Y121 SLICE_X66Y122 SLICE_X66Y123 SLICE_X66Y124 SLICE_X66Y125 SLICE_X66Y126 SLICE_X66Y127 SLICE_X66Y128 SLICE_X66Y65 SLICE_X66Y66 SLICE_X66Y67 SLICE_X66Y68 SLICE_X66Y69 SLICE_X66Y70 SLICE_X66Y71 SLICE_X66Y72 SLICE_X66Y73 SLICE_X66Y74 SLICE_X66Y75 SLICE_X66Y76 SLICE_X66Y77 SLICE_X66Y78 SLICE_X66Y79 SLICE_X66Y80 SLICE_X66Y81 SLICE_X66Y82 SLICE_X66Y83 SLICE_X66Y84 SLICE_X66Y85 SLICE_X66Y86 SLICE_X66Y87 SLICE_X66Y88 SLICE_X66Y89 SLICE_X66Y90 SLICE_X66Y91 SLICE_X66Y92 SLICE_X66Y93 SLICE_X66Y94 SLICE_X66Y95 SLICE_X66Y96 SLICE_X66Y97 SLICE_X66Y98 SLICE_X66Y99 SLICE_X67Y100 SLICE_X67Y101 SLICE_X67Y102 SLICE_X67Y103 SLICE_X67Y104 SLICE_X67Y105 SLICE_X67Y106 SLICE_X67Y107 SLICE_X67Y108 SLICE_X67Y109 SLICE_X67Y110 SLICE_X67Y111 SLICE_X67Y112 SLICE_X67Y113 SLICE_X67Y114 SLICE_X67Y115 SLICE_X67Y116 SLICE_X67Y117 SLICE_X67Y118 SLICE_X67Y119 SLICE_X67Y120 SLICE_X67Y121 SLICE_X67Y122 SLICE_X67Y123 SLICE_X67Y124 SLICE_X67Y125 SLICE_X67Y126 SLICE_X67Y127 SLICE_X67Y128 SLICE_X67Y65 SLICE_X67Y66 SLICE_X67Y67 SLICE_X67Y68 SLICE_X67Y69 SLICE_X67Y70 SLICE_X67Y71 SLICE_X67Y72 SLICE_X67Y73 SLICE_X67Y74 SLICE_X67Y75 SLICE_X67Y76 SLICE_X67Y77 SLICE_X67Y78 SLICE_X67Y79 SLICE_X67Y80 SLICE_X67Y81 SLICE_X67Y82 SLICE_X67Y83 SLICE_X67Y84 SLICE_X67Y85 SLICE_X67Y86 SLICE_X67Y87 SLICE_X67Y88 SLICE_X67Y89 SLICE_X67Y90 SLICE_X67Y91 SLICE_X67Y92 SLICE_X67Y93 SLICE_X67Y94 SLICE_X67Y95 SLICE_X67Y96 SLICE_X67Y97 SLICE_X67Y98 SLICE_X67Y99 SLICE_X68Y100 SLICE_X68Y101 SLICE_X68Y102 SLICE_X68Y103 SLICE_X68Y104 SLICE_X68Y105 SLICE_X68Y106 SLICE_X68Y107 SLICE_X68Y108 SLICE_X68Y109 SLICE_X68Y110 SLICE_X68Y111 SLICE_X68Y112 SLICE_X68Y113 SLICE_X68Y114 SLICE_X68Y115 SLICE_X68Y116 SLICE_X68Y117 SLICE_X68Y118 SLICE_X68Y119 SLICE_X68Y120 SLICE_X68Y121 SLICE_X68Y122 SLICE_X68Y123 SLICE_X68Y124 SLICE_X68Y125 SLICE_X68Y126 SLICE_X68Y127 SLICE_X68Y128 SLICE_X68Y65 SLICE_X68Y66 SLICE_X68Y67 SLICE_X68Y68 SLICE_X68Y69 SLICE_X68Y70 SLICE_X68Y71 SLICE_X68Y72 SLICE_X68Y73 SLICE_X68Y74 SLICE_X68Y75 SLICE_X68Y76 SLICE_X68Y77 SLICE_X68Y78 SLICE_X68Y79 SLICE_X68Y80 SLICE_X68Y81 SLICE_X68Y82 SLICE_X68Y83 SLICE_X68Y84 SLICE_X68Y85 SLICE_X68Y86 SLICE_X68Y87 SLICE_X68Y88 SLICE_X68Y89 SLICE_X68Y90 SLICE_X68Y91 SLICE_X68Y92 SLICE_X68Y93 SLICE_X68Y94 SLICE_X68Y95 SLICE_X68Y96 SLICE_X68Y97 SLICE_X68Y98 SLICE_X68Y99 SLICE_X69Y100 SLICE_X69Y101 SLICE_X69Y102 SLICE_X69Y103 SLICE_X69Y104 SLICE_X69Y105 SLICE_X69Y106 SLICE_X69Y107 SLICE_X69Y108 SLICE_X69Y109 SLICE_X69Y110 SLICE_X69Y111 SLICE_X69Y112 SLICE_X69Y113 SLICE_X69Y114 SLICE_X69Y115 SLICE_X69Y116 SLICE_X69Y117 SLICE_X69Y118 SLICE_X69Y119 SLICE_X69Y120 SLICE_X69Y121 SLICE_X69Y122 SLICE_X69Y123 SLICE_X69Y124 SLICE_X69Y125 SLICE_X69Y126 SLICE_X69Y127 SLICE_X69Y128 SLICE_X69Y65 SLICE_X69Y66 SLICE_X69Y67 SLICE_X69Y68 SLICE_X69Y69 SLICE_X69Y70 SLICE_X69Y71 SLICE_X69Y72 SLICE_X69Y73 SLICE_X69Y74 SLICE_X69Y75 SLICE_X69Y76 SLICE_X69Y77 SLICE_X69Y78 SLICE_X69Y79 SLICE_X69Y80 SLICE_X69Y81 SLICE_X69Y82 SLICE_X69Y83 SLICE_X69Y84 SLICE_X69Y85 SLICE_X69Y86 SLICE_X69Y87 SLICE_X69Y88 SLICE_X69Y89 SLICE_X69Y90 SLICE_X69Y91 SLICE_X69Y92 SLICE_X69Y93 SLICE_X69Y94 SLICE_X69Y95 SLICE_X69Y96 SLICE_X69Y97 SLICE_X69Y98 SLICE_X69Y99 SLICE_X70Y100 SLICE_X70Y101 SLICE_X70Y102 SLICE_X70Y103 SLICE_X70Y104 SLICE_X70Y105 SLICE_X70Y106 SLICE_X70Y107 SLICE_X70Y108 SLICE_X70Y109 SLICE_X70Y110 SLICE_X70Y111 SLICE_X70Y112 SLICE_X70Y113 SLICE_X70Y114 SLICE_X70Y115 SLICE_X70Y116 SLICE_X70Y117 SLICE_X70Y118 SLICE_X70Y119 SLICE_X70Y120 SLICE_X70Y121 SLICE_X70Y122 SLICE_X70Y123 SLICE_X70Y124 SLICE_X70Y125 SLICE_X70Y126 SLICE_X70Y127 SLICE_X70Y128 SLICE_X70Y65 SLICE_X70Y66 SLICE_X70Y67 SLICE_X70Y68 SLICE_X70Y69 SLICE_X70Y70 SLICE_X70Y71 SLICE_X70Y72 SLICE_X70Y73 SLICE_X70Y74 SLICE_X70Y75 SLICE_X70Y76 SLICE_X70Y77 SLICE_X70Y78 SLICE_X70Y79 SLICE_X70Y80 SLICE_X70Y81 SLICE_X70Y82 SLICE_X70Y83 SLICE_X70Y84 SLICE_X70Y85 SLICE_X70Y86 SLICE_X70Y87 SLICE_X70Y88 SLICE_X70Y89 SLICE_X70Y90 SLICE_X70Y91 SLICE_X70Y92 SLICE_X70Y93 SLICE_X70Y94 SLICE_X70Y95 SLICE_X70Y96 SLICE_X70Y97 SLICE_X70Y98 SLICE_X70Y99 SLICE_X71Y100 SLICE_X71Y101 SLICE_X71Y102 SLICE_X71Y103 SLICE_X71Y104 SLICE_X71Y105 SLICE_X71Y106 SLICE_X71Y107 SLICE_X71Y108 SLICE_X71Y109 SLICE_X71Y110 SLICE_X71Y111 SLICE_X71Y112 SLICE_X71Y113 SLICE_X71Y114 SLICE_X71Y115 SLICE_X71Y116 SLICE_X71Y117 SLICE_X71Y118 SLICE_X71Y119 SLICE_X71Y120 SLICE_X71Y121 SLICE_X71Y122 SLICE_X71Y123 SLICE_X71Y124 SLICE_X71Y125 SLICE_X71Y126 SLICE_X71Y127 SLICE_X71Y128 SLICE_X71Y65 SLICE_X71Y66 SLICE_X71Y67 SLICE_X71Y68 SLICE_X71Y69 SLICE_X71Y70 SLICE_X71Y71 SLICE_X71Y72 SLICE_X71Y73 SLICE_X71Y74 SLICE_X71Y75 SLICE_X71Y76 SLICE_X71Y77 SLICE_X71Y78 SLICE_X71Y79 SLICE_X71Y80 SLICE_X71Y81 SLICE_X71Y82 SLICE_X71Y83 SLICE_X71Y84 SLICE_X71Y85 SLICE_X71Y86 SLICE_X71Y87 SLICE_X71Y88 SLICE_X71Y89 SLICE_X71Y90 SLICE_X71Y91 SLICE_X71Y92 SLICE_X71Y93 SLICE_X71Y94 SLICE_X71Y95 SLICE_X71Y96 SLICE_X71Y97 SLICE_X71Y98 SLICE_X71Y99 SLICE_X72Y100 SLICE_X72Y101 SLICE_X72Y102 SLICE_X72Y103 SLICE_X72Y104 SLICE_X72Y105 SLICE_X72Y106 SLICE_X72Y107 SLICE_X72Y108 SLICE_X72Y109 SLICE_X72Y110 SLICE_X72Y111 SLICE_X72Y112 SLICE_X72Y113 SLICE_X72Y114 SLICE_X72Y115 SLICE_X72Y116 SLICE_X72Y117 SLICE_X72Y118 SLICE_X72Y119 SLICE_X72Y120 SLICE_X72Y121 SLICE_X72Y122 SLICE_X72Y123 SLICE_X72Y124 SLICE_X72Y125 SLICE_X72Y126 SLICE_X72Y127 SLICE_X72Y128 SLICE_X72Y65 SLICE_X72Y66 SLICE_X72Y67 SLICE_X72Y68 SLICE_X72Y69 SLICE_X72Y70 SLICE_X72Y71 SLICE_X72Y72 SLICE_X72Y73 SLICE_X72Y74 SLICE_X72Y75 SLICE_X72Y76 SLICE_X72Y77 SLICE_X72Y78 SLICE_X72Y79 SLICE_X72Y80 SLICE_X72Y81 SLICE_X72Y82 SLICE_X72Y83 SLICE_X72Y84 SLICE_X72Y85 SLICE_X72Y86 SLICE_X72Y87 SLICE_X72Y88 SLICE_X72Y89 SLICE_X72Y90 SLICE_X72Y91 SLICE_X72Y92 SLICE_X72Y93 SLICE_X72Y94 SLICE_X72Y95 SLICE_X72Y96 SLICE_X72Y97 SLICE_X72Y98 SLICE_X72Y99 SLICE_X73Y100 SLICE_X73Y101 SLICE_X73Y102 SLICE_X73Y103 SLICE_X73Y104 SLICE_X73Y105 SLICE_X73Y106 SLICE_X73Y107 SLICE_X73Y108 SLICE_X73Y109 SLICE_X73Y110 SLICE_X73Y111 SLICE_X73Y112 SLICE_X73Y113 SLICE_X73Y114 SLICE_X73Y115 SLICE_X73Y116 SLICE_X73Y117 SLICE_X73Y118 SLICE_X73Y119 SLICE_X73Y120 SLICE_X73Y121 SLICE_X73Y122 SLICE_X73Y123 SLICE_X73Y124 SLICE_X73Y125 SLICE_X73Y126 SLICE_X73Y127 SLICE_X73Y128 SLICE_X73Y65 SLICE_X73Y66 SLICE_X73Y67 SLICE_X73Y68 SLICE_X73Y69 SLICE_X73Y70 SLICE_X73Y71 SLICE_X73Y72 SLICE_X73Y73 SLICE_X73Y74 SLICE_X73Y75 SLICE_X73Y76 SLICE_X73Y77 SLICE_X73Y78 SLICE_X73Y79 SLICE_X73Y80 SLICE_X73Y81 SLICE_X73Y82 SLICE_X73Y83 SLICE_X73Y84 SLICE_X73Y85 SLICE_X73Y86 SLICE_X73Y87 SLICE_X73Y88 SLICE_X73Y89 SLICE_X73Y90 SLICE_X73Y91 SLICE_X73Y92 SLICE_X73Y93 SLICE_X73Y94 SLICE_X73Y95 SLICE_X73Y96 SLICE_X73Y97 SLICE_X73Y98 SLICE_X73Y99 SLICE_X74Y100 SLICE_X74Y101 SLICE_X74Y102 SLICE_X74Y103 SLICE_X74Y104 SLICE_X74Y105 SLICE_X74Y106 SLICE_X74Y107 SLICE_X74Y108 SLICE_X74Y109 SLICE_X74Y110 SLICE_X74Y111 SLICE_X74Y112 SLICE_X74Y113 SLICE_X74Y114 SLICE_X74Y115 SLICE_X74Y116 SLICE_X74Y117 SLICE_X74Y118 SLICE_X74Y119 SLICE_X74Y120 SLICE_X74Y121 SLICE_X74Y122 SLICE_X74Y123 SLICE_X74Y124 SLICE_X74Y125 SLICE_X74Y126 SLICE_X74Y127 SLICE_X74Y128 SLICE_X74Y65 SLICE_X74Y66 SLICE_X74Y67 SLICE_X74Y68 SLICE_X74Y69 SLICE_X74Y70 SLICE_X74Y71 SLICE_X74Y72 SLICE_X74Y73 SLICE_X74Y74 SLICE_X74Y75 SLICE_X74Y76 SLICE_X74Y77 SLICE_X74Y78 SLICE_X74Y79 SLICE_X74Y80 SLICE_X74Y81 SLICE_X74Y82 SLICE_X74Y83 SLICE_X74Y84 SLICE_X74Y85 SLICE_X74Y86 SLICE_X74Y87 SLICE_X74Y88 SLICE_X74Y89 SLICE_X74Y90 SLICE_X74Y91 SLICE_X74Y92 SLICE_X74Y93 SLICE_X74Y94 SLICE_X74Y95 SLICE_X74Y96 SLICE_X74Y97 SLICE_X74Y98 SLICE_X74Y99 SLICE_X75Y100 SLICE_X75Y101 SLICE_X75Y102 SLICE_X75Y103 SLICE_X75Y104 SLICE_X75Y105 SLICE_X75Y106 SLICE_X75Y107 SLICE_X75Y108 SLICE_X75Y109 SLICE_X75Y110 SLICE_X75Y111 SLICE_X75Y112 SLICE_X75Y113 SLICE_X75Y114 SLICE_X75Y115 SLICE_X75Y116 SLICE_X75Y117 SLICE_X75Y118 SLICE_X75Y119 SLICE_X75Y120 SLICE_X75Y121 SLICE_X75Y122 SLICE_X75Y123 SLICE_X75Y124 SLICE_X75Y125 SLICE_X75Y126 SLICE_X75Y127 SLICE_X75Y128 SLICE_X75Y65 SLICE_X75Y66 SLICE_X75Y67 SLICE_X75Y68 SLICE_X75Y69 SLICE_X75Y70 SLICE_X75Y71 SLICE_X75Y72 SLICE_X75Y73 SLICE_X75Y74 SLICE_X75Y75 SLICE_X75Y76 SLICE_X75Y77 SLICE_X75Y78 SLICE_X75Y79 SLICE_X75Y80 SLICE_X75Y81 SLICE_X75Y82 SLICE_X75Y83 SLICE_X75Y84 SLICE_X75Y85 SLICE_X75Y86 SLICE_X75Y87 SLICE_X75Y88 SLICE_X75Y89 SLICE_X75Y90 SLICE_X75Y91 SLICE_X75Y92 SLICE_X75Y93 SLICE_X75Y94 SLICE_X75Y95 SLICE_X75Y96 SLICE_X75Y97 SLICE_X75Y98 SLICE_X75Y99 SLICE_X76Y100 SLICE_X76Y101 SLICE_X76Y102 SLICE_X76Y103 SLICE_X76Y104 SLICE_X76Y105 SLICE_X76Y106 SLICE_X76Y107 SLICE_X76Y108 SLICE_X76Y109 SLICE_X76Y110 SLICE_X76Y111 SLICE_X76Y112 SLICE_X76Y113 SLICE_X76Y114 SLICE_X76Y115 SLICE_X76Y116 SLICE_X76Y117 SLICE_X76Y118 SLICE_X76Y119 SLICE_X76Y120 SLICE_X76Y121 SLICE_X76Y122 SLICE_X76Y123 SLICE_X76Y124 SLICE_X76Y125 SLICE_X76Y126 SLICE_X76Y127 SLICE_X76Y128 SLICE_X76Y65 SLICE_X76Y66 SLICE_X76Y67 SLICE_X76Y68 SLICE_X76Y69 SLICE_X76Y70 SLICE_X76Y71 SLICE_X76Y72 SLICE_X76Y73 SLICE_X76Y74 SLICE_X76Y75 SLICE_X76Y76 SLICE_X76Y77 SLICE_X76Y78 SLICE_X76Y79 SLICE_X76Y80 SLICE_X76Y81 SLICE_X76Y82 SLICE_X76Y83 SLICE_X76Y84 SLICE_X76Y85 SLICE_X76Y86 SLICE_X76Y87 SLICE_X76Y88 SLICE_X76Y89 SLICE_X76Y90 SLICE_X76Y91 SLICE_X76Y92 SLICE_X76Y93 SLICE_X76Y94 SLICE_X76Y95 SLICE_X76Y96 SLICE_X76Y97 SLICE_X76Y98 SLICE_X76Y99 SLICE_X77Y100 SLICE_X77Y101 SLICE_X77Y102 SLICE_X77Y103 SLICE_X77Y104 SLICE_X77Y105 SLICE_X77Y106 SLICE_X77Y107 SLICE_X77Y108 SLICE_X77Y109 SLICE_X77Y110 SLICE_X77Y111 SLICE_X77Y112 SLICE_X77Y113 SLICE_X77Y114 SLICE_X77Y115 SLICE_X77Y116 SLICE_X77Y117 SLICE_X77Y118 SLICE_X77Y119 SLICE_X77Y120 SLICE_X77Y121 SLICE_X77Y122 SLICE_X77Y123 SLICE_X77Y124 SLICE_X77Y125 SLICE_X77Y126 SLICE_X77Y127 SLICE_X77Y128 SLICE_X77Y65 SLICE_X77Y66 SLICE_X77Y67 SLICE_X77Y68 SLICE_X77Y69 SLICE_X77Y70 SLICE_X77Y71 SLICE_X77Y72 SLICE_X77Y73 SLICE_X77Y74 SLICE_X77Y75 SLICE_X77Y76 SLICE_X77Y77 SLICE_X77Y78 SLICE_X77Y79 SLICE_X77Y80 SLICE_X77Y81 SLICE_X77Y82 SLICE_X77Y83 SLICE_X77Y84 SLICE_X77Y85 SLICE_X77Y86 SLICE_X77Y87 SLICE_X77Y88 SLICE_X77Y89 SLICE_X77Y90 SLICE_X77Y91 SLICE_X77Y92 SLICE_X77Y93 SLICE_X77Y94 SLICE_X77Y95 SLICE_X77Y96 SLICE_X77Y97 SLICE_X77Y98 SLICE_X77Y99 SLICE_X78Y100 SLICE_X78Y101 SLICE_X78Y102 SLICE_X78Y103 SLICE_X78Y104 SLICE_X78Y105 SLICE_X78Y106 SLICE_X78Y107 SLICE_X78Y108 SLICE_X78Y109 SLICE_X78Y110 SLICE_X78Y111 SLICE_X78Y112 SLICE_X78Y113 SLICE_X78Y114 SLICE_X78Y115 SLICE_X78Y116 SLICE_X78Y117 SLICE_X78Y118 SLICE_X78Y119 SLICE_X78Y120 SLICE_X78Y121 SLICE_X78Y122 SLICE_X78Y123 SLICE_X78Y124 SLICE_X78Y125 SLICE_X78Y126 SLICE_X78Y127 SLICE_X78Y128 SLICE_X78Y65 SLICE_X78Y66 SLICE_X78Y67 SLICE_X78Y68 SLICE_X78Y69 SLICE_X78Y70 SLICE_X78Y71 SLICE_X78Y72 SLICE_X78Y73 SLICE_X78Y74 SLICE_X78Y75 SLICE_X78Y76 SLICE_X78Y77 SLICE_X78Y78 SLICE_X78Y79 SLICE_X78Y80 SLICE_X78Y81 SLICE_X78Y82 SLICE_X78Y83 SLICE_X78Y84 SLICE_X78Y85 SLICE_X78Y86 SLICE_X78Y87 SLICE_X78Y88 SLICE_X78Y89 SLICE_X78Y90 SLICE_X78Y91 SLICE_X78Y92 SLICE_X78Y93 SLICE_X78Y94 SLICE_X78Y95 SLICE_X78Y96 SLICE_X78Y97 SLICE_X78Y98 SLICE_X78Y99 SLICE_X79Y100 SLICE_X79Y101 SLICE_X79Y102 SLICE_X79Y103 SLICE_X79Y104 SLICE_X79Y105 SLICE_X79Y106 SLICE_X79Y107 SLICE_X79Y108 SLICE_X79Y109 SLICE_X79Y110 SLICE_X79Y111 SLICE_X79Y112 SLICE_X79Y113 SLICE_X79Y114 SLICE_X79Y115 SLICE_X79Y116 SLICE_X79Y117 SLICE_X79Y118 SLICE_X79Y119 SLICE_X79Y120 SLICE_X79Y121 SLICE_X79Y122 SLICE_X79Y123 SLICE_X79Y124 SLICE_X79Y125 SLICE_X79Y126 SLICE_X79Y127 SLICE_X79Y128 SLICE_X79Y65 SLICE_X79Y66 SLICE_X79Y67 SLICE_X79Y68 SLICE_X79Y69 SLICE_X79Y70 SLICE_X79Y71 SLICE_X79Y72 SLICE_X79Y73 SLICE_X79Y74 SLICE_X79Y75 SLICE_X79Y76 SLICE_X79Y77 SLICE_X79Y78 SLICE_X79Y79 SLICE_X79Y80 SLICE_X79Y81 SLICE_X79Y82 SLICE_X79Y83 SLICE_X79Y84 SLICE_X79Y85 SLICE_X79Y86 SLICE_X79Y87 SLICE_X79Y88 SLICE_X79Y89 SLICE_X79Y90 SLICE_X79Y91 SLICE_X79Y92 SLICE_X79Y93 SLICE_X79Y94 SLICE_X79Y95 SLICE_X79Y96 SLICE_X79Y97 SLICE_X79Y98 SLICE_X79Y99 SLICE_X80Y100 SLICE_X80Y101 SLICE_X80Y102 SLICE_X80Y103 SLICE_X80Y104 SLICE_X80Y105 SLICE_X80Y106 SLICE_X80Y107 SLICE_X80Y108 SLICE_X80Y109 SLICE_X80Y110 SLICE_X80Y111 SLICE_X80Y112 SLICE_X80Y113 SLICE_X80Y114 SLICE_X80Y115 SLICE_X80Y116 SLICE_X80Y117 SLICE_X80Y118 SLICE_X80Y119 SLICE_X80Y120 SLICE_X80Y121 SLICE_X80Y122 SLICE_X80Y123 SLICE_X80Y124 SLICE_X80Y125 SLICE_X80Y126 SLICE_X80Y127 SLICE_X80Y128 SLICE_X80Y65 SLICE_X80Y66 SLICE_X80Y67 SLICE_X80Y68 SLICE_X80Y69 SLICE_X80Y70 SLICE_X80Y71 SLICE_X80Y72 SLICE_X80Y73 SLICE_X80Y74 SLICE_X80Y75 SLICE_X80Y76 SLICE_X80Y77 SLICE_X80Y78 SLICE_X80Y79 SLICE_X80Y80 SLICE_X80Y81 SLICE_X80Y82 SLICE_X80Y83 SLICE_X80Y84 SLICE_X80Y85 SLICE_X80Y86 SLICE_X80Y87 SLICE_X80Y88 SLICE_X80Y89 SLICE_X80Y90 SLICE_X80Y91 SLICE_X80Y92 SLICE_X80Y93 SLICE_X80Y94 SLICE_X80Y95 SLICE_X80Y96 SLICE_X80Y97 SLICE_X80Y98 SLICE_X80Y99 SLICE_X81Y100 SLICE_X81Y101 SLICE_X81Y102 SLICE_X81Y103 SLICE_X81Y104 SLICE_X81Y105 SLICE_X81Y106 SLICE_X81Y107 SLICE_X81Y108 SLICE_X81Y109 SLICE_X81Y110 SLICE_X81Y111 SLICE_X81Y112 SLICE_X81Y113 SLICE_X81Y114 SLICE_X81Y115 SLICE_X81Y116 SLICE_X81Y117 SLICE_X81Y118 SLICE_X81Y119 SLICE_X81Y120 SLICE_X81Y121 SLICE_X81Y122 SLICE_X81Y123 SLICE_X81Y124 SLICE_X81Y125 SLICE_X81Y126 SLICE_X81Y127 SLICE_X81Y128 SLICE_X81Y65 SLICE_X81Y66 SLICE_X81Y67 SLICE_X81Y68 SLICE_X81Y69 SLICE_X81Y70 SLICE_X81Y71 SLICE_X81Y72 SLICE_X81Y73 SLICE_X81Y74 SLICE_X81Y75 SLICE_X81Y76 SLICE_X81Y77 SLICE_X81Y78 SLICE_X81Y79 SLICE_X81Y80 SLICE_X81Y81 SLICE_X81Y82 SLICE_X81Y83 SLICE_X81Y84 SLICE_X81Y85 SLICE_X81Y86 SLICE_X81Y87 SLICE_X81Y88 SLICE_X81Y89 SLICE_X81Y90 SLICE_X81Y91 SLICE_X81Y92 SLICE_X81Y93 SLICE_X81Y94 SLICE_X81Y95 SLICE_X81Y96 SLICE_X81Y97 SLICE_X81Y98 SLICE_X81Y99 SLICE_X82Y100 SLICE_X82Y101 SLICE_X82Y102 SLICE_X82Y103 SLICE_X82Y104 SLICE_X82Y105 SLICE_X82Y106 SLICE_X82Y107 SLICE_X82Y108 SLICE_X82Y109 SLICE_X82Y110 SLICE_X82Y111 SLICE_X82Y112 SLICE_X82Y113 SLICE_X82Y114 SLICE_X82Y115 SLICE_X82Y116 SLICE_X82Y117 SLICE_X82Y118 SLICE_X82Y119 SLICE_X82Y120 SLICE_X82Y121 SLICE_X82Y122 SLICE_X82Y123 SLICE_X82Y124 SLICE_X82Y125 SLICE_X82Y126 SLICE_X82Y127 SLICE_X82Y128 SLICE_X82Y65 SLICE_X82Y66 SLICE_X82Y67 SLICE_X82Y68 SLICE_X82Y69 SLICE_X82Y70 SLICE_X82Y71 SLICE_X82Y72 SLICE_X82Y73 SLICE_X82Y74 SLICE_X82Y75 SLICE_X82Y76 SLICE_X82Y77 SLICE_X82Y78 SLICE_X82Y79 SLICE_X82Y80 SLICE_X82Y81 SLICE_X82Y82 SLICE_X82Y83 SLICE_X82Y84 SLICE_X82Y85 SLICE_X82Y86 SLICE_X82Y87 SLICE_X82Y88 SLICE_X82Y89 SLICE_X82Y90 SLICE_X82Y91 SLICE_X82Y92 SLICE_X82Y93 SLICE_X82Y94 SLICE_X82Y95 SLICE_X82Y96 SLICE_X82Y97 SLICE_X82Y98 SLICE_X82Y99 SLICE_X83Y100 SLICE_X83Y101 SLICE_X83Y102 SLICE_X83Y103 SLICE_X83Y104 SLICE_X83Y105 SLICE_X83Y106 SLICE_X83Y107 SLICE_X83Y108 SLICE_X83Y109 SLICE_X83Y110 SLICE_X83Y111 SLICE_X83Y112 SLICE_X83Y113 SLICE_X83Y114 SLICE_X83Y115 SLICE_X83Y116 SLICE_X83Y117 SLICE_X83Y118 SLICE_X83Y119 SLICE_X83Y120 SLICE_X83Y121 SLICE_X83Y122 SLICE_X83Y123 SLICE_X83Y124 SLICE_X83Y125 SLICE_X83Y126 SLICE_X83Y127 SLICE_X83Y128 SLICE_X83Y65 SLICE_X83Y66 SLICE_X83Y67 SLICE_X83Y68 SLICE_X83Y69 SLICE_X83Y70 SLICE_X83Y71 SLICE_X83Y72 SLICE_X83Y73 SLICE_X83Y74 SLICE_X83Y75 SLICE_X83Y76 SLICE_X83Y77 SLICE_X83Y78 SLICE_X83Y79 SLICE_X83Y80 SLICE_X83Y81 SLICE_X83Y82 SLICE_X83Y83 SLICE_X83Y84 SLICE_X83Y85 SLICE_X83Y86 SLICE_X83Y87 SLICE_X83Y88 SLICE_X83Y89 SLICE_X83Y90 SLICE_X83Y91 SLICE_X83Y92 SLICE_X83Y93 SLICE_X83Y94 SLICE_X83Y95 SLICE_X83Y96 SLICE_X83Y97 SLICE_X83Y98 SLICE_X83Y99

####################################################
# Cells
STAGEN[0].stage/r_data_reg[0] - 
nets: {readdata_o[0] STAGEN[0].stage/r_data_reg[0]/Q}, {clk STAGEN[0].stage/r_data_reg[0]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[0]/CE}, {r_data[0]_i_1_n_0 STAGEN[0].stage/r_data_reg[0]/D}, {<const0> STAGEN[0].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[1] - 
nets: {readdata_o[1] STAGEN[0].stage/r_data_reg[1]/Q}, {clk STAGEN[0].stage/r_data_reg[1]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[1]/CE}, {r_data[1]_i_1_n_0 STAGEN[0].stage/r_data_reg[1]/D}, {<const0> STAGEN[0].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[2] - 
nets: {readdata_o[2] STAGEN[0].stage/r_data_reg[2]/Q}, {clk STAGEN[0].stage/r_data_reg[2]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[2]/CE}, {r_data[2]_i_1_n_0 STAGEN[0].stage/r_data_reg[2]/D}, {<const0> STAGEN[0].stage/r_data_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[3] - 
nets: {readdata_o[3] STAGEN[0].stage/r_data_reg[3]/Q}, {clk STAGEN[0].stage/r_data_reg[3]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[3]/CE}, {r_data[3]_i_1_n_0 STAGEN[0].stage/r_data_reg[3]/D}, {<const0> STAGEN[0].stage/r_data_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[4] - 
nets: {readdata_o[4] STAGEN[0].stage/r_data_reg[4]/Q}, {clk STAGEN[0].stage/r_data_reg[4]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[4]/CE}, {r_data[4]_i_1_n_0 STAGEN[0].stage/r_data_reg[4]/D}, {<const0> STAGEN[0].stage/r_data_reg[4]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[5] - 
nets: {readdata_o[5] STAGEN[0].stage/r_data_reg[5]/Q}, {clk STAGEN[0].stage/r_data_reg[5]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[5]/CE}, {r_data[5]_i_1_n_0 STAGEN[0].stage/r_data_reg[5]/D}, {<const0> STAGEN[0].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[6] - 
nets: {readdata_o[6] STAGEN[0].stage/r_data_reg[6]/Q}, {clk STAGEN[0].stage/r_data_reg[6]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[6]/CE}, {r_data[6]_i_1_n_0 STAGEN[0].stage/r_data_reg[6]/D}, {<const0> STAGEN[0].stage/r_data_reg[6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/r_data_reg[7] - 
nets: {readdata_o[7] STAGEN[0].stage/r_data_reg[7]/Q}, {clk STAGEN[0].stage/r_data_reg[7]/C}, {r_data[7]_i_1_n_0 STAGEN[0].stage/r_data_reg[7]/CE}, {r_data[7]_i_2_n_0 STAGEN[0].stage/r_data_reg[7]/D}, {<const0> STAGEN[0].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/split_module/r_bit2_reg - 
nets: {STAGEN[0].stage/split_module/r_bit2 STAGEN[0].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[0].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[0].stage/split_module/r_bit2_reg/CE}, {readdata_o[7] STAGEN[0].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[0].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_1 STAGEN[0].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[0].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[0].stage/split_module/r_large_bit_reg/CE}, {STAGEN[0].stage/split_module/r_bit2 STAGEN[0].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[0].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[0].stage/split_module/r_run_reg_n_0_[0] STAGEN[0].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[0].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[0].stage/split_module/r_run_reg[0]/CE}, {w_run STAGEN[0].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[0].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[0].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_1 STAGEN[0].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[0].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[0].stage/split_module/r_run_reg[1]/CE}, {STAGEN[0].stage/split_module/r_run_reg_n_0_[0] STAGEN[0].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[0].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[0] - 
nets: {readdata_o[80] STAGEN[10].stage/r_data_reg[0]/Q}, {clk STAGEN[10].stage/r_data_reg[0]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[0]/D}, {<const0> STAGEN[10].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[1] - 
nets: {readdata_o[81] STAGEN[10].stage/r_data_reg[1]/Q}, {clk STAGEN[10].stage/r_data_reg[1]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[1]/D}, {<const0> STAGEN[10].stage/r_data_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[2] - 
nets: {readdata_o[82] STAGEN[10].stage/r_data_reg[2]/Q}, {clk STAGEN[10].stage/r_data_reg[2]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[2]/D}, {<const0> STAGEN[10].stage/r_data_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[3] - 
nets: {readdata_o[83] STAGEN[10].stage/r_data_reg[3]/Q}, {clk STAGEN[10].stage/r_data_reg[3]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[3]/D}, {<const0> STAGEN[10].stage/r_data_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[4] - 
nets: {readdata_o[84] STAGEN[10].stage/r_data_reg[4]/Q}, {clk STAGEN[10].stage/r_data_reg[4]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[4]/D}, {<const0> STAGEN[10].stage/r_data_reg[4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[5] - 
nets: {readdata_o[85] STAGEN[10].stage/r_data_reg[5]/Q}, {clk STAGEN[10].stage/r_data_reg[5]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[5]/D}, {<const0> STAGEN[10].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[6] - 
nets: {readdata_o[86] STAGEN[10].stage/r_data_reg[6]/Q}, {clk STAGEN[10].stage/r_data_reg[6]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[6]/D}, {<const0> STAGEN[10].stage/r_data_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/r_data_reg[7] - 
nets: {readdata_o[87] STAGEN[10].stage/r_data_reg[7]/Q}, {clk STAGEN[10].stage/r_data_reg[7]/C}, {r_data[7]_i_1__9_n_0 STAGEN[10].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__9_n_0 STAGEN[10].stage/r_data_reg[7]/D}, {<const0> STAGEN[10].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_bit1_reg - 
nets: {STAGEN[10].stage/split_module/r_bit1 STAGEN[10].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[10].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[10].stage/split_module/r_bit1_reg/CE}, {w_bit_up_10 STAGEN[10].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[10].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_bit2_reg - 
nets: {STAGEN[10].stage/split_module/r_bit2 STAGEN[10].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[10].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[10].stage/split_module/r_bit2_reg/CE}, {readdata_o[87] STAGEN[10].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[10].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[10].stage/split_module/r_compare_result STAGEN[10].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[10].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[10].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__8_n_0 STAGEN[10].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[10].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[10].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[10].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[10].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[10].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__8_n_0 STAGEN[10].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[10].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_11 STAGEN[10].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[10].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[10].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__8_n_0 STAGEN[10].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[10].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[10].stage/split_module/r_run_reg_n_0_[0] STAGEN[10].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[10].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[10].stage/split_module/r_run_reg[0]/CE}, {w_run_up_10 STAGEN[10].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[10].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_11 STAGEN[10].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[10].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[10].stage/split_module/r_run_reg[1]/CE}, {STAGEN[10].stage/split_module/r_run_reg_n_0_[0] STAGEN[10].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[10].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[10].stage/split_module/r_small_bit_reg_n_0 STAGEN[10].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[10].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[10].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__8_n_0 STAGEN[10].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[10].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[10].stage/split_module/p_0_in STAGEN[10].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[10].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[10].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_10 STAGEN[10].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[10].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[10].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_11 STAGEN[10].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[10].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[10].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[10].stage/split_module/p_1_out[0] STAGEN[10].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[10].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[0] - 
nets: {readdata_o[88] STAGEN[11].stage/r_data_reg[0]/Q}, {clk STAGEN[11].stage/r_data_reg[0]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[0]/D}, {<const0> STAGEN[11].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[1] - 
nets: {readdata_o[89] STAGEN[11].stage/r_data_reg[1]/Q}, {clk STAGEN[11].stage/r_data_reg[1]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[1]/D}, {<const0> STAGEN[11].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[2] - 
nets: {readdata_o[90] STAGEN[11].stage/r_data_reg[2]/Q}, {clk STAGEN[11].stage/r_data_reg[2]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[2]/D}, {<const0> STAGEN[11].stage/r_data_reg[2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[3] - 
nets: {readdata_o[91] STAGEN[11].stage/r_data_reg[3]/Q}, {clk STAGEN[11].stage/r_data_reg[3]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[3]/D}, {<const0> STAGEN[11].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[4] - 
nets: {readdata_o[92] STAGEN[11].stage/r_data_reg[4]/Q}, {clk STAGEN[11].stage/r_data_reg[4]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[4]/D}, {<const0> STAGEN[11].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[5] - 
nets: {readdata_o[93] STAGEN[11].stage/r_data_reg[5]/Q}, {clk STAGEN[11].stage/r_data_reg[5]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[5]/D}, {<const0> STAGEN[11].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[6] - 
nets: {readdata_o[94] STAGEN[11].stage/r_data_reg[6]/Q}, {clk STAGEN[11].stage/r_data_reg[6]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[6]/D}, {<const0> STAGEN[11].stage/r_data_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/r_data_reg[7] - 
nets: {readdata_o[95] STAGEN[11].stage/r_data_reg[7]/Q}, {clk STAGEN[11].stage/r_data_reg[7]/C}, {r_data[7]_i_1__10_n_0 STAGEN[11].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__10_n_0 STAGEN[11].stage/r_data_reg[7]/D}, {<const0> STAGEN[11].stage/r_data_reg[7]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_bit1_reg - 
nets: {STAGEN[11].stage/split_module/r_bit1 STAGEN[11].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[11].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[11].stage/split_module/r_bit1_reg/CE}, {w_bit_up_11 STAGEN[11].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[11].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_bit2_reg - 
nets: {STAGEN[11].stage/split_module/r_bit2 STAGEN[11].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[11].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[11].stage/split_module/r_bit2_reg/CE}, {readdata_o[95] STAGEN[11].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[11].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[11].stage/split_module/r_compare_result STAGEN[11].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[11].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[11].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__9_n_0 STAGEN[11].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[11].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[11].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[11].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[11].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[11].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__9_n_0 STAGEN[11].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[11].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_12 STAGEN[11].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[11].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[11].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__9_n_0 STAGEN[11].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[11].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[11].stage/split_module/r_run_reg_n_0_[0] STAGEN[11].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[11].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[11].stage/split_module/r_run_reg[0]/CE}, {w_run_up_11 STAGEN[11].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[11].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_12 STAGEN[11].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[11].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[11].stage/split_module/r_run_reg[1]/CE}, {STAGEN[11].stage/split_module/r_run_reg_n_0_[0] STAGEN[11].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[11].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[11].stage/split_module/r_small_bit_reg_n_0 STAGEN[11].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[11].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[11].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__9_n_0 STAGEN[11].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[11].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[11].stage/split_module/p_0_in STAGEN[11].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[11].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[11].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_11 STAGEN[11].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[11].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[11].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_12 STAGEN[11].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[11].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[11].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[11].stage/split_module/p_1_out[0] STAGEN[11].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[11].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[0] - 
nets: {readdata_o[96] STAGEN[12].stage/r_data_reg[0]/Q}, {clk STAGEN[12].stage/r_data_reg[0]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[0]/D}, {<const0> STAGEN[12].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[1] - 
nets: {readdata_o[97] STAGEN[12].stage/r_data_reg[1]/Q}, {clk STAGEN[12].stage/r_data_reg[1]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[1]/D}, {<const0> STAGEN[12].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[2] - 
nets: {readdata_o[98] STAGEN[12].stage/r_data_reg[2]/Q}, {clk STAGEN[12].stage/r_data_reg[2]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[2]/D}, {<const0> STAGEN[12].stage/r_data_reg[2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[3] - 
nets: {readdata_o[99] STAGEN[12].stage/r_data_reg[3]/Q}, {clk STAGEN[12].stage/r_data_reg[3]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[3]/D}, {<const0> STAGEN[12].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[4] - 
nets: {readdata_o[100] STAGEN[12].stage/r_data_reg[4]/Q}, {clk STAGEN[12].stage/r_data_reg[4]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[4]/D}, {<const0> STAGEN[12].stage/r_data_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[5] - 
nets: {readdata_o[101] STAGEN[12].stage/r_data_reg[5]/Q}, {clk STAGEN[12].stage/r_data_reg[5]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[5]/D}, {<const0> STAGEN[12].stage/r_data_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[6] - 
nets: {readdata_o[102] STAGEN[12].stage/r_data_reg[6]/Q}, {clk STAGEN[12].stage/r_data_reg[6]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[6]/D}, {<const0> STAGEN[12].stage/r_data_reg[6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/r_data_reg[7] - 
nets: {readdata_o[103] STAGEN[12].stage/r_data_reg[7]/Q}, {clk STAGEN[12].stage/r_data_reg[7]/C}, {r_data[7]_i_1__11_n_0 STAGEN[12].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__11_n_0 STAGEN[12].stage/r_data_reg[7]/D}, {<const0> STAGEN[12].stage/r_data_reg[7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_bit1_reg - 
nets: {STAGEN[12].stage/split_module/r_bit1 STAGEN[12].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[12].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[12].stage/split_module/r_bit1_reg/CE}, {w_bit_up_12 STAGEN[12].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[12].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_bit2_reg - 
nets: {STAGEN[12].stage/split_module/r_bit2 STAGEN[12].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[12].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[12].stage/split_module/r_bit2_reg/CE}, {readdata_o[103] STAGEN[12].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[12].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[12].stage/split_module/r_compare_result STAGEN[12].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[12].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[12].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__10_n_0 STAGEN[12].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[12].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[12].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[12].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[12].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[12].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__10_n_0 STAGEN[12].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[12].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_13 STAGEN[12].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[12].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[12].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__10_n_0 STAGEN[12].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[12].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[12].stage/split_module/r_run_reg_n_0_[0] STAGEN[12].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[12].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[12].stage/split_module/r_run_reg[0]/CE}, {w_run_up_12 STAGEN[12].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[12].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_13 STAGEN[12].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[12].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[12].stage/split_module/r_run_reg[1]/CE}, {STAGEN[12].stage/split_module/r_run_reg_n_0_[0] STAGEN[12].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[12].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[12].stage/split_module/r_small_bit_reg_n_0 STAGEN[12].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[12].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[12].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__10_n_0 STAGEN[12].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[12].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[12].stage/split_module/p_0_in STAGEN[12].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[12].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[12].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_12 STAGEN[12].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[12].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[12].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_13 STAGEN[12].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[12].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[12].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[12].stage/split_module/p_1_out[0] STAGEN[12].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[12].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[0] - 
nets: {readdata_o[104] STAGEN[13].stage/r_data_reg[0]/Q}, {clk STAGEN[13].stage/r_data_reg[0]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[0]/D}, {<const0> STAGEN[13].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[1] - 
nets: {readdata_o[105] STAGEN[13].stage/r_data_reg[1]/Q}, {clk STAGEN[13].stage/r_data_reg[1]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[1]/D}, {<const0> STAGEN[13].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[2] - 
nets: {readdata_o[106] STAGEN[13].stage/r_data_reg[2]/Q}, {clk STAGEN[13].stage/r_data_reg[2]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[2]/D}, {<const0> STAGEN[13].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[3] - 
nets: {readdata_o[107] STAGEN[13].stage/r_data_reg[3]/Q}, {clk STAGEN[13].stage/r_data_reg[3]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[3]/D}, {<const0> STAGEN[13].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[4] - 
nets: {readdata_o[108] STAGEN[13].stage/r_data_reg[4]/Q}, {clk STAGEN[13].stage/r_data_reg[4]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[4]/D}, {<const0> STAGEN[13].stage/r_data_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[5] - 
nets: {readdata_o[109] STAGEN[13].stage/r_data_reg[5]/Q}, {clk STAGEN[13].stage/r_data_reg[5]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[5]/D}, {<const0> STAGEN[13].stage/r_data_reg[5]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[6] - 
nets: {readdata_o[110] STAGEN[13].stage/r_data_reg[6]/Q}, {clk STAGEN[13].stage/r_data_reg[6]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[6]/D}, {<const0> STAGEN[13].stage/r_data_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/r_data_reg[7] - 
nets: {readdata_o[111] STAGEN[13].stage/r_data_reg[7]/Q}, {clk STAGEN[13].stage/r_data_reg[7]/C}, {r_data[7]_i_1__12_n_0 STAGEN[13].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__12_n_0 STAGEN[13].stage/r_data_reg[7]/D}, {<const0> STAGEN[13].stage/r_data_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_bit1_reg - 
nets: {STAGEN[13].stage/split_module/r_bit1 STAGEN[13].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[13].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[13].stage/split_module/r_bit1_reg/CE}, {w_bit_up_13 STAGEN[13].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[13].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_bit2_reg - 
nets: {STAGEN[13].stage/split_module/r_bit2 STAGEN[13].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[13].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[13].stage/split_module/r_bit2_reg/CE}, {readdata_o[111] STAGEN[13].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[13].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[13].stage/split_module/r_compare_result STAGEN[13].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[13].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[13].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__11_n_0 STAGEN[13].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[13].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[13].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[13].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[13].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[13].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__11_n_0 STAGEN[13].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[13].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_14 STAGEN[13].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[13].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[13].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__11_n_0 STAGEN[13].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[13].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[13].stage/split_module/r_run_reg_n_0_[0] STAGEN[13].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[13].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[13].stage/split_module/r_run_reg[0]/CE}, {w_run_up_13 STAGEN[13].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[13].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_14 STAGEN[13].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[13].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[13].stage/split_module/r_run_reg[1]/CE}, {STAGEN[13].stage/split_module/r_run_reg_n_0_[0] STAGEN[13].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[13].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[13].stage/split_module/r_small_bit_reg_n_0 STAGEN[13].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[13].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[13].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__11_n_0 STAGEN[13].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[13].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[13].stage/split_module/p_0_in STAGEN[13].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[13].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[13].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_13 STAGEN[13].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[13].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[13].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_14 STAGEN[13].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[13].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[13].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[13].stage/split_module/p_1_out[0] STAGEN[13].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[13].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[0] - 
nets: {readdata_o[112] STAGEN[14].stage/r_data_reg[0]/Q}, {clk STAGEN[14].stage/r_data_reg[0]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[0]/D}, {<const0> STAGEN[14].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[1] - 
nets: {readdata_o[113] STAGEN[14].stage/r_data_reg[1]/Q}, {clk STAGEN[14].stage/r_data_reg[1]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[1]/D}, {<const0> STAGEN[14].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[2] - 
nets: {readdata_o[114] STAGEN[14].stage/r_data_reg[2]/Q}, {clk STAGEN[14].stage/r_data_reg[2]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[2]/D}, {<const0> STAGEN[14].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[3] - 
nets: {readdata_o[115] STAGEN[14].stage/r_data_reg[3]/Q}, {clk STAGEN[14].stage/r_data_reg[3]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[3]/D}, {<const0> STAGEN[14].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[4] - 
nets: {readdata_o[116] STAGEN[14].stage/r_data_reg[4]/Q}, {clk STAGEN[14].stage/r_data_reg[4]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[4]/D}, {<const0> STAGEN[14].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[5] - 
nets: {readdata_o[117] STAGEN[14].stage/r_data_reg[5]/Q}, {clk STAGEN[14].stage/r_data_reg[5]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[5]/D}, {<const0> STAGEN[14].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[6] - 
nets: {readdata_o[118] STAGEN[14].stage/r_data_reg[6]/Q}, {clk STAGEN[14].stage/r_data_reg[6]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[6]/D}, {<const0> STAGEN[14].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/r_data_reg[7] - 
nets: {readdata_o[119] STAGEN[14].stage/r_data_reg[7]/Q}, {clk STAGEN[14].stage/r_data_reg[7]/C}, {r_data[7]_i_1__13_n_0 STAGEN[14].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__13_n_0 STAGEN[14].stage/r_data_reg[7]/D}, {<const0> STAGEN[14].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_bit1_reg - 
nets: {STAGEN[14].stage/split_module/r_bit1 STAGEN[14].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[14].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[14].stage/split_module/r_bit1_reg/CE}, {w_bit_up_14 STAGEN[14].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[14].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_bit2_reg - 
nets: {STAGEN[14].stage/split_module/r_bit2 STAGEN[14].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[14].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[14].stage/split_module/r_bit2_reg/CE}, {readdata_o[119] STAGEN[14].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[14].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[14].stage/split_module/r_compare_result STAGEN[14].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[14].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[14].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__12_n_0 STAGEN[14].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[14].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[14].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[14].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[14].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[14].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__12_n_0 STAGEN[14].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[14].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_15 STAGEN[14].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[14].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[14].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__12_n_0 STAGEN[14].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[14].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[14].stage/split_module/r_run_reg_n_0_[0] STAGEN[14].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[14].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[14].stage/split_module/r_run_reg[0]/CE}, {w_run_up_14 STAGEN[14].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[14].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_15 STAGEN[14].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[14].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[14].stage/split_module/r_run_reg[1]/CE}, {STAGEN[14].stage/split_module/r_run_reg_n_0_[0] STAGEN[14].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[14].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[14].stage/split_module/r_small_bit_reg_n_0 STAGEN[14].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[14].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[14].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__12_n_0 STAGEN[14].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[14].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[14].stage/split_module/p_0_in STAGEN[14].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[14].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[14].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_14 STAGEN[14].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[14].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[14].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_15 STAGEN[14].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[14].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[14].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[14].stage/split_module/p_1_out[0] STAGEN[14].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[14].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[0] - 
nets: {readdata_o[120] STAGEN[15].stage/r_data_reg[0]/Q}, {clk STAGEN[15].stage/r_data_reg[0]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[0]/D}, {<const0> STAGEN[15].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[1] - 
nets: {readdata_o[121] STAGEN[15].stage/r_data_reg[1]/Q}, {clk STAGEN[15].stage/r_data_reg[1]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[1]/D}, {<const0> STAGEN[15].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[2] - 
nets: {readdata_o[122] STAGEN[15].stage/r_data_reg[2]/Q}, {clk STAGEN[15].stage/r_data_reg[2]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[2]/D}, {<const0> STAGEN[15].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[3] - 
nets: {readdata_o[123] STAGEN[15].stage/r_data_reg[3]/Q}, {clk STAGEN[15].stage/r_data_reg[3]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[3]/D}, {<const0> STAGEN[15].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[4] - 
nets: {readdata_o[124] STAGEN[15].stage/r_data_reg[4]/Q}, {clk STAGEN[15].stage/r_data_reg[4]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[4]/D}, {<const0> STAGEN[15].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[5] - 
nets: {readdata_o[125] STAGEN[15].stage/r_data_reg[5]/Q}, {clk STAGEN[15].stage/r_data_reg[5]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[5]/D}, {<const0> STAGEN[15].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[6] - 
nets: {readdata_o[126] STAGEN[15].stage/r_data_reg[6]/Q}, {clk STAGEN[15].stage/r_data_reg[6]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[6]/D}, {<const0> STAGEN[15].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/r_data_reg[7] - 
nets: {readdata_o[127] STAGEN[15].stage/r_data_reg[7]/Q}, {clk STAGEN[15].stage/r_data_reg[7]/C}, {r_data[7]_i_1__14_n_0 STAGEN[15].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__14_n_0 STAGEN[15].stage/r_data_reg[7]/D}, {<const0> STAGEN[15].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_bit1_reg - 
nets: {STAGEN[15].stage/split_module/r_bit1 STAGEN[15].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[15].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[15].stage/split_module/r_bit1_reg/CE}, {w_bit_up_15 STAGEN[15].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[15].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_bit2_reg - 
nets: {STAGEN[15].stage/split_module/r_bit2 STAGEN[15].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[15].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[15].stage/split_module/r_bit2_reg/CE}, {readdata_o[127] STAGEN[15].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[15].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[15].stage/split_module/r_compare_result STAGEN[15].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[15].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[15].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__13_n_0 STAGEN[15].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[15].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[15].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[15].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[15].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[15].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__13_n_0 STAGEN[15].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[15].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_16 STAGEN[15].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[15].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[15].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__13_n_0 STAGEN[15].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[15].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[15].stage/split_module/r_run_reg_n_0_[0] STAGEN[15].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[15].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[15].stage/split_module/r_run_reg[0]/CE}, {w_run_up_15 STAGEN[15].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[15].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_16 STAGEN[15].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[15].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[15].stage/split_module/r_run_reg[1]/CE}, {STAGEN[15].stage/split_module/r_run_reg_n_0_[0] STAGEN[15].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[15].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[15].stage/split_module/r_small_bit_reg_n_0 STAGEN[15].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[15].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[15].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__13_n_0 STAGEN[15].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[15].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[15].stage/split_module/p_0_in STAGEN[15].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[15].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[15].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_15 STAGEN[15].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[15].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[15].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_16 STAGEN[15].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[15].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[15].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[15].stage/split_module/p_1_out[0] STAGEN[15].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[15].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[0] - 
nets: {readdata_o[128] STAGEN[16].stage/r_data_reg[0]/Q}, {clk STAGEN[16].stage/r_data_reg[0]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[0]/D}, {<const0> STAGEN[16].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[1] - 
nets: {readdata_o[129] STAGEN[16].stage/r_data_reg[1]/Q}, {clk STAGEN[16].stage/r_data_reg[1]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[1]/D}, {<const0> STAGEN[16].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[2] - 
nets: {readdata_o[130] STAGEN[16].stage/r_data_reg[2]/Q}, {clk STAGEN[16].stage/r_data_reg[2]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[2]/D}, {<const0> STAGEN[16].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[3] - 
nets: {readdata_o[131] STAGEN[16].stage/r_data_reg[3]/Q}, {clk STAGEN[16].stage/r_data_reg[3]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[3]/D}, {<const0> STAGEN[16].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[4] - 
nets: {readdata_o[132] STAGEN[16].stage/r_data_reg[4]/Q}, {clk STAGEN[16].stage/r_data_reg[4]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[4]/D}, {<const0> STAGEN[16].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[5] - 
nets: {readdata_o[133] STAGEN[16].stage/r_data_reg[5]/Q}, {clk STAGEN[16].stage/r_data_reg[5]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[5]/D}, {<const0> STAGEN[16].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[6] - 
nets: {readdata_o[134] STAGEN[16].stage/r_data_reg[6]/Q}, {clk STAGEN[16].stage/r_data_reg[6]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[6]/D}, {<const0> STAGEN[16].stage/r_data_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/r_data_reg[7] - 
nets: {readdata_o[135] STAGEN[16].stage/r_data_reg[7]/Q}, {clk STAGEN[16].stage/r_data_reg[7]/C}, {r_data[7]_i_1__15_n_0 STAGEN[16].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__15_n_0 STAGEN[16].stage/r_data_reg[7]/D}, {<const0> STAGEN[16].stage/r_data_reg[7]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_bit1_reg - 
nets: {STAGEN[16].stage/split_module/r_bit1 STAGEN[16].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[16].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[16].stage/split_module/r_bit1_reg/CE}, {w_bit_up_16 STAGEN[16].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[16].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_bit2_reg - 
nets: {STAGEN[16].stage/split_module/r_bit2 STAGEN[16].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[16].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[16].stage/split_module/r_bit2_reg/CE}, {readdata_o[135] STAGEN[16].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[16].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[16].stage/split_module/r_compare_result STAGEN[16].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[16].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[16].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__14_n_0 STAGEN[16].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[16].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[16].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[16].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[16].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[16].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__14_n_0 STAGEN[16].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[16].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_17 STAGEN[16].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[16].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[16].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__14_n_0 STAGEN[16].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[16].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[16].stage/split_module/r_run_reg_n_0_[0] STAGEN[16].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[16].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[16].stage/split_module/r_run_reg[0]/CE}, {w_run_up_16 STAGEN[16].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[16].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_17 STAGEN[16].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[16].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[16].stage/split_module/r_run_reg[1]/CE}, {STAGEN[16].stage/split_module/r_run_reg_n_0_[0] STAGEN[16].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[16].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[16].stage/split_module/r_small_bit_reg_n_0 STAGEN[16].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[16].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[16].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__14_n_0 STAGEN[16].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[16].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[16].stage/split_module/p_0_in STAGEN[16].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[16].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[16].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_16 STAGEN[16].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[16].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[16].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_17 STAGEN[16].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[16].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[16].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[16].stage/split_module/p_1_out[0] STAGEN[16].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[16].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[0] - 
nets: {readdata_o[136] STAGEN[17].stage/r_data_reg[0]/Q}, {clk STAGEN[17].stage/r_data_reg[0]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[0]/D}, {<const0> STAGEN[17].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[1] - 
nets: {readdata_o[137] STAGEN[17].stage/r_data_reg[1]/Q}, {clk STAGEN[17].stage/r_data_reg[1]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[1]/D}, {<const0> STAGEN[17].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[2] - 
nets: {readdata_o[138] STAGEN[17].stage/r_data_reg[2]/Q}, {clk STAGEN[17].stage/r_data_reg[2]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[2]/D}, {<const0> STAGEN[17].stage/r_data_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[3] - 
nets: {readdata_o[139] STAGEN[17].stage/r_data_reg[3]/Q}, {clk STAGEN[17].stage/r_data_reg[3]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[3]/D}, {<const0> STAGEN[17].stage/r_data_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[4] - 
nets: {readdata_o[140] STAGEN[17].stage/r_data_reg[4]/Q}, {clk STAGEN[17].stage/r_data_reg[4]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[4]/D}, {<const0> STAGEN[17].stage/r_data_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[5] - 
nets: {readdata_o[141] STAGEN[17].stage/r_data_reg[5]/Q}, {clk STAGEN[17].stage/r_data_reg[5]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[5]/D}, {<const0> STAGEN[17].stage/r_data_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[6] - 
nets: {readdata_o[142] STAGEN[17].stage/r_data_reg[6]/Q}, {clk STAGEN[17].stage/r_data_reg[6]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[6]/D}, {<const0> STAGEN[17].stage/r_data_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/r_data_reg[7] - 
nets: {readdata_o[143] STAGEN[17].stage/r_data_reg[7]/Q}, {clk STAGEN[17].stage/r_data_reg[7]/C}, {r_data[7]_i_1__16_n_0 STAGEN[17].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__16_n_0 STAGEN[17].stage/r_data_reg[7]/D}, {<const0> STAGEN[17].stage/r_data_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_bit1_reg - 
nets: {STAGEN[17].stage/split_module/r_bit1 STAGEN[17].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[17].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[17].stage/split_module/r_bit1_reg/CE}, {w_bit_up_17 STAGEN[17].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[17].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_bit2_reg - 
nets: {STAGEN[17].stage/split_module/r_bit2 STAGEN[17].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[17].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[17].stage/split_module/r_bit2_reg/CE}, {readdata_o[143] STAGEN[17].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[17].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[17].stage/split_module/r_compare_result STAGEN[17].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[17].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[17].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__15_n_0 STAGEN[17].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[17].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[17].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[17].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[17].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[17].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__15_n_0 STAGEN[17].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[17].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_18 STAGEN[17].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[17].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[17].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__15_n_0 STAGEN[17].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[17].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[17].stage/split_module/r_run_reg_n_0_[0] STAGEN[17].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[17].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[17].stage/split_module/r_run_reg[0]/CE}, {w_run_up_17 STAGEN[17].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[17].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_18 STAGEN[17].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[17].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[17].stage/split_module/r_run_reg[1]/CE}, {STAGEN[17].stage/split_module/r_run_reg_n_0_[0] STAGEN[17].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[17].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[17].stage/split_module/r_small_bit_reg_n_0 STAGEN[17].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[17].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[17].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__15_n_0 STAGEN[17].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[17].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[17].stage/split_module/p_0_in STAGEN[17].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[17].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[17].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_17 STAGEN[17].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[17].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[17].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_18 STAGEN[17].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[17].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[17].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[17].stage/split_module/p_1_out[0] STAGEN[17].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[17].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[0] - 
nets: {readdata_o[144] STAGEN[18].stage/r_data_reg[0]/Q}, {clk STAGEN[18].stage/r_data_reg[0]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[0]/D}, {<const0> STAGEN[18].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[1] - 
nets: {readdata_o[145] STAGEN[18].stage/r_data_reg[1]/Q}, {clk STAGEN[18].stage/r_data_reg[1]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[1]/D}, {<const0> STAGEN[18].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[2] - 
nets: {readdata_o[146] STAGEN[18].stage/r_data_reg[2]/Q}, {clk STAGEN[18].stage/r_data_reg[2]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[2]/D}, {<const0> STAGEN[18].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[3] - 
nets: {readdata_o[147] STAGEN[18].stage/r_data_reg[3]/Q}, {clk STAGEN[18].stage/r_data_reg[3]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[3]/D}, {<const0> STAGEN[18].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[4] - 
nets: {readdata_o[148] STAGEN[18].stage/r_data_reg[4]/Q}, {clk STAGEN[18].stage/r_data_reg[4]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[4]/D}, {<const0> STAGEN[18].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[5] - 
nets: {readdata_o[149] STAGEN[18].stage/r_data_reg[5]/Q}, {clk STAGEN[18].stage/r_data_reg[5]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[5]/D}, {<const0> STAGEN[18].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[6] - 
nets: {readdata_o[150] STAGEN[18].stage/r_data_reg[6]/Q}, {clk STAGEN[18].stage/r_data_reg[6]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[6]/D}, {<const0> STAGEN[18].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/r_data_reg[7] - 
nets: {readdata_o[151] STAGEN[18].stage/r_data_reg[7]/Q}, {clk STAGEN[18].stage/r_data_reg[7]/C}, {r_data[7]_i_1__17_n_0 STAGEN[18].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__17_n_0 STAGEN[18].stage/r_data_reg[7]/D}, {<const0> STAGEN[18].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_bit1_reg - 
nets: {STAGEN[18].stage/split_module/r_bit1 STAGEN[18].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[18].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[18].stage/split_module/r_bit1_reg/CE}, {w_bit_up_18 STAGEN[18].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[18].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_bit2_reg - 
nets: {STAGEN[18].stage/split_module/r_bit2 STAGEN[18].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[18].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[18].stage/split_module/r_bit2_reg/CE}, {readdata_o[151] STAGEN[18].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[18].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[18].stage/split_module/r_compare_result STAGEN[18].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[18].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[18].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__16_n_0 STAGEN[18].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[18].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[18].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[18].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[18].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[18].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__16_n_0 STAGEN[18].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[18].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_19 STAGEN[18].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[18].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[18].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__16_n_0 STAGEN[18].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[18].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[18].stage/split_module/r_run_reg_n_0_[0] STAGEN[18].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[18].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[18].stage/split_module/r_run_reg[0]/CE}, {w_run_up_18 STAGEN[18].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[18].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_19 STAGEN[18].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[18].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[18].stage/split_module/r_run_reg[1]/CE}, {STAGEN[18].stage/split_module/r_run_reg_n_0_[0] STAGEN[18].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[18].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[18].stage/split_module/r_small_bit_reg_n_0 STAGEN[18].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[18].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[18].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__16_n_0 STAGEN[18].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[18].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[18].stage/split_module/p_0_in STAGEN[18].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[18].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[18].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_18 STAGEN[18].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[18].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[18].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_19 STAGEN[18].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[18].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[18].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[18].stage/split_module/p_1_out[0] STAGEN[18].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[18].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[0] - 
nets: {readdata_o[152] STAGEN[19].stage/r_data_reg[0]/Q}, {clk STAGEN[19].stage/r_data_reg[0]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[0]/D}, {<const0> STAGEN[19].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[1] - 
nets: {readdata_o[153] STAGEN[19].stage/r_data_reg[1]/Q}, {clk STAGEN[19].stage/r_data_reg[1]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[1]/D}, {<const0> STAGEN[19].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[2] - 
nets: {readdata_o[154] STAGEN[19].stage/r_data_reg[2]/Q}, {clk STAGEN[19].stage/r_data_reg[2]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[2]/D}, {<const0> STAGEN[19].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[3] - 
nets: {readdata_o[155] STAGEN[19].stage/r_data_reg[3]/Q}, {clk STAGEN[19].stage/r_data_reg[3]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[3]/D}, {<const0> STAGEN[19].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[4] - 
nets: {readdata_o[156] STAGEN[19].stage/r_data_reg[4]/Q}, {clk STAGEN[19].stage/r_data_reg[4]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[4]/D}, {<const0> STAGEN[19].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[5] - 
nets: {readdata_o[157] STAGEN[19].stage/r_data_reg[5]/Q}, {clk STAGEN[19].stage/r_data_reg[5]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[5]/D}, {<const0> STAGEN[19].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[6] - 
nets: {readdata_o[158] STAGEN[19].stage/r_data_reg[6]/Q}, {clk STAGEN[19].stage/r_data_reg[6]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[6]/D}, {<const0> STAGEN[19].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/r_data_reg[7] - 
nets: {readdata_o[159] STAGEN[19].stage/r_data_reg[7]/Q}, {clk STAGEN[19].stage/r_data_reg[7]/C}, {r_data[7]_i_1__18_n_0 STAGEN[19].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__18_n_0 STAGEN[19].stage/r_data_reg[7]/D}, {<const0> STAGEN[19].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_bit1_reg - 
nets: {STAGEN[19].stage/split_module/r_bit1 STAGEN[19].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[19].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[19].stage/split_module/r_bit1_reg/CE}, {w_bit_up_19 STAGEN[19].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[19].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_bit2_reg - 
nets: {STAGEN[19].stage/split_module/r_bit2 STAGEN[19].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[19].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[19].stage/split_module/r_bit2_reg/CE}, {readdata_o[159] STAGEN[19].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[19].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[19].stage/split_module/r_compare_result STAGEN[19].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[19].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[19].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__17_n_0 STAGEN[19].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[19].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[19].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[19].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[19].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[19].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__17_n_0 STAGEN[19].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[19].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_20 STAGEN[19].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[19].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[19].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__17_n_0 STAGEN[19].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[19].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[19].stage/split_module/r_run_reg_n_0_[0] STAGEN[19].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[19].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[19].stage/split_module/r_run_reg[0]/CE}, {w_run_up_19 STAGEN[19].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[19].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_20 STAGEN[19].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[19].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[19].stage/split_module/r_run_reg[1]/CE}, {STAGEN[19].stage/split_module/r_run_reg_n_0_[0] STAGEN[19].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[19].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[19].stage/split_module/r_small_bit_reg_n_0 STAGEN[19].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[19].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[19].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__17_n_0 STAGEN[19].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[19].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[19].stage/split_module/p_0_in STAGEN[19].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[19].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[19].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_19 STAGEN[19].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[19].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[19].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_20 STAGEN[19].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[19].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[19].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[19].stage/split_module/p_1_out[0] STAGEN[19].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[19].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[0] - 
nets: {readdata_o[8] STAGEN[1].stage/r_data_reg[0]/Q}, {clk STAGEN[1].stage/r_data_reg[0]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[0]/D}, {<const0> STAGEN[1].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[1] - 
nets: {readdata_o[9] STAGEN[1].stage/r_data_reg[1]/Q}, {clk STAGEN[1].stage/r_data_reg[1]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[1]/D}, {<const0> STAGEN[1].stage/r_data_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[2] - 
nets: {readdata_o[10] STAGEN[1].stage/r_data_reg[2]/Q}, {clk STAGEN[1].stage/r_data_reg[2]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[2]/D}, {<const0> STAGEN[1].stage/r_data_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[3] - 
nets: {readdata_o[11] STAGEN[1].stage/r_data_reg[3]/Q}, {clk STAGEN[1].stage/r_data_reg[3]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[3]/D}, {<const0> STAGEN[1].stage/r_data_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[4] - 
nets: {readdata_o[12] STAGEN[1].stage/r_data_reg[4]/Q}, {clk STAGEN[1].stage/r_data_reg[4]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[4]/D}, {<const0> STAGEN[1].stage/r_data_reg[4]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[5] - 
nets: {readdata_o[13] STAGEN[1].stage/r_data_reg[5]/Q}, {clk STAGEN[1].stage/r_data_reg[5]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[5]/D}, {<const0> STAGEN[1].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[6] - 
nets: {readdata_o[14] STAGEN[1].stage/r_data_reg[6]/Q}, {clk STAGEN[1].stage/r_data_reg[6]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[6]/D}, {<const0> STAGEN[1].stage/r_data_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/r_data_reg[7] - 
nets: {readdata_o[15] STAGEN[1].stage/r_data_reg[7]/Q}, {clk STAGEN[1].stage/r_data_reg[7]/C}, {r_data[7]_i_1__0_n_0 STAGEN[1].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__0_n_0 STAGEN[1].stage/r_data_reg[7]/D}, {<const0> STAGEN[1].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_bit1_reg - 
nets: {STAGEN[1].stage/split_module/r_bit1 STAGEN[1].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[1].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[1].stage/split_module/r_bit1_reg/CE}, {w_bit_up_1 STAGEN[1].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[1].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_bit2_reg - 
nets: {STAGEN[1].stage/split_module/r_bit2 STAGEN[1].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[1].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[1].stage/split_module/r_bit2_reg/CE}, {readdata_o[15] STAGEN[1].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[1].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[1].stage/split_module/r_compare_result STAGEN[1].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[1].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[1].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1_n_0 STAGEN[1].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[1].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[1].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[1].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[1].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[1].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1_n_0 STAGEN[1].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[1].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_2 STAGEN[1].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[1].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[1].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1_n_0 STAGEN[1].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[1].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[1].stage/split_module/r_run_reg_n_0_[0] STAGEN[1].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[1].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[1].stage/split_module/r_run_reg[0]/CE}, {w_run_up_1 STAGEN[1].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[1].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_2 STAGEN[1].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[1].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[1].stage/split_module/r_run_reg[1]/CE}, {STAGEN[1].stage/split_module/r_run_reg_n_0_[0] STAGEN[1].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[1].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_small_bit_reg - 
nets: {r_small_bit STAGEN[1].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[1].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[1].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1_n_0 STAGEN[1].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[1].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[1].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_2 STAGEN[1].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[1].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[1].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[1].stage/split_module/r_compare_result STAGEN[1].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[1].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[0] - 
nets: {readdata_o[160] STAGEN[20].stage/r_data_reg[0]/Q}, {clk STAGEN[20].stage/r_data_reg[0]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[0]/D}, {<const0> STAGEN[20].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[1] - 
nets: {readdata_o[161] STAGEN[20].stage/r_data_reg[1]/Q}, {clk STAGEN[20].stage/r_data_reg[1]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[1]/D}, {<const0> STAGEN[20].stage/r_data_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[2] - 
nets: {readdata_o[162] STAGEN[20].stage/r_data_reg[2]/Q}, {clk STAGEN[20].stage/r_data_reg[2]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[2]/D}, {<const0> STAGEN[20].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[3] - 
nets: {readdata_o[163] STAGEN[20].stage/r_data_reg[3]/Q}, {clk STAGEN[20].stage/r_data_reg[3]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[3]/D}, {<const0> STAGEN[20].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[4] - 
nets: {readdata_o[164] STAGEN[20].stage/r_data_reg[4]/Q}, {clk STAGEN[20].stage/r_data_reg[4]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[4]/D}, {<const0> STAGEN[20].stage/r_data_reg[4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[5] - 
nets: {readdata_o[165] STAGEN[20].stage/r_data_reg[5]/Q}, {clk STAGEN[20].stage/r_data_reg[5]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[5]/D}, {<const0> STAGEN[20].stage/r_data_reg[5]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[6] - 
nets: {readdata_o[166] STAGEN[20].stage/r_data_reg[6]/Q}, {clk STAGEN[20].stage/r_data_reg[6]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[6]/D}, {<const0> STAGEN[20].stage/r_data_reg[6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/r_data_reg[7] - 
nets: {readdata_o[167] STAGEN[20].stage/r_data_reg[7]/Q}, {clk STAGEN[20].stage/r_data_reg[7]/C}, {r_data[7]_i_1__19_n_0 STAGEN[20].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__19_n_0 STAGEN[20].stage/r_data_reg[7]/D}, {<const0> STAGEN[20].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_bit1_reg - 
nets: {STAGEN[20].stage/split_module/r_bit1 STAGEN[20].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[20].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[20].stage/split_module/r_bit1_reg/CE}, {w_bit_up_20 STAGEN[20].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[20].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_bit2_reg - 
nets: {STAGEN[20].stage/split_module/r_bit2 STAGEN[20].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[20].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[20].stage/split_module/r_bit2_reg/CE}, {readdata_o[167] STAGEN[20].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[20].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[20].stage/split_module/r_compare_result STAGEN[20].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[20].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[20].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__18_n_0 STAGEN[20].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[20].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[20].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[20].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[20].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[20].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__18_n_0 STAGEN[20].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[20].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_21 STAGEN[20].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[20].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[20].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__18_n_0 STAGEN[20].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[20].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[20].stage/split_module/r_run_reg_n_0_[0] STAGEN[20].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[20].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[20].stage/split_module/r_run_reg[0]/CE}, {w_run_up_20 STAGEN[20].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[20].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_21 STAGEN[20].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[20].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[20].stage/split_module/r_run_reg[1]/CE}, {STAGEN[20].stage/split_module/r_run_reg_n_0_[0] STAGEN[20].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[20].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[20].stage/split_module/r_small_bit_reg_n_0 STAGEN[20].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[20].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[20].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__18_n_0 STAGEN[20].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[20].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[20].stage/split_module/p_0_in STAGEN[20].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[20].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[20].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_20 STAGEN[20].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[20].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[20].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_21 STAGEN[20].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[20].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[20].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[20].stage/split_module/p_1_out[0] STAGEN[20].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[20].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[0] - 
nets: {readdata_o[168] STAGEN[21].stage/r_data_reg[0]/Q}, {clk STAGEN[21].stage/r_data_reg[0]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[0]/D}, {<const0> STAGEN[21].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[1] - 
nets: {readdata_o[169] STAGEN[21].stage/r_data_reg[1]/Q}, {clk STAGEN[21].stage/r_data_reg[1]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[1]/D}, {<const0> STAGEN[21].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[2] - 
nets: {readdata_o[170] STAGEN[21].stage/r_data_reg[2]/Q}, {clk STAGEN[21].stage/r_data_reg[2]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[2]/D}, {<const0> STAGEN[21].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[3] - 
nets: {readdata_o[171] STAGEN[21].stage/r_data_reg[3]/Q}, {clk STAGEN[21].stage/r_data_reg[3]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[3]/D}, {<const0> STAGEN[21].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[4] - 
nets: {readdata_o[172] STAGEN[21].stage/r_data_reg[4]/Q}, {clk STAGEN[21].stage/r_data_reg[4]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[4]/D}, {<const0> STAGEN[21].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[5] - 
nets: {readdata_o[173] STAGEN[21].stage/r_data_reg[5]/Q}, {clk STAGEN[21].stage/r_data_reg[5]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[5]/D}, {<const0> STAGEN[21].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[6] - 
nets: {readdata_o[174] STAGEN[21].stage/r_data_reg[6]/Q}, {clk STAGEN[21].stage/r_data_reg[6]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[6]/D}, {<const0> STAGEN[21].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/r_data_reg[7] - 
nets: {readdata_o[175] STAGEN[21].stage/r_data_reg[7]/Q}, {clk STAGEN[21].stage/r_data_reg[7]/C}, {r_data[7]_i_1__20_n_0 STAGEN[21].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__20_n_0 STAGEN[21].stage/r_data_reg[7]/D}, {<const0> STAGEN[21].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_bit1_reg - 
nets: {STAGEN[21].stage/split_module/r_bit1 STAGEN[21].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[21].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[21].stage/split_module/r_bit1_reg/CE}, {w_bit_up_21 STAGEN[21].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[21].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_bit2_reg - 
nets: {STAGEN[21].stage/split_module/r_bit2 STAGEN[21].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[21].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[21].stage/split_module/r_bit2_reg/CE}, {readdata_o[175] STAGEN[21].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[21].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[21].stage/split_module/r_compare_result STAGEN[21].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[21].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[21].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__19_n_0 STAGEN[21].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[21].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[21].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[21].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[21].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[21].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__19_n_0 STAGEN[21].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[21].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_22 STAGEN[21].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[21].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[21].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__19_n_0 STAGEN[21].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[21].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[21].stage/split_module/r_run_reg_n_0_[0] STAGEN[21].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[21].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[21].stage/split_module/r_run_reg[0]/CE}, {w_run_up_21 STAGEN[21].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[21].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_22 STAGEN[21].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[21].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[21].stage/split_module/r_run_reg[1]/CE}, {STAGEN[21].stage/split_module/r_run_reg_n_0_[0] STAGEN[21].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[21].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[21].stage/split_module/r_small_bit_reg_n_0 STAGEN[21].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[21].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[21].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__19_n_0 STAGEN[21].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[21].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[21].stage/split_module/p_0_in STAGEN[21].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[21].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[21].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_21 STAGEN[21].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[21].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[21].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_22 STAGEN[21].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[21].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[21].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[21].stage/split_module/p_1_out[0] STAGEN[21].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[21].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[0] - 
nets: {readdata_o[176] STAGEN[22].stage/r_data_reg[0]/Q}, {clk STAGEN[22].stage/r_data_reg[0]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[0]/D}, {<const0> STAGEN[22].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[1] - 
nets: {readdata_o[177] STAGEN[22].stage/r_data_reg[1]/Q}, {clk STAGEN[22].stage/r_data_reg[1]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[1]/D}, {<const0> STAGEN[22].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[2] - 
nets: {readdata_o[178] STAGEN[22].stage/r_data_reg[2]/Q}, {clk STAGEN[22].stage/r_data_reg[2]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[2]/D}, {<const0> STAGEN[22].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[3] - 
nets: {readdata_o[179] STAGEN[22].stage/r_data_reg[3]/Q}, {clk STAGEN[22].stage/r_data_reg[3]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[3]/D}, {<const0> STAGEN[22].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[4] - 
nets: {readdata_o[180] STAGEN[22].stage/r_data_reg[4]/Q}, {clk STAGEN[22].stage/r_data_reg[4]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[4]/D}, {<const0> STAGEN[22].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[5] - 
nets: {readdata_o[181] STAGEN[22].stage/r_data_reg[5]/Q}, {clk STAGEN[22].stage/r_data_reg[5]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[5]/D}, {<const0> STAGEN[22].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[6] - 
nets: {readdata_o[182] STAGEN[22].stage/r_data_reg[6]/Q}, {clk STAGEN[22].stage/r_data_reg[6]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[6]/D}, {<const0> STAGEN[22].stage/r_data_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/r_data_reg[7] - 
nets: {readdata_o[183] STAGEN[22].stage/r_data_reg[7]/Q}, {clk STAGEN[22].stage/r_data_reg[7]/C}, {r_data[7]_i_1__21_n_0 STAGEN[22].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__21_n_0 STAGEN[22].stage/r_data_reg[7]/D}, {<const0> STAGEN[22].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_bit1_reg - 
nets: {STAGEN[22].stage/split_module/r_bit1 STAGEN[22].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[22].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[22].stage/split_module/r_bit1_reg/CE}, {w_bit_up_22 STAGEN[22].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[22].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_bit2_reg - 
nets: {STAGEN[22].stage/split_module/r_bit2 STAGEN[22].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[22].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[22].stage/split_module/r_bit2_reg/CE}, {readdata_o[183] STAGEN[22].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[22].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[22].stage/split_module/r_compare_result STAGEN[22].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[22].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[22].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__20_n_0 STAGEN[22].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[22].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[22].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[22].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[22].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[22].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__20_n_0 STAGEN[22].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[22].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_23 STAGEN[22].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[22].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[22].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__20_n_0 STAGEN[22].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[22].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[22].stage/split_module/r_run_reg_n_0_[0] STAGEN[22].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[22].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[22].stage/split_module/r_run_reg[0]/CE}, {w_run_up_22 STAGEN[22].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[22].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_23 STAGEN[22].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[22].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[22].stage/split_module/r_run_reg[1]/CE}, {STAGEN[22].stage/split_module/r_run_reg_n_0_[0] STAGEN[22].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[22].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[22].stage/split_module/r_small_bit_reg_n_0 STAGEN[22].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[22].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[22].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__20_n_0 STAGEN[22].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[22].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[22].stage/split_module/p_0_in STAGEN[22].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[22].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[22].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_22 STAGEN[22].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[22].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[22].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_23 STAGEN[22].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[22].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[22].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[22].stage/split_module/p_1_out[0] STAGEN[22].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[22].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[0] - 
nets: {readdata_o[184] STAGEN[23].stage/r_data_reg[0]/Q}, {clk STAGEN[23].stage/r_data_reg[0]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[0]/D}, {<const0> STAGEN[23].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[1] - 
nets: {readdata_o[185] STAGEN[23].stage/r_data_reg[1]/Q}, {clk STAGEN[23].stage/r_data_reg[1]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[1]/D}, {<const0> STAGEN[23].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[2] - 
nets: {readdata_o[186] STAGEN[23].stage/r_data_reg[2]/Q}, {clk STAGEN[23].stage/r_data_reg[2]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[2]/D}, {<const0> STAGEN[23].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[3] - 
nets: {readdata_o[187] STAGEN[23].stage/r_data_reg[3]/Q}, {clk STAGEN[23].stage/r_data_reg[3]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[3]/D}, {<const0> STAGEN[23].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[4] - 
nets: {readdata_o[188] STAGEN[23].stage/r_data_reg[4]/Q}, {clk STAGEN[23].stage/r_data_reg[4]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[4]/D}, {<const0> STAGEN[23].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[5] - 
nets: {readdata_o[189] STAGEN[23].stage/r_data_reg[5]/Q}, {clk STAGEN[23].stage/r_data_reg[5]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[5]/D}, {<const0> STAGEN[23].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[6] - 
nets: {readdata_o[190] STAGEN[23].stage/r_data_reg[6]/Q}, {clk STAGEN[23].stage/r_data_reg[6]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[6]/D}, {<const0> STAGEN[23].stage/r_data_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/r_data_reg[7] - 
nets: {readdata_o[191] STAGEN[23].stage/r_data_reg[7]/Q}, {clk STAGEN[23].stage/r_data_reg[7]/C}, {r_data[7]_i_1__22_n_0 STAGEN[23].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__22_n_0 STAGEN[23].stage/r_data_reg[7]/D}, {<const0> STAGEN[23].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_bit1_reg - 
nets: {STAGEN[23].stage/split_module/r_bit1 STAGEN[23].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[23].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[23].stage/split_module/r_bit1_reg/CE}, {w_bit_up_23 STAGEN[23].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[23].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_bit2_reg - 
nets: {STAGEN[23].stage/split_module/r_bit2 STAGEN[23].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[23].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[23].stage/split_module/r_bit2_reg/CE}, {readdata_o[191] STAGEN[23].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[23].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[23].stage/split_module/r_compare_result STAGEN[23].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[23].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[23].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__21_n_0 STAGEN[23].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[23].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[23].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[23].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[23].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[23].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__21_n_0 STAGEN[23].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[23].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_24 STAGEN[23].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[23].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[23].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__21_n_0 STAGEN[23].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[23].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[23].stage/split_module/r_run_reg_n_0_[0] STAGEN[23].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[23].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[23].stage/split_module/r_run_reg[0]/CE}, {w_run_up_23 STAGEN[23].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[23].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_24 STAGEN[23].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[23].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[23].stage/split_module/r_run_reg[1]/CE}, {STAGEN[23].stage/split_module/r_run_reg_n_0_[0] STAGEN[23].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[23].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[23].stage/split_module/r_small_bit_reg_n_0 STAGEN[23].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[23].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[23].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__21_n_0 STAGEN[23].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[23].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[23].stage/split_module/p_0_in STAGEN[23].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[23].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[23].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_23 STAGEN[23].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[23].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[23].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_24 STAGEN[23].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[23].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[23].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[23].stage/split_module/p_1_out[0] STAGEN[23].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[23].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[0] - 
nets: {readdata_o[192] STAGEN[24].stage/r_data_reg[0]/Q}, {clk STAGEN[24].stage/r_data_reg[0]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[0]/D}, {<const0> STAGEN[24].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[1] - 
nets: {readdata_o[193] STAGEN[24].stage/r_data_reg[1]/Q}, {clk STAGEN[24].stage/r_data_reg[1]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[1]/D}, {<const0> STAGEN[24].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[2] - 
nets: {readdata_o[194] STAGEN[24].stage/r_data_reg[2]/Q}, {clk STAGEN[24].stage/r_data_reg[2]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[2]/D}, {<const0> STAGEN[24].stage/r_data_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[3] - 
nets: {readdata_o[195] STAGEN[24].stage/r_data_reg[3]/Q}, {clk STAGEN[24].stage/r_data_reg[3]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[3]/D}, {<const0> STAGEN[24].stage/r_data_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[4] - 
nets: {readdata_o[196] STAGEN[24].stage/r_data_reg[4]/Q}, {clk STAGEN[24].stage/r_data_reg[4]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[4]/D}, {<const0> STAGEN[24].stage/r_data_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[5] - 
nets: {readdata_o[197] STAGEN[24].stage/r_data_reg[5]/Q}, {clk STAGEN[24].stage/r_data_reg[5]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[5]/D}, {<const0> STAGEN[24].stage/r_data_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[6] - 
nets: {readdata_o[198] STAGEN[24].stage/r_data_reg[6]/Q}, {clk STAGEN[24].stage/r_data_reg[6]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[6]/D}, {<const0> STAGEN[24].stage/r_data_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/r_data_reg[7] - 
nets: {readdata_o[199] STAGEN[24].stage/r_data_reg[7]/Q}, {clk STAGEN[24].stage/r_data_reg[7]/C}, {r_data[7]_i_1__23_n_0 STAGEN[24].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__23_n_0 STAGEN[24].stage/r_data_reg[7]/D}, {<const0> STAGEN[24].stage/r_data_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_bit1_reg - 
nets: {STAGEN[24].stage/split_module/r_bit1 STAGEN[24].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[24].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[24].stage/split_module/r_bit1_reg/CE}, {w_bit_up_24 STAGEN[24].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[24].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_bit2_reg - 
nets: {STAGEN[24].stage/split_module/r_bit2 STAGEN[24].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[24].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[24].stage/split_module/r_bit2_reg/CE}, {readdata_o[199] STAGEN[24].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[24].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[24].stage/split_module/r_compare_result STAGEN[24].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[24].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[24].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__22_n_0 STAGEN[24].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[24].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[24].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[24].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[24].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[24].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__22_n_0 STAGEN[24].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[24].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_25 STAGEN[24].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[24].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[24].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__22_n_0 STAGEN[24].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[24].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[24].stage/split_module/r_run_reg_n_0_[0] STAGEN[24].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[24].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[24].stage/split_module/r_run_reg[0]/CE}, {w_run_up_24 STAGEN[24].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[24].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_25 STAGEN[24].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[24].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[24].stage/split_module/r_run_reg[1]/CE}, {STAGEN[24].stage/split_module/r_run_reg_n_0_[0] STAGEN[24].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[24].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[24].stage/split_module/r_small_bit_reg_n_0 STAGEN[24].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[24].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[24].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__22_n_0 STAGEN[24].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[24].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[24].stage/split_module/p_0_in STAGEN[24].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[24].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[24].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_24 STAGEN[24].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[24].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[24].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_25 STAGEN[24].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[24].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[24].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[24].stage/split_module/p_1_out[0] STAGEN[24].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[24].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[0] - 
nets: {readdata_o[200] STAGEN[25].stage/r_data_reg[0]/Q}, {clk STAGEN[25].stage/r_data_reg[0]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[0]/D}, {<const0> STAGEN[25].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[1] - 
nets: {readdata_o[201] STAGEN[25].stage/r_data_reg[1]/Q}, {clk STAGEN[25].stage/r_data_reg[1]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[1]/D}, {<const0> STAGEN[25].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[2] - 
nets: {readdata_o[202] STAGEN[25].stage/r_data_reg[2]/Q}, {clk STAGEN[25].stage/r_data_reg[2]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[2]/D}, {<const0> STAGEN[25].stage/r_data_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[3] - 
nets: {readdata_o[203] STAGEN[25].stage/r_data_reg[3]/Q}, {clk STAGEN[25].stage/r_data_reg[3]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[3]/D}, {<const0> STAGEN[25].stage/r_data_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[4] - 
nets: {readdata_o[204] STAGEN[25].stage/r_data_reg[4]/Q}, {clk STAGEN[25].stage/r_data_reg[4]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[4]/D}, {<const0> STAGEN[25].stage/r_data_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[5] - 
nets: {readdata_o[205] STAGEN[25].stage/r_data_reg[5]/Q}, {clk STAGEN[25].stage/r_data_reg[5]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[5]/D}, {<const0> STAGEN[25].stage/r_data_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[6] - 
nets: {readdata_o[206] STAGEN[25].stage/r_data_reg[6]/Q}, {clk STAGEN[25].stage/r_data_reg[6]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[6]/D}, {<const0> STAGEN[25].stage/r_data_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/r_data_reg[7] - 
nets: {readdata_o[207] STAGEN[25].stage/r_data_reg[7]/Q}, {clk STAGEN[25].stage/r_data_reg[7]/C}, {r_data[7]_i_1__24_n_0 STAGEN[25].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__24_n_0 STAGEN[25].stage/r_data_reg[7]/D}, {<const0> STAGEN[25].stage/r_data_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_bit1_reg - 
nets: {STAGEN[25].stage/split_module/r_bit1 STAGEN[25].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[25].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[25].stage/split_module/r_bit1_reg/CE}, {w_bit_up_25 STAGEN[25].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[25].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_bit2_reg - 
nets: {STAGEN[25].stage/split_module/r_bit2 STAGEN[25].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[25].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[25].stage/split_module/r_bit2_reg/CE}, {readdata_o[207] STAGEN[25].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[25].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[25].stage/split_module/r_compare_result STAGEN[25].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[25].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[25].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__23_n_0 STAGEN[25].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[25].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[25].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[25].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[25].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[25].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__23_n_0 STAGEN[25].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[25].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_26 STAGEN[25].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[25].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[25].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__23_n_0 STAGEN[25].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[25].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[25].stage/split_module/r_run_reg_n_0_[0] STAGEN[25].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[25].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[25].stage/split_module/r_run_reg[0]/CE}, {w_run_up_25 STAGEN[25].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[25].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_26 STAGEN[25].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[25].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[25].stage/split_module/r_run_reg[1]/CE}, {STAGEN[25].stage/split_module/r_run_reg_n_0_[0] STAGEN[25].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[25].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[25].stage/split_module/r_small_bit_reg_n_0 STAGEN[25].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[25].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[25].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__23_n_0 STAGEN[25].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[25].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[25].stage/split_module/p_0_in STAGEN[25].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[25].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[25].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_25 STAGEN[25].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[25].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[25].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_26 STAGEN[25].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[25].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[25].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[25].stage/split_module/p_1_out[0] STAGEN[25].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[25].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[0] - 
nets: {readdata_o[208] STAGEN[26].stage/r_data_reg[0]/Q}, {clk STAGEN[26].stage/r_data_reg[0]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[0]/D}, {<const0> STAGEN[26].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[1] - 
nets: {readdata_o[209] STAGEN[26].stage/r_data_reg[1]/Q}, {clk STAGEN[26].stage/r_data_reg[1]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[1]/D}, {<const0> STAGEN[26].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[2] - 
nets: {readdata_o[210] STAGEN[26].stage/r_data_reg[2]/Q}, {clk STAGEN[26].stage/r_data_reg[2]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[2]/D}, {<const0> STAGEN[26].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[3] - 
nets: {readdata_o[211] STAGEN[26].stage/r_data_reg[3]/Q}, {clk STAGEN[26].stage/r_data_reg[3]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[3]/D}, {<const0> STAGEN[26].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[4] - 
nets: {readdata_o[212] STAGEN[26].stage/r_data_reg[4]/Q}, {clk STAGEN[26].stage/r_data_reg[4]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[4]/D}, {<const0> STAGEN[26].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[5] - 
nets: {readdata_o[213] STAGEN[26].stage/r_data_reg[5]/Q}, {clk STAGEN[26].stage/r_data_reg[5]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[5]/D}, {<const0> STAGEN[26].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[6] - 
nets: {readdata_o[214] STAGEN[26].stage/r_data_reg[6]/Q}, {clk STAGEN[26].stage/r_data_reg[6]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[6]/D}, {<const0> STAGEN[26].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/r_data_reg[7] - 
nets: {readdata_o[215] STAGEN[26].stage/r_data_reg[7]/Q}, {clk STAGEN[26].stage/r_data_reg[7]/C}, {r_data[7]_i_1__25_n_0 STAGEN[26].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__25_n_0 STAGEN[26].stage/r_data_reg[7]/D}, {<const0> STAGEN[26].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_bit1_reg - 
nets: {STAGEN[26].stage/split_module/r_bit1 STAGEN[26].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[26].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[26].stage/split_module/r_bit1_reg/CE}, {w_bit_up_26 STAGEN[26].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[26].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_bit2_reg - 
nets: {STAGEN[26].stage/split_module/r_bit2 STAGEN[26].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[26].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[26].stage/split_module/r_bit2_reg/CE}, {readdata_o[215] STAGEN[26].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[26].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[26].stage/split_module/r_compare_result STAGEN[26].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[26].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[26].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__24_n_0 STAGEN[26].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[26].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[26].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[26].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[26].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[26].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__24_n_0 STAGEN[26].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[26].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_27 STAGEN[26].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[26].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[26].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__24_n_0 STAGEN[26].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[26].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[26].stage/split_module/r_run_reg_n_0_[0] STAGEN[26].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[26].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[26].stage/split_module/r_run_reg[0]/CE}, {w_run_up_26 STAGEN[26].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[26].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_27 STAGEN[26].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[26].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[26].stage/split_module/r_run_reg[1]/CE}, {STAGEN[26].stage/split_module/r_run_reg_n_0_[0] STAGEN[26].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[26].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[26].stage/split_module/r_small_bit_reg_n_0 STAGEN[26].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[26].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[26].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__24_n_0 STAGEN[26].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[26].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[26].stage/split_module/p_0_in STAGEN[26].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[26].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[26].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_26 STAGEN[26].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[26].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[26].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_27 STAGEN[26].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[26].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[26].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[26].stage/split_module/p_1_out[0] STAGEN[26].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[26].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[0] - 
nets: {readdata_o[216] STAGEN[27].stage/r_data_reg[0]/Q}, {clk STAGEN[27].stage/r_data_reg[0]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[0]/D}, {<const0> STAGEN[27].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[1] - 
nets: {readdata_o[217] STAGEN[27].stage/r_data_reg[1]/Q}, {clk STAGEN[27].stage/r_data_reg[1]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[1]/D}, {<const0> STAGEN[27].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[2] - 
nets: {readdata_o[218] STAGEN[27].stage/r_data_reg[2]/Q}, {clk STAGEN[27].stage/r_data_reg[2]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[2]/D}, {<const0> STAGEN[27].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[3] - 
nets: {readdata_o[219] STAGEN[27].stage/r_data_reg[3]/Q}, {clk STAGEN[27].stage/r_data_reg[3]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[3]/D}, {<const0> STAGEN[27].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[4] - 
nets: {readdata_o[220] STAGEN[27].stage/r_data_reg[4]/Q}, {clk STAGEN[27].stage/r_data_reg[4]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[4]/D}, {<const0> STAGEN[27].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[5] - 
nets: {readdata_o[221] STAGEN[27].stage/r_data_reg[5]/Q}, {clk STAGEN[27].stage/r_data_reg[5]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[5]/D}, {<const0> STAGEN[27].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[6] - 
nets: {readdata_o[222] STAGEN[27].stage/r_data_reg[6]/Q}, {clk STAGEN[27].stage/r_data_reg[6]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[6]/D}, {<const0> STAGEN[27].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/r_data_reg[7] - 
nets: {readdata_o[223] STAGEN[27].stage/r_data_reg[7]/Q}, {clk STAGEN[27].stage/r_data_reg[7]/C}, {r_data[7]_i_1__26_n_0 STAGEN[27].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__26_n_0 STAGEN[27].stage/r_data_reg[7]/D}, {<const0> STAGEN[27].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_bit1_reg - 
nets: {STAGEN[27].stage/split_module/r_bit1 STAGEN[27].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[27].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[27].stage/split_module/r_bit1_reg/CE}, {w_bit_up_27 STAGEN[27].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[27].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_bit2_reg - 
nets: {STAGEN[27].stage/split_module/r_bit2 STAGEN[27].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[27].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[27].stage/split_module/r_bit2_reg/CE}, {readdata_o[223] STAGEN[27].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[27].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[27].stage/split_module/r_compare_result STAGEN[27].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[27].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[27].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__25_n_0 STAGEN[27].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[27].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[27].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[27].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[27].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[27].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__25_n_0 STAGEN[27].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[27].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_28 STAGEN[27].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[27].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[27].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__25_n_0 STAGEN[27].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[27].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[27].stage/split_module/r_run_reg_n_0_[0] STAGEN[27].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[27].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[27].stage/split_module/r_run_reg[0]/CE}, {w_run_up_27 STAGEN[27].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[27].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_28 STAGEN[27].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[27].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[27].stage/split_module/r_run_reg[1]/CE}, {STAGEN[27].stage/split_module/r_run_reg_n_0_[0] STAGEN[27].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[27].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[27].stage/split_module/r_small_bit_reg_n_0 STAGEN[27].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[27].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[27].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__25_n_0 STAGEN[27].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[27].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[27].stage/split_module/p_0_in STAGEN[27].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[27].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[27].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_27 STAGEN[27].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[27].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[27].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_28 STAGEN[27].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[27].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[27].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[27].stage/split_module/p_1_out[0] STAGEN[27].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[27].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[0] - 
nets: {readdata_o[224] STAGEN[28].stage/r_data_reg[0]/Q}, {clk STAGEN[28].stage/r_data_reg[0]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[0]/D}, {<const0> STAGEN[28].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[1] - 
nets: {readdata_o[225] STAGEN[28].stage/r_data_reg[1]/Q}, {clk STAGEN[28].stage/r_data_reg[1]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[1]/D}, {<const0> STAGEN[28].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[2] - 
nets: {readdata_o[226] STAGEN[28].stage/r_data_reg[2]/Q}, {clk STAGEN[28].stage/r_data_reg[2]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[2]/D}, {<const0> STAGEN[28].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[3] - 
nets: {readdata_o[227] STAGEN[28].stage/r_data_reg[3]/Q}, {clk STAGEN[28].stage/r_data_reg[3]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[3]/D}, {<const0> STAGEN[28].stage/r_data_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[4] - 
nets: {readdata_o[228] STAGEN[28].stage/r_data_reg[4]/Q}, {clk STAGEN[28].stage/r_data_reg[4]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[4]/D}, {<const0> STAGEN[28].stage/r_data_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[5] - 
nets: {readdata_o[229] STAGEN[28].stage/r_data_reg[5]/Q}, {clk STAGEN[28].stage/r_data_reg[5]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[5]/D}, {<const0> STAGEN[28].stage/r_data_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[6] - 
nets: {readdata_o[230] STAGEN[28].stage/r_data_reg[6]/Q}, {clk STAGEN[28].stage/r_data_reg[6]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[6]/D}, {<const0> STAGEN[28].stage/r_data_reg[6]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/r_data_reg[7] - 
nets: {readdata_o[231] STAGEN[28].stage/r_data_reg[7]/Q}, {clk STAGEN[28].stage/r_data_reg[7]/C}, {r_data[7]_i_1__27_n_0 STAGEN[28].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__27_n_0 STAGEN[28].stage/r_data_reg[7]/D}, {<const0> STAGEN[28].stage/r_data_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_bit1_reg - 
nets: {STAGEN[28].stage/split_module/r_bit1 STAGEN[28].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[28].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[28].stage/split_module/r_bit1_reg/CE}, {w_bit_up_28 STAGEN[28].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[28].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_bit2_reg - 
nets: {STAGEN[28].stage/split_module/r_bit2 STAGEN[28].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[28].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[28].stage/split_module/r_bit2_reg/CE}, {readdata_o[231] STAGEN[28].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[28].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[28].stage/split_module/r_compare_result STAGEN[28].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[28].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[28].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__26_n_0 STAGEN[28].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[28].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[28].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[28].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[28].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[28].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__26_n_0 STAGEN[28].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[28].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_29 STAGEN[28].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[28].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[28].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__26_n_0 STAGEN[28].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[28].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[28].stage/split_module/r_run_reg_n_0_[0] STAGEN[28].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[28].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[28].stage/split_module/r_run_reg[0]/CE}, {w_run_up_28 STAGEN[28].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[28].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_29 STAGEN[28].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[28].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[28].stage/split_module/r_run_reg[1]/CE}, {STAGEN[28].stage/split_module/r_run_reg_n_0_[0] STAGEN[28].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[28].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[28].stage/split_module/r_small_bit_reg_n_0 STAGEN[28].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[28].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[28].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__26_n_0 STAGEN[28].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[28].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[28].stage/split_module/p_0_in STAGEN[28].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[28].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[28].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_28 STAGEN[28].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[28].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[28].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_29 STAGEN[28].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[28].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[28].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[28].stage/split_module/p_1_out[0] STAGEN[28].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[28].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[0] - 
nets: {readdata_o[232] STAGEN[29].stage/r_data_reg[0]/Q}, {clk STAGEN[29].stage/r_data_reg[0]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[0]/D}, {<const0> STAGEN[29].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[1] - 
nets: {readdata_o[233] STAGEN[29].stage/r_data_reg[1]/Q}, {clk STAGEN[29].stage/r_data_reg[1]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[1]/D}, {<const0> STAGEN[29].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[2] - 
nets: {readdata_o[234] STAGEN[29].stage/r_data_reg[2]/Q}, {clk STAGEN[29].stage/r_data_reg[2]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[2]/D}, {<const0> STAGEN[29].stage/r_data_reg[2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[3] - 
nets: {readdata_o[235] STAGEN[29].stage/r_data_reg[3]/Q}, {clk STAGEN[29].stage/r_data_reg[3]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[3]/D}, {<const0> STAGEN[29].stage/r_data_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[4] - 
nets: {readdata_o[236] STAGEN[29].stage/r_data_reg[4]/Q}, {clk STAGEN[29].stage/r_data_reg[4]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[4]/D}, {<const0> STAGEN[29].stage/r_data_reg[4]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[5] - 
nets: {readdata_o[237] STAGEN[29].stage/r_data_reg[5]/Q}, {clk STAGEN[29].stage/r_data_reg[5]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[5]/D}, {<const0> STAGEN[29].stage/r_data_reg[5]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[6] - 
nets: {readdata_o[238] STAGEN[29].stage/r_data_reg[6]/Q}, {clk STAGEN[29].stage/r_data_reg[6]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[6]/D}, {<const0> STAGEN[29].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/r_data_reg[7] - 
nets: {readdata_o[239] STAGEN[29].stage/r_data_reg[7]/Q}, {clk STAGEN[29].stage/r_data_reg[7]/C}, {r_data[7]_i_1__28_n_0 STAGEN[29].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__28_n_0 STAGEN[29].stage/r_data_reg[7]/D}, {<const0> STAGEN[29].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_bit1_reg - 
nets: {STAGEN[29].stage/split_module/r_bit1 STAGEN[29].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[29].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[29].stage/split_module/r_bit1_reg/CE}, {w_bit_up_29 STAGEN[29].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[29].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_bit2_reg - 
nets: {STAGEN[29].stage/split_module/r_bit2 STAGEN[29].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[29].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[29].stage/split_module/r_bit2_reg/CE}, {readdata_o[239] STAGEN[29].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[29].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[29].stage/split_module/r_compare_result STAGEN[29].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[29].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[29].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__27_n_0 STAGEN[29].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[29].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[29].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[29].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[29].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[29].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__27_n_0 STAGEN[29].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[29].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_30 STAGEN[29].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[29].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[29].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__27_n_0 STAGEN[29].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[29].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[29].stage/split_module/r_run_reg_n_0_[0] STAGEN[29].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[29].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[29].stage/split_module/r_run_reg[0]/CE}, {w_run_up_29 STAGEN[29].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[29].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_30 STAGEN[29].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[29].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[29].stage/split_module/r_run_reg[1]/CE}, {STAGEN[29].stage/split_module/r_run_reg_n_0_[0] STAGEN[29].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[29].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[29].stage/split_module/r_small_bit_reg_n_0 STAGEN[29].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[29].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[29].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__27_n_0 STAGEN[29].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[29].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[29].stage/split_module/p_0_in STAGEN[29].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[29].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[29].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_29 STAGEN[29].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[29].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[29].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_30 STAGEN[29].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[29].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[29].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[29].stage/split_module/p_1_out[0] STAGEN[29].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[29].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[0] - 
nets: {readdata_o[16] STAGEN[2].stage/r_data_reg[0]/Q}, {clk STAGEN[2].stage/r_data_reg[0]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[0]/D}, {<const0> STAGEN[2].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[1] - 
nets: {readdata_o[17] STAGEN[2].stage/r_data_reg[1]/Q}, {clk STAGEN[2].stage/r_data_reg[1]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[1]/D}, {<const0> STAGEN[2].stage/r_data_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[2] - 
nets: {readdata_o[18] STAGEN[2].stage/r_data_reg[2]/Q}, {clk STAGEN[2].stage/r_data_reg[2]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[2]/D}, {<const0> STAGEN[2].stage/r_data_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[3] - 
nets: {readdata_o[19] STAGEN[2].stage/r_data_reg[3]/Q}, {clk STAGEN[2].stage/r_data_reg[3]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[3]/D}, {<const0> STAGEN[2].stage/r_data_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[4] - 
nets: {readdata_o[20] STAGEN[2].stage/r_data_reg[4]/Q}, {clk STAGEN[2].stage/r_data_reg[4]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[4]/D}, {<const0> STAGEN[2].stage/r_data_reg[4]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[5] - 
nets: {readdata_o[21] STAGEN[2].stage/r_data_reg[5]/Q}, {clk STAGEN[2].stage/r_data_reg[5]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[5]/D}, {<const0> STAGEN[2].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[6] - 
nets: {readdata_o[22] STAGEN[2].stage/r_data_reg[6]/Q}, {clk STAGEN[2].stage/r_data_reg[6]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[6]/D}, {<const0> STAGEN[2].stage/r_data_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/r_data_reg[7] - 
nets: {readdata_o[23] STAGEN[2].stage/r_data_reg[7]/Q}, {clk STAGEN[2].stage/r_data_reg[7]/C}, {r_data[7]_i_1__1_n_0 STAGEN[2].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__1_n_0 STAGEN[2].stage/r_data_reg[7]/D}, {<const0> STAGEN[2].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_bit1_reg - 
nets: {STAGEN[2].stage/split_module/r_bit1 STAGEN[2].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[2].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[2].stage/split_module/r_bit1_reg/CE}, {w_bit_up_2 STAGEN[2].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[2].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_bit2_reg - 
nets: {STAGEN[2].stage/split_module/r_bit2 STAGEN[2].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[2].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[2].stage/split_module/r_bit2_reg/CE}, {readdata_o[23] STAGEN[2].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[2].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[2].stage/split_module/r_compare_result STAGEN[2].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[2].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[2].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__0_n_0 STAGEN[2].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[2].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[2].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[2].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[2].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[2].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__0_n_0 STAGEN[2].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[2].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_3 STAGEN[2].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[2].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[2].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__0_n_0 STAGEN[2].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[2].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[2].stage/split_module/r_run_reg_n_0_[0] STAGEN[2].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[2].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[2].stage/split_module/r_run_reg[0]/CE}, {w_run_up_2 STAGEN[2].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[2].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_3 STAGEN[2].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[2].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[2].stage/split_module/r_run_reg[1]/CE}, {STAGEN[2].stage/split_module/r_run_reg_n_0_[0] STAGEN[2].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[2].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[2].stage/split_module/r_small_bit_reg_n_0 STAGEN[2].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[2].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[2].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__0_n_0 STAGEN[2].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[2].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[2].stage/split_module/p_0_in STAGEN[2].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[2].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[2].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_2 STAGEN[2].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[2].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[2].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_3 STAGEN[2].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[2].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[2].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[2].stage/split_module/p_1_out[0] STAGEN[2].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[2].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[0] - 
nets: {readdata_o[240] STAGEN[30].stage/r_data_reg[0]/Q}, {clk STAGEN[30].stage/r_data_reg[0]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[0]/D}, {<const0> STAGEN[30].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[1] - 
nets: {readdata_o[241] STAGEN[30].stage/r_data_reg[1]/Q}, {clk STAGEN[30].stage/r_data_reg[1]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[1]/D}, {<const0> STAGEN[30].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[2] - 
nets: {readdata_o[242] STAGEN[30].stage/r_data_reg[2]/Q}, {clk STAGEN[30].stage/r_data_reg[2]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[2]/D}, {<const0> STAGEN[30].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[3] - 
nets: {readdata_o[243] STAGEN[30].stage/r_data_reg[3]/Q}, {clk STAGEN[30].stage/r_data_reg[3]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[3]/D}, {<const0> STAGEN[30].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[4] - 
nets: {readdata_o[244] STAGEN[30].stage/r_data_reg[4]/Q}, {clk STAGEN[30].stage/r_data_reg[4]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[4]/D}, {<const0> STAGEN[30].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[5] - 
nets: {readdata_o[245] STAGEN[30].stage/r_data_reg[5]/Q}, {clk STAGEN[30].stage/r_data_reg[5]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[5]/D}, {<const0> STAGEN[30].stage/r_data_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[6] - 
nets: {readdata_o[246] STAGEN[30].stage/r_data_reg[6]/Q}, {clk STAGEN[30].stage/r_data_reg[6]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[6]/D}, {<const0> STAGEN[30].stage/r_data_reg[6]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/r_data_reg[7] - 
nets: {readdata_o[247] STAGEN[30].stage/r_data_reg[7]/Q}, {clk STAGEN[30].stage/r_data_reg[7]/C}, {r_data[7]_i_1__29_n_0 STAGEN[30].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__29_n_0 STAGEN[30].stage/r_data_reg[7]/D}, {<const0> STAGEN[30].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_bit1_reg - 
nets: {STAGEN[30].stage/split_module/r_bit1 STAGEN[30].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[30].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[30].stage/split_module/r_bit1_reg/CE}, {w_bit_up_30 STAGEN[30].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[30].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_bit2_reg - 
nets: {STAGEN[30].stage/split_module/r_bit2 STAGEN[30].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[30].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[30].stage/split_module/r_bit2_reg/CE}, {readdata_o[247] STAGEN[30].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[30].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[30].stage/split_module/r_compare_result STAGEN[30].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[30].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[30].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__28_n_0 STAGEN[30].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[30].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[30].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[30].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[30].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[30].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__28_n_0 STAGEN[30].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[30].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_31 STAGEN[30].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[30].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[30].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__28_n_0 STAGEN[30].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[30].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[30].stage/split_module/r_run_reg_n_0_[0] STAGEN[30].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[30].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[30].stage/split_module/r_run_reg[0]/CE}, {w_run_up_30 STAGEN[30].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[30].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_31 STAGEN[30].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[30].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[30].stage/split_module/r_run_reg[1]/CE}, {STAGEN[30].stage/split_module/r_run_reg_n_0_[0] STAGEN[30].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[30].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[30].stage/split_module/r_small_bit_reg_n_0 STAGEN[30].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[30].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[30].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__28_n_0 STAGEN[30].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[30].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[30].stage/split_module/p_0_in STAGEN[30].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[30].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[30].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_30 STAGEN[30].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[30].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[30].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_31 STAGEN[30].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[30].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[30].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[30].stage/split_module/p_1_out[0] STAGEN[30].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[30].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[0] - 
nets: {readdata_o[248] STAGEN[31].stage/r_data_reg[0]/Q}, {clk STAGEN[31].stage/r_data_reg[0]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[0]/D}, {<const0> STAGEN[31].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[1] - 
nets: {readdata_o[249] STAGEN[31].stage/r_data_reg[1]/Q}, {clk STAGEN[31].stage/r_data_reg[1]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[1]/D}, {<const0> STAGEN[31].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[2] - 
nets: {readdata_o[250] STAGEN[31].stage/r_data_reg[2]/Q}, {clk STAGEN[31].stage/r_data_reg[2]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[2]/D}, {<const0> STAGEN[31].stage/r_data_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[3] - 
nets: {readdata_o[251] STAGEN[31].stage/r_data_reg[3]/Q}, {clk STAGEN[31].stage/r_data_reg[3]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[3]/D}, {<const0> STAGEN[31].stage/r_data_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[4] - 
nets: {readdata_o[252] STAGEN[31].stage/r_data_reg[4]/Q}, {clk STAGEN[31].stage/r_data_reg[4]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[4]/D}, {<const0> STAGEN[31].stage/r_data_reg[4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[5] - 
nets: {readdata_o[253] STAGEN[31].stage/r_data_reg[5]/Q}, {clk STAGEN[31].stage/r_data_reg[5]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[5]/D}, {<const0> STAGEN[31].stage/r_data_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[6] - 
nets: {readdata_o[254] STAGEN[31].stage/r_data_reg[6]/Q}, {clk STAGEN[31].stage/r_data_reg[6]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[6]/D}, {<const0> STAGEN[31].stage/r_data_reg[6]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/r_data_reg[7] - 
nets: {readdata_o[255] STAGEN[31].stage/r_data_reg[7]/Q}, {clk STAGEN[31].stage/r_data_reg[7]/C}, {r_data[7]_i_1__30_n_0 STAGEN[31].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__30_n_0 STAGEN[31].stage/r_data_reg[7]/D}, {<const0> STAGEN[31].stage/r_data_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_bit1_reg - 
nets: {STAGEN[31].stage/split_module/r_bit1 STAGEN[31].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[31].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[31].stage/split_module/r_bit1_reg/CE}, {w_bit_up_31 STAGEN[31].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[31].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_bit2_reg - 
nets: {STAGEN[31].stage/split_module/r_bit2 STAGEN[31].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[31].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[31].stage/split_module/r_bit2_reg/CE}, {readdata_o[255] STAGEN[31].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[31].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[31].stage/split_module/r_compare_result STAGEN[31].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[31].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[31].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__29_n_0 STAGEN[31].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[31].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[31].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[31].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[31].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[31].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__29_n_0 STAGEN[31].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[31].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_32 STAGEN[31].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[31].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[31].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__29_n_0 STAGEN[31].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[31].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[31].stage/split_module/r_run_reg_n_0_[0] STAGEN[31].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[31].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[31].stage/split_module/r_run_reg[0]/CE}, {w_run_up_31 STAGEN[31].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[31].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_32 STAGEN[31].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[31].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[31].stage/split_module/r_run_reg[1]/CE}, {STAGEN[31].stage/split_module/r_run_reg_n_0_[0] STAGEN[31].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[31].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[31].stage/split_module/r_small_bit_reg_n_0 STAGEN[31].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[31].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[31].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__29_n_0 STAGEN[31].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[31].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[31].stage/split_module/p_0_in STAGEN[31].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[31].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[31].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_31 STAGEN[31].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[31].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[31].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_32 STAGEN[31].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[31].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[31].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[31].stage/split_module/p_1_out[0] STAGEN[31].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[31].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[0] - 
nets: {readdata_o[256] STAGEN[32].stage/r_data_reg[0]/Q}, {clk STAGEN[32].stage/r_data_reg[0]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[0]/D}, {<const0> STAGEN[32].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[1] - 
nets: {readdata_o[257] STAGEN[32].stage/r_data_reg[1]/Q}, {clk STAGEN[32].stage/r_data_reg[1]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[1]/D}, {<const0> STAGEN[32].stage/r_data_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[2] - 
nets: {readdata_o[258] STAGEN[32].stage/r_data_reg[2]/Q}, {clk STAGEN[32].stage/r_data_reg[2]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[2]/D}, {<const0> STAGEN[32].stage/r_data_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[3] - 
nets: {readdata_o[259] STAGEN[32].stage/r_data_reg[3]/Q}, {clk STAGEN[32].stage/r_data_reg[3]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[3]/D}, {<const0> STAGEN[32].stage/r_data_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[4] - 
nets: {readdata_o[260] STAGEN[32].stage/r_data_reg[4]/Q}, {clk STAGEN[32].stage/r_data_reg[4]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[4]/D}, {<const0> STAGEN[32].stage/r_data_reg[4]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[5] - 
nets: {readdata_o[261] STAGEN[32].stage/r_data_reg[5]/Q}, {clk STAGEN[32].stage/r_data_reg[5]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[5]/D}, {<const0> STAGEN[32].stage/r_data_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[6] - 
nets: {readdata_o[262] STAGEN[32].stage/r_data_reg[6]/Q}, {clk STAGEN[32].stage/r_data_reg[6]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[6]/D}, {<const0> STAGEN[32].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/r_data_reg[7] - 
nets: {readdata_o[263] STAGEN[32].stage/r_data_reg[7]/Q}, {clk STAGEN[32].stage/r_data_reg[7]/C}, {r_data[7]_i_1__31_n_0 STAGEN[32].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__31_n_0 STAGEN[32].stage/r_data_reg[7]/D}, {<const0> STAGEN[32].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_bit1_reg - 
nets: {STAGEN[32].stage/split_module/r_bit1 STAGEN[32].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[32].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[32].stage/split_module/r_bit1_reg/CE}, {w_bit_up_32 STAGEN[32].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[32].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_bit2_reg - 
nets: {STAGEN[32].stage/split_module/r_bit2 STAGEN[32].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[32].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[32].stage/split_module/r_bit2_reg/CE}, {readdata_o[263] STAGEN[32].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[32].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[32].stage/split_module/r_compare_result STAGEN[32].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[32].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[32].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__30_n_0 STAGEN[32].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[32].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[32].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[32].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[32].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[32].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__30_n_0 STAGEN[32].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[32].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_33 STAGEN[32].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[32].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[32].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__30_n_0 STAGEN[32].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[32].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[32].stage/split_module/r_run_reg_n_0_[0] STAGEN[32].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[32].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[32].stage/split_module/r_run_reg[0]/CE}, {w_run_up_32 STAGEN[32].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[32].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_33 STAGEN[32].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[32].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[32].stage/split_module/r_run_reg[1]/CE}, {STAGEN[32].stage/split_module/r_run_reg_n_0_[0] STAGEN[32].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[32].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[32].stage/split_module/r_small_bit_reg_n_0 STAGEN[32].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[32].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[32].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__30_n_0 STAGEN[32].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[32].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[32].stage/split_module/p_0_in STAGEN[32].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[32].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[32].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_32 STAGEN[32].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[32].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[32].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_33 STAGEN[32].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[32].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[32].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[32].stage/split_module/p_1_out[0] STAGEN[32].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[32].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[0] - 
nets: {readdata_o[264] STAGEN[33].stage/r_data_reg[0]/Q}, {clk STAGEN[33].stage/r_data_reg[0]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[0]/D}, {<const0> STAGEN[33].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[1] - 
nets: {readdata_o[265] STAGEN[33].stage/r_data_reg[1]/Q}, {clk STAGEN[33].stage/r_data_reg[1]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[1]/D}, {<const0> STAGEN[33].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[2] - 
nets: {readdata_o[266] STAGEN[33].stage/r_data_reg[2]/Q}, {clk STAGEN[33].stage/r_data_reg[2]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[2]/D}, {<const0> STAGEN[33].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[3] - 
nets: {readdata_o[267] STAGEN[33].stage/r_data_reg[3]/Q}, {clk STAGEN[33].stage/r_data_reg[3]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[3]/D}, {<const0> STAGEN[33].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[4] - 
nets: {readdata_o[268] STAGEN[33].stage/r_data_reg[4]/Q}, {clk STAGEN[33].stage/r_data_reg[4]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[4]/D}, {<const0> STAGEN[33].stage/r_data_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[5] - 
nets: {readdata_o[269] STAGEN[33].stage/r_data_reg[5]/Q}, {clk STAGEN[33].stage/r_data_reg[5]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[5]/D}, {<const0> STAGEN[33].stage/r_data_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[6] - 
nets: {readdata_o[270] STAGEN[33].stage/r_data_reg[6]/Q}, {clk STAGEN[33].stage/r_data_reg[6]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[6]/D}, {<const0> STAGEN[33].stage/r_data_reg[6]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/r_data_reg[7] - 
nets: {readdata_o[271] STAGEN[33].stage/r_data_reg[7]/Q}, {clk STAGEN[33].stage/r_data_reg[7]/C}, {r_data[7]_i_1__32_n_0 STAGEN[33].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__32_n_0 STAGEN[33].stage/r_data_reg[7]/D}, {<const0> STAGEN[33].stage/r_data_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_bit1_reg - 
nets: {STAGEN[33].stage/split_module/r_bit1 STAGEN[33].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[33].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[33].stage/split_module/r_bit1_reg/CE}, {w_bit_up_33 STAGEN[33].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[33].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_bit2_reg - 
nets: {STAGEN[33].stage/split_module/r_bit2 STAGEN[33].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[33].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[33].stage/split_module/r_bit2_reg/CE}, {readdata_o[271] STAGEN[33].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[33].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[33].stage/split_module/r_compare_result STAGEN[33].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[33].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[33].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__31_n_0 STAGEN[33].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[33].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[33].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[33].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[33].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[33].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__31_n_0 STAGEN[33].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[33].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_34 STAGEN[33].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[33].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[33].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__31_n_0 STAGEN[33].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[33].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[33].stage/split_module/r_run_reg_n_0_[0] STAGEN[33].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[33].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[33].stage/split_module/r_run_reg[0]/CE}, {w_run_up_33 STAGEN[33].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[33].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_34 STAGEN[33].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[33].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[33].stage/split_module/r_run_reg[1]/CE}, {STAGEN[33].stage/split_module/r_run_reg_n_0_[0] STAGEN[33].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[33].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[33].stage/split_module/r_small_bit_reg_n_0 STAGEN[33].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[33].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[33].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__31_n_0 STAGEN[33].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[33].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[33].stage/split_module/p_0_in STAGEN[33].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[33].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[33].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_33 STAGEN[33].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[33].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[33].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_34 STAGEN[33].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[33].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[33].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[33].stage/split_module/p_1_out[0] STAGEN[33].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[33].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[0] - 
nets: {readdata_o[272] STAGEN[34].stage/r_data_reg[0]/Q}, {clk STAGEN[34].stage/r_data_reg[0]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[0]/D}, {<const0> STAGEN[34].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[1] - 
nets: {readdata_o[273] STAGEN[34].stage/r_data_reg[1]/Q}, {clk STAGEN[34].stage/r_data_reg[1]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[1]/D}, {<const0> STAGEN[34].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[2] - 
nets: {readdata_o[274] STAGEN[34].stage/r_data_reg[2]/Q}, {clk STAGEN[34].stage/r_data_reg[2]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[2]/D}, {<const0> STAGEN[34].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[3] - 
nets: {readdata_o[275] STAGEN[34].stage/r_data_reg[3]/Q}, {clk STAGEN[34].stage/r_data_reg[3]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[3]/D}, {<const0> STAGEN[34].stage/r_data_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[4] - 
nets: {readdata_o[276] STAGEN[34].stage/r_data_reg[4]/Q}, {clk STAGEN[34].stage/r_data_reg[4]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[4]/D}, {<const0> STAGEN[34].stage/r_data_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[5] - 
nets: {readdata_o[277] STAGEN[34].stage/r_data_reg[5]/Q}, {clk STAGEN[34].stage/r_data_reg[5]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[5]/D}, {<const0> STAGEN[34].stage/r_data_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[6] - 
nets: {readdata_o[278] STAGEN[34].stage/r_data_reg[6]/Q}, {clk STAGEN[34].stage/r_data_reg[6]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[6]/D}, {<const0> STAGEN[34].stage/r_data_reg[6]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/r_data_reg[7] - 
nets: {readdata_o[279] STAGEN[34].stage/r_data_reg[7]/Q}, {clk STAGEN[34].stage/r_data_reg[7]/C}, {r_data[7]_i_1__33_n_0 STAGEN[34].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__33_n_0 STAGEN[34].stage/r_data_reg[7]/D}, {<const0> STAGEN[34].stage/r_data_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_bit1_reg - 
nets: {STAGEN[34].stage/split_module/r_bit1 STAGEN[34].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[34].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[34].stage/split_module/r_bit1_reg/CE}, {w_bit_up_34 STAGEN[34].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[34].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_bit2_reg - 
nets: {STAGEN[34].stage/split_module/r_bit2 STAGEN[34].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[34].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[34].stage/split_module/r_bit2_reg/CE}, {readdata_o[279] STAGEN[34].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[34].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[34].stage/split_module/r_compare_result STAGEN[34].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[34].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[34].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__32_n_0 STAGEN[34].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[34].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[34].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[34].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[34].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[34].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__32_n_0 STAGEN[34].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[34].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_35 STAGEN[34].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[34].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[34].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__32_n_0 STAGEN[34].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[34].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[34].stage/split_module/r_run_reg_n_0_[0] STAGEN[34].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[34].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[34].stage/split_module/r_run_reg[0]/CE}, {w_run_up_34 STAGEN[34].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[34].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_35 STAGEN[34].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[34].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[34].stage/split_module/r_run_reg[1]/CE}, {STAGEN[34].stage/split_module/r_run_reg_n_0_[0] STAGEN[34].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[34].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[34].stage/split_module/r_small_bit_reg_n_0 STAGEN[34].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[34].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[34].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__32_n_0 STAGEN[34].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[34].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[34].stage/split_module/p_0_in STAGEN[34].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[34].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[34].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_34 STAGEN[34].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[34].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[34].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_35 STAGEN[34].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[34].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[34].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[34].stage/split_module/p_1_out[0] STAGEN[34].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[34].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[0] - 
nets: {readdata_o[280] STAGEN[35].stage/r_data_reg[0]/Q}, {clk STAGEN[35].stage/r_data_reg[0]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[0]/D}, {<const0> STAGEN[35].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[1] - 
nets: {readdata_o[281] STAGEN[35].stage/r_data_reg[1]/Q}, {clk STAGEN[35].stage/r_data_reg[1]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[1]/D}, {<const0> STAGEN[35].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[2] - 
nets: {readdata_o[282] STAGEN[35].stage/r_data_reg[2]/Q}, {clk STAGEN[35].stage/r_data_reg[2]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[2]/D}, {<const0> STAGEN[35].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[3] - 
nets: {readdata_o[283] STAGEN[35].stage/r_data_reg[3]/Q}, {clk STAGEN[35].stage/r_data_reg[3]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[3]/D}, {<const0> STAGEN[35].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[4] - 
nets: {readdata_o[284] STAGEN[35].stage/r_data_reg[4]/Q}, {clk STAGEN[35].stage/r_data_reg[4]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[4]/D}, {<const0> STAGEN[35].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[5] - 
nets: {readdata_o[285] STAGEN[35].stage/r_data_reg[5]/Q}, {clk STAGEN[35].stage/r_data_reg[5]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[5]/D}, {<const0> STAGEN[35].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[6] - 
nets: {readdata_o[286] STAGEN[35].stage/r_data_reg[6]/Q}, {clk STAGEN[35].stage/r_data_reg[6]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[6]/D}, {<const0> STAGEN[35].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/r_data_reg[7] - 
nets: {readdata_o[287] STAGEN[35].stage/r_data_reg[7]/Q}, {clk STAGEN[35].stage/r_data_reg[7]/C}, {r_data[7]_i_1__34_n_0 STAGEN[35].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__34_n_0 STAGEN[35].stage/r_data_reg[7]/D}, {<const0> STAGEN[35].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_bit1_reg - 
nets: {STAGEN[35].stage/split_module/r_bit1 STAGEN[35].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[35].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[35].stage/split_module/r_bit1_reg/CE}, {w_bit_up_35 STAGEN[35].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[35].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_bit2_reg - 
nets: {STAGEN[35].stage/split_module/r_bit2 STAGEN[35].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[35].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[35].stage/split_module/r_bit2_reg/CE}, {readdata_o[287] STAGEN[35].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[35].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[35].stage/split_module/r_compare_result STAGEN[35].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[35].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[35].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__33_n_0 STAGEN[35].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[35].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[35].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[35].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[35].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[35].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__33_n_0 STAGEN[35].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[35].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_36 STAGEN[35].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[35].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[35].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__33_n_0 STAGEN[35].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[35].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[35].stage/split_module/r_run_reg_n_0_[0] STAGEN[35].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[35].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[35].stage/split_module/r_run_reg[0]/CE}, {w_run_up_35 STAGEN[35].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[35].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_36 STAGEN[35].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[35].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[35].stage/split_module/r_run_reg[1]/CE}, {STAGEN[35].stage/split_module/r_run_reg_n_0_[0] STAGEN[35].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[35].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[35].stage/split_module/r_small_bit_reg_n_0 STAGEN[35].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[35].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[35].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__33_n_0 STAGEN[35].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[35].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[35].stage/split_module/p_0_in STAGEN[35].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[35].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[35].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_35 STAGEN[35].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[35].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[35].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_36 STAGEN[35].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[35].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[35].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[35].stage/split_module/p_1_out[0] STAGEN[35].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[35].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[0] - 
nets: {readdata_o[288] STAGEN[36].stage/r_data_reg[0]/Q}, {clk STAGEN[36].stage/r_data_reg[0]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[0]/D}, {<const0> STAGEN[36].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[1] - 
nets: {readdata_o[289] STAGEN[36].stage/r_data_reg[1]/Q}, {clk STAGEN[36].stage/r_data_reg[1]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[1]/D}, {<const0> STAGEN[36].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[2] - 
nets: {readdata_o[290] STAGEN[36].stage/r_data_reg[2]/Q}, {clk STAGEN[36].stage/r_data_reg[2]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[2]/D}, {<const0> STAGEN[36].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[3] - 
nets: {readdata_o[291] STAGEN[36].stage/r_data_reg[3]/Q}, {clk STAGEN[36].stage/r_data_reg[3]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[3]/D}, {<const0> STAGEN[36].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[4] - 
nets: {readdata_o[292] STAGEN[36].stage/r_data_reg[4]/Q}, {clk STAGEN[36].stage/r_data_reg[4]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[4]/D}, {<const0> STAGEN[36].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[5] - 
nets: {readdata_o[293] STAGEN[36].stage/r_data_reg[5]/Q}, {clk STAGEN[36].stage/r_data_reg[5]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[5]/D}, {<const0> STAGEN[36].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[6] - 
nets: {readdata_o[294] STAGEN[36].stage/r_data_reg[6]/Q}, {clk STAGEN[36].stage/r_data_reg[6]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[6]/D}, {<const0> STAGEN[36].stage/r_data_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/r_data_reg[7] - 
nets: {readdata_o[295] STAGEN[36].stage/r_data_reg[7]/Q}, {clk STAGEN[36].stage/r_data_reg[7]/C}, {r_data[7]_i_1__35_n_0 STAGEN[36].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__35_n_0 STAGEN[36].stage/r_data_reg[7]/D}, {<const0> STAGEN[36].stage/r_data_reg[7]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_bit1_reg - 
nets: {STAGEN[36].stage/split_module/r_bit1 STAGEN[36].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[36].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[36].stage/split_module/r_bit1_reg/CE}, {w_bit_up_36 STAGEN[36].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[36].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_bit2_reg - 
nets: {STAGEN[36].stage/split_module/r_bit2 STAGEN[36].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[36].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[36].stage/split_module/r_bit2_reg/CE}, {readdata_o[295] STAGEN[36].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[36].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[36].stage/split_module/r_compare_result STAGEN[36].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[36].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[36].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__34_n_0 STAGEN[36].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[36].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[36].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[36].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[36].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[36].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__34_n_0 STAGEN[36].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[36].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_37 STAGEN[36].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[36].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[36].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__34_n_0 STAGEN[36].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[36].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[36].stage/split_module/r_run_reg_n_0_[0] STAGEN[36].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[36].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[36].stage/split_module/r_run_reg[0]/CE}, {w_run_up_36 STAGEN[36].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[36].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_37 STAGEN[36].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[36].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[36].stage/split_module/r_run_reg[1]/CE}, {STAGEN[36].stage/split_module/r_run_reg_n_0_[0] STAGEN[36].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[36].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[36].stage/split_module/r_small_bit_reg_n_0 STAGEN[36].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[36].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[36].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__34_n_0 STAGEN[36].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[36].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[36].stage/split_module/p_0_in STAGEN[36].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[36].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[36].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_36 STAGEN[36].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[36].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[36].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_37 STAGEN[36].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[36].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[36].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[36].stage/split_module/p_1_out[0] STAGEN[36].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[36].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[0] - 
nets: {readdata_o[296] STAGEN[37].stage/r_data_reg[0]/Q}, {clk STAGEN[37].stage/r_data_reg[0]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[0]/D}, {<const0> STAGEN[37].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[1] - 
nets: {readdata_o[297] STAGEN[37].stage/r_data_reg[1]/Q}, {clk STAGEN[37].stage/r_data_reg[1]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[1]/D}, {<const0> STAGEN[37].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[2] - 
nets: {readdata_o[298] STAGEN[37].stage/r_data_reg[2]/Q}, {clk STAGEN[37].stage/r_data_reg[2]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[2]/D}, {<const0> STAGEN[37].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[3] - 
nets: {readdata_o[299] STAGEN[37].stage/r_data_reg[3]/Q}, {clk STAGEN[37].stage/r_data_reg[3]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[3]/D}, {<const0> STAGEN[37].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[4] - 
nets: {readdata_o[300] STAGEN[37].stage/r_data_reg[4]/Q}, {clk STAGEN[37].stage/r_data_reg[4]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[4]/D}, {<const0> STAGEN[37].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[5] - 
nets: {readdata_o[301] STAGEN[37].stage/r_data_reg[5]/Q}, {clk STAGEN[37].stage/r_data_reg[5]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[5]/D}, {<const0> STAGEN[37].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[6] - 
nets: {readdata_o[302] STAGEN[37].stage/r_data_reg[6]/Q}, {clk STAGEN[37].stage/r_data_reg[6]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[6]/D}, {<const0> STAGEN[37].stage/r_data_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/r_data_reg[7] - 
nets: {readdata_o[303] STAGEN[37].stage/r_data_reg[7]/Q}, {clk STAGEN[37].stage/r_data_reg[7]/C}, {r_data[7]_i_1__36_n_0 STAGEN[37].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__36_n_0 STAGEN[37].stage/r_data_reg[7]/D}, {<const0> STAGEN[37].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_bit1_reg - 
nets: {STAGEN[37].stage/split_module/r_bit1 STAGEN[37].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[37].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[37].stage/split_module/r_bit1_reg/CE}, {w_bit_up_37 STAGEN[37].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[37].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_bit2_reg - 
nets: {STAGEN[37].stage/split_module/r_bit2 STAGEN[37].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[37].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[37].stage/split_module/r_bit2_reg/CE}, {readdata_o[303] STAGEN[37].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[37].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[37].stage/split_module/r_compare_result STAGEN[37].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[37].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[37].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__35_n_0 STAGEN[37].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[37].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[37].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[37].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[37].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[37].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__35_n_0 STAGEN[37].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[37].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_38 STAGEN[37].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[37].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[37].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__35_n_0 STAGEN[37].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[37].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[37].stage/split_module/r_run_reg_n_0_[0] STAGEN[37].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[37].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[37].stage/split_module/r_run_reg[0]/CE}, {w_run_up_37 STAGEN[37].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[37].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_38 STAGEN[37].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[37].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[37].stage/split_module/r_run_reg[1]/CE}, {STAGEN[37].stage/split_module/r_run_reg_n_0_[0] STAGEN[37].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[37].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[37].stage/split_module/r_small_bit_reg_n_0 STAGEN[37].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[37].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[37].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__35_n_0 STAGEN[37].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[37].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[37].stage/split_module/p_0_in STAGEN[37].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[37].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[37].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_37 STAGEN[37].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[37].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[37].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_38 STAGEN[37].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[37].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[37].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[37].stage/split_module/p_1_out[0] STAGEN[37].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[37].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[0] - 
nets: {readdata_o[304] STAGEN[38].stage/r_data_reg[0]/Q}, {clk STAGEN[38].stage/r_data_reg[0]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[0]/D}, {<const0> STAGEN[38].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[1] - 
nets: {readdata_o[305] STAGEN[38].stage/r_data_reg[1]/Q}, {clk STAGEN[38].stage/r_data_reg[1]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[1]/D}, {<const0> STAGEN[38].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[2] - 
nets: {readdata_o[306] STAGEN[38].stage/r_data_reg[2]/Q}, {clk STAGEN[38].stage/r_data_reg[2]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[2]/D}, {<const0> STAGEN[38].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[3] - 
nets: {readdata_o[307] STAGEN[38].stage/r_data_reg[3]/Q}, {clk STAGEN[38].stage/r_data_reg[3]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[3]/D}, {<const0> STAGEN[38].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[4] - 
nets: {readdata_o[308] STAGEN[38].stage/r_data_reg[4]/Q}, {clk STAGEN[38].stage/r_data_reg[4]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[4]/D}, {<const0> STAGEN[38].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[5] - 
nets: {readdata_o[309] STAGEN[38].stage/r_data_reg[5]/Q}, {clk STAGEN[38].stage/r_data_reg[5]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[5]/D}, {<const0> STAGEN[38].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[6] - 
nets: {readdata_o[310] STAGEN[38].stage/r_data_reg[6]/Q}, {clk STAGEN[38].stage/r_data_reg[6]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[6]/D}, {<const0> STAGEN[38].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/r_data_reg[7] - 
nets: {readdata_o[311] STAGEN[38].stage/r_data_reg[7]/Q}, {clk STAGEN[38].stage/r_data_reg[7]/C}, {r_data[7]_i_1__37_n_0 STAGEN[38].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__37_n_0 STAGEN[38].stage/r_data_reg[7]/D}, {<const0> STAGEN[38].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_bit1_reg - 
nets: {STAGEN[38].stage/split_module/r_bit1 STAGEN[38].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[38].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[38].stage/split_module/r_bit1_reg/CE}, {w_bit_up_38 STAGEN[38].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[38].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_bit2_reg - 
nets: {STAGEN[38].stage/split_module/r_bit2 STAGEN[38].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[38].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[38].stage/split_module/r_bit2_reg/CE}, {readdata_o[311] STAGEN[38].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[38].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[38].stage/split_module/r_compare_result STAGEN[38].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[38].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[38].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__36_n_0 STAGEN[38].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[38].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[38].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[38].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[38].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[38].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__36_n_0 STAGEN[38].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[38].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_39 STAGEN[38].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[38].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[38].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__36_n_0 STAGEN[38].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[38].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[38].stage/split_module/r_run_reg_n_0_[0] STAGEN[38].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[38].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[38].stage/split_module/r_run_reg[0]/CE}, {w_run_up_38 STAGEN[38].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[38].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_39 STAGEN[38].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[38].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[38].stage/split_module/r_run_reg[1]/CE}, {STAGEN[38].stage/split_module/r_run_reg_n_0_[0] STAGEN[38].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[38].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[38].stage/split_module/r_small_bit_reg_n_0 STAGEN[38].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[38].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[38].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__36_n_0 STAGEN[38].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[38].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[38].stage/split_module/p_0_in STAGEN[38].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[38].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[38].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_38 STAGEN[38].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[38].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[38].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_39 STAGEN[38].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[38].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[38].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[38].stage/split_module/p_1_out[0] STAGEN[38].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[38].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[0] - 
nets: {readdata_o[312] STAGEN[39].stage/r_data_reg[0]/Q}, {clk STAGEN[39].stage/r_data_reg[0]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[0]/D}, {<const0> STAGEN[39].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[1] - 
nets: {readdata_o[313] STAGEN[39].stage/r_data_reg[1]/Q}, {clk STAGEN[39].stage/r_data_reg[1]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[1]/D}, {<const0> STAGEN[39].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[2] - 
nets: {readdata_o[314] STAGEN[39].stage/r_data_reg[2]/Q}, {clk STAGEN[39].stage/r_data_reg[2]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[2]/D}, {<const0> STAGEN[39].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[3] - 
nets: {readdata_o[315] STAGEN[39].stage/r_data_reg[3]/Q}, {clk STAGEN[39].stage/r_data_reg[3]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[3]/D}, {<const0> STAGEN[39].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[4] - 
nets: {readdata_o[316] STAGEN[39].stage/r_data_reg[4]/Q}, {clk STAGEN[39].stage/r_data_reg[4]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[4]/D}, {<const0> STAGEN[39].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[5] - 
nets: {readdata_o[317] STAGEN[39].stage/r_data_reg[5]/Q}, {clk STAGEN[39].stage/r_data_reg[5]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[5]/D}, {<const0> STAGEN[39].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[6] - 
nets: {readdata_o[318] STAGEN[39].stage/r_data_reg[6]/Q}, {clk STAGEN[39].stage/r_data_reg[6]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[6]/D}, {<const0> STAGEN[39].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/r_data_reg[7] - 
nets: {readdata_o[319] STAGEN[39].stage/r_data_reg[7]/Q}, {clk STAGEN[39].stage/r_data_reg[7]/C}, {r_data[7]_i_1__38_n_0 STAGEN[39].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__38_n_0 STAGEN[39].stage/r_data_reg[7]/D}, {<const0> STAGEN[39].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_bit1_reg - 
nets: {STAGEN[39].stage/split_module/r_bit1 STAGEN[39].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[39].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[39].stage/split_module/r_bit1_reg/CE}, {w_bit_up_39 STAGEN[39].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[39].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_bit2_reg - 
nets: {STAGEN[39].stage/split_module/r_bit2 STAGEN[39].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[39].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[39].stage/split_module/r_bit2_reg/CE}, {readdata_o[319] STAGEN[39].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[39].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[39].stage/split_module/r_compare_result STAGEN[39].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[39].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[39].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__37_n_0 STAGEN[39].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[39].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[39].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[39].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[39].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[39].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__37_n_0 STAGEN[39].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[39].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_40 STAGEN[39].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[39].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[39].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__37_n_0 STAGEN[39].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[39].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[39].stage/split_module/r_run_reg_n_0_[0] STAGEN[39].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[39].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[39].stage/split_module/r_run_reg[0]/CE}, {w_run_up_39 STAGEN[39].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[39].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_40 STAGEN[39].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[39].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[39].stage/split_module/r_run_reg[1]/CE}, {STAGEN[39].stage/split_module/r_run_reg_n_0_[0] STAGEN[39].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[39].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[39].stage/split_module/r_small_bit_reg_n_0 STAGEN[39].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[39].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[39].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__37_n_0 STAGEN[39].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[39].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[39].stage/split_module/p_0_in STAGEN[39].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[39].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[39].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_39 STAGEN[39].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[39].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[39].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_40 STAGEN[39].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[39].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[39].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[39].stage/split_module/p_1_out[0] STAGEN[39].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[39].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[0] - 
nets: {readdata_o[24] STAGEN[3].stage/r_data_reg[0]/Q}, {clk STAGEN[3].stage/r_data_reg[0]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[0]/D}, {<const0> STAGEN[3].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[1] - 
nets: {readdata_o[25] STAGEN[3].stage/r_data_reg[1]/Q}, {clk STAGEN[3].stage/r_data_reg[1]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[1]/D}, {<const0> STAGEN[3].stage/r_data_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[2] - 
nets: {readdata_o[26] STAGEN[3].stage/r_data_reg[2]/Q}, {clk STAGEN[3].stage/r_data_reg[2]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[2]/D}, {<const0> STAGEN[3].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[3] - 
nets: {readdata_o[27] STAGEN[3].stage/r_data_reg[3]/Q}, {clk STAGEN[3].stage/r_data_reg[3]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[3]/D}, {<const0> STAGEN[3].stage/r_data_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[4] - 
nets: {readdata_o[28] STAGEN[3].stage/r_data_reg[4]/Q}, {clk STAGEN[3].stage/r_data_reg[4]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[4]/D}, {<const0> STAGEN[3].stage/r_data_reg[4]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[5] - 
nets: {readdata_o[29] STAGEN[3].stage/r_data_reg[5]/Q}, {clk STAGEN[3].stage/r_data_reg[5]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[5]/D}, {<const0> STAGEN[3].stage/r_data_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[6] - 
nets: {readdata_o[30] STAGEN[3].stage/r_data_reg[6]/Q}, {clk STAGEN[3].stage/r_data_reg[6]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[6]/D}, {<const0> STAGEN[3].stage/r_data_reg[6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/r_data_reg[7] - 
nets: {readdata_o[31] STAGEN[3].stage/r_data_reg[7]/Q}, {clk STAGEN[3].stage/r_data_reg[7]/C}, {r_data[7]_i_1__2_n_0 STAGEN[3].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__2_n_0 STAGEN[3].stage/r_data_reg[7]/D}, {<const0> STAGEN[3].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_bit1_reg - 
nets: {STAGEN[3].stage/split_module/r_bit1 STAGEN[3].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[3].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[3].stage/split_module/r_bit1_reg/CE}, {w_bit_up_3 STAGEN[3].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[3].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_bit2_reg - 
nets: {STAGEN[3].stage/split_module/r_bit2 STAGEN[3].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[3].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[3].stage/split_module/r_bit2_reg/CE}, {readdata_o[31] STAGEN[3].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[3].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[3].stage/split_module/r_compare_result STAGEN[3].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[3].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[3].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__1_n_0 STAGEN[3].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[3].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[3].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[3].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[3].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[3].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__1_n_0 STAGEN[3].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[3].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_4 STAGEN[3].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[3].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[3].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__1_n_0 STAGEN[3].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[3].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[3].stage/split_module/r_run_reg_n_0_[0] STAGEN[3].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[3].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[3].stage/split_module/r_run_reg[0]/CE}, {w_run_up_3 STAGEN[3].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[3].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_4 STAGEN[3].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[3].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[3].stage/split_module/r_run_reg[1]/CE}, {STAGEN[3].stage/split_module/r_run_reg_n_0_[0] STAGEN[3].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[3].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[3].stage/split_module/r_small_bit_reg_n_0 STAGEN[3].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[3].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[3].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__1_n_0 STAGEN[3].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[3].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[3].stage/split_module/p_0_in STAGEN[3].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[3].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[3].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_3 STAGEN[3].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[3].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[3].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_4 STAGEN[3].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[3].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[3].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[3].stage/split_module/p_1_out[0] STAGEN[3].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[3].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[0] - 
nets: {readdata_o[320] STAGEN[40].stage/r_data_reg[0]/Q}, {clk STAGEN[40].stage/r_data_reg[0]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[0]/D}, {<const0> STAGEN[40].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[1] - 
nets: {readdata_o[321] STAGEN[40].stage/r_data_reg[1]/Q}, {clk STAGEN[40].stage/r_data_reg[1]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[1]/D}, {<const0> STAGEN[40].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[2] - 
nets: {readdata_o[322] STAGEN[40].stage/r_data_reg[2]/Q}, {clk STAGEN[40].stage/r_data_reg[2]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[2]/D}, {<const0> STAGEN[40].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[3] - 
nets: {readdata_o[323] STAGEN[40].stage/r_data_reg[3]/Q}, {clk STAGEN[40].stage/r_data_reg[3]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[3]/D}, {<const0> STAGEN[40].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[4] - 
nets: {readdata_o[324] STAGEN[40].stage/r_data_reg[4]/Q}, {clk STAGEN[40].stage/r_data_reg[4]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[4]/D}, {<const0> STAGEN[40].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[5] - 
nets: {readdata_o[325] STAGEN[40].stage/r_data_reg[5]/Q}, {clk STAGEN[40].stage/r_data_reg[5]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[5]/D}, {<const0> STAGEN[40].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[6] - 
nets: {readdata_o[326] STAGEN[40].stage/r_data_reg[6]/Q}, {clk STAGEN[40].stage/r_data_reg[6]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[6]/D}, {<const0> STAGEN[40].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/r_data_reg[7] - 
nets: {readdata_o[327] STAGEN[40].stage/r_data_reg[7]/Q}, {clk STAGEN[40].stage/r_data_reg[7]/C}, {r_data[7]_i_1__39_n_0 STAGEN[40].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__39_n_0 STAGEN[40].stage/r_data_reg[7]/D}, {<const0> STAGEN[40].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_bit1_reg - 
nets: {STAGEN[40].stage/split_module/r_bit1 STAGEN[40].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[40].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[40].stage/split_module/r_bit1_reg/CE}, {w_bit_up_40 STAGEN[40].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[40].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_bit2_reg - 
nets: {STAGEN[40].stage/split_module/r_bit2 STAGEN[40].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[40].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[40].stage/split_module/r_bit2_reg/CE}, {readdata_o[327] STAGEN[40].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[40].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[40].stage/split_module/r_compare_result STAGEN[40].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[40].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[40].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__38_n_0 STAGEN[40].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[40].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[40].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[40].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[40].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[40].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__38_n_0 STAGEN[40].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[40].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_41 STAGEN[40].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[40].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[40].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__38_n_0 STAGEN[40].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[40].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[40].stage/split_module/r_run_reg_n_0_[0] STAGEN[40].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[40].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[40].stage/split_module/r_run_reg[0]/CE}, {w_run_up_40 STAGEN[40].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[40].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_41 STAGEN[40].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[40].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[40].stage/split_module/r_run_reg[1]/CE}, {STAGEN[40].stage/split_module/r_run_reg_n_0_[0] STAGEN[40].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[40].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[40].stage/split_module/r_small_bit_reg_n_0 STAGEN[40].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[40].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[40].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__38_n_0 STAGEN[40].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[40].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[40].stage/split_module/p_0_in STAGEN[40].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[40].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[40].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_40 STAGEN[40].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[40].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[40].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_41 STAGEN[40].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[40].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[40].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[40].stage/split_module/p_1_out[0] STAGEN[40].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[40].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[0] - 
nets: {readdata_o[328] STAGEN[41].stage/r_data_reg[0]/Q}, {clk STAGEN[41].stage/r_data_reg[0]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[0]/D}, {<const0> STAGEN[41].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[1] - 
nets: {readdata_o[329] STAGEN[41].stage/r_data_reg[1]/Q}, {clk STAGEN[41].stage/r_data_reg[1]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[1]/D}, {<const0> STAGEN[41].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[2] - 
nets: {readdata_o[330] STAGEN[41].stage/r_data_reg[2]/Q}, {clk STAGEN[41].stage/r_data_reg[2]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[2]/D}, {<const0> STAGEN[41].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[3] - 
nets: {readdata_o[331] STAGEN[41].stage/r_data_reg[3]/Q}, {clk STAGEN[41].stage/r_data_reg[3]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[3]/D}, {<const0> STAGEN[41].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[4] - 
nets: {readdata_o[332] STAGEN[41].stage/r_data_reg[4]/Q}, {clk STAGEN[41].stage/r_data_reg[4]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[4]/D}, {<const0> STAGEN[41].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[5] - 
nets: {readdata_o[333] STAGEN[41].stage/r_data_reg[5]/Q}, {clk STAGEN[41].stage/r_data_reg[5]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[5]/D}, {<const0> STAGEN[41].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[6] - 
nets: {readdata_o[334] STAGEN[41].stage/r_data_reg[6]/Q}, {clk STAGEN[41].stage/r_data_reg[6]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[6]/D}, {<const0> STAGEN[41].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/r_data_reg[7] - 
nets: {readdata_o[335] STAGEN[41].stage/r_data_reg[7]/Q}, {clk STAGEN[41].stage/r_data_reg[7]/C}, {r_data[7]_i_1__40_n_0 STAGEN[41].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__40_n_0 STAGEN[41].stage/r_data_reg[7]/D}, {<const0> STAGEN[41].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_bit1_reg - 
nets: {STAGEN[41].stage/split_module/r_bit1 STAGEN[41].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[41].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[41].stage/split_module/r_bit1_reg/CE}, {w_bit_up_41 STAGEN[41].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[41].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_bit2_reg - 
nets: {STAGEN[41].stage/split_module/r_bit2 STAGEN[41].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[41].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[41].stage/split_module/r_bit2_reg/CE}, {readdata_o[335] STAGEN[41].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[41].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[41].stage/split_module/r_compare_result STAGEN[41].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[41].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[41].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__39_n_0 STAGEN[41].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[41].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[41].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[41].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[41].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[41].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__39_n_0 STAGEN[41].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[41].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_42 STAGEN[41].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[41].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[41].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__39_n_0 STAGEN[41].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[41].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[41].stage/split_module/r_run_reg_n_0_[0] STAGEN[41].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[41].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[41].stage/split_module/r_run_reg[0]/CE}, {w_run_up_41 STAGEN[41].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[41].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_42 STAGEN[41].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[41].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[41].stage/split_module/r_run_reg[1]/CE}, {STAGEN[41].stage/split_module/r_run_reg_n_0_[0] STAGEN[41].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[41].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[41].stage/split_module/r_small_bit_reg_n_0 STAGEN[41].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[41].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[41].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__39_n_0 STAGEN[41].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[41].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[41].stage/split_module/p_0_in STAGEN[41].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[41].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[41].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_41 STAGEN[41].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[41].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[41].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_42 STAGEN[41].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[41].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[41].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[41].stage/split_module/p_1_out[0] STAGEN[41].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[41].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[0] - 
nets: {readdata_o[336] STAGEN[42].stage/r_data_reg[0]/Q}, {clk STAGEN[42].stage/r_data_reg[0]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[0]/D}, {<const0> STAGEN[42].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[1] - 
nets: {readdata_o[337] STAGEN[42].stage/r_data_reg[1]/Q}, {clk STAGEN[42].stage/r_data_reg[1]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[1]/D}, {<const0> STAGEN[42].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[2] - 
nets: {readdata_o[338] STAGEN[42].stage/r_data_reg[2]/Q}, {clk STAGEN[42].stage/r_data_reg[2]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[2]/D}, {<const0> STAGEN[42].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[3] - 
nets: {readdata_o[339] STAGEN[42].stage/r_data_reg[3]/Q}, {clk STAGEN[42].stage/r_data_reg[3]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[3]/D}, {<const0> STAGEN[42].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[4] - 
nets: {readdata_o[340] STAGEN[42].stage/r_data_reg[4]/Q}, {clk STAGEN[42].stage/r_data_reg[4]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[4]/D}, {<const0> STAGEN[42].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[5] - 
nets: {readdata_o[341] STAGEN[42].stage/r_data_reg[5]/Q}, {clk STAGEN[42].stage/r_data_reg[5]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[5]/D}, {<const0> STAGEN[42].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[6] - 
nets: {readdata_o[342] STAGEN[42].stage/r_data_reg[6]/Q}, {clk STAGEN[42].stage/r_data_reg[6]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[6]/D}, {<const0> STAGEN[42].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/r_data_reg[7] - 
nets: {readdata_o[343] STAGEN[42].stage/r_data_reg[7]/Q}, {clk STAGEN[42].stage/r_data_reg[7]/C}, {r_data[7]_i_1__41_n_0 STAGEN[42].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__41_n_0 STAGEN[42].stage/r_data_reg[7]/D}, {<const0> STAGEN[42].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_bit1_reg - 
nets: {STAGEN[42].stage/split_module/r_bit1 STAGEN[42].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[42].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[42].stage/split_module/r_bit1_reg/CE}, {w_bit_up_42 STAGEN[42].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[42].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_bit2_reg - 
nets: {STAGEN[42].stage/split_module/r_bit2 STAGEN[42].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[42].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[42].stage/split_module/r_bit2_reg/CE}, {readdata_o[343] STAGEN[42].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[42].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[42].stage/split_module/r_compare_result STAGEN[42].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[42].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[42].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__40_n_0 STAGEN[42].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[42].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[42].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[42].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[42].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[42].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__40_n_0 STAGEN[42].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[42].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_43 STAGEN[42].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[42].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[42].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__40_n_0 STAGEN[42].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[42].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[42].stage/split_module/r_run_reg_n_0_[0] STAGEN[42].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[42].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[42].stage/split_module/r_run_reg[0]/CE}, {w_run_up_42 STAGEN[42].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[42].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_43 STAGEN[42].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[42].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[42].stage/split_module/r_run_reg[1]/CE}, {STAGEN[42].stage/split_module/r_run_reg_n_0_[0] STAGEN[42].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[42].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[42].stage/split_module/r_small_bit_reg_n_0 STAGEN[42].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[42].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[42].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__40_n_0 STAGEN[42].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[42].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[42].stage/split_module/p_0_in STAGEN[42].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[42].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[42].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_42 STAGEN[42].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[42].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[42].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_43 STAGEN[42].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[42].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[42].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[42].stage/split_module/p_1_out[0] STAGEN[42].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[42].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[0] - 
nets: {readdata_o[344] STAGEN[43].stage/r_data_reg[0]/Q}, {clk STAGEN[43].stage/r_data_reg[0]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[0]/D}, {<const0> STAGEN[43].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[1] - 
nets: {readdata_o[345] STAGEN[43].stage/r_data_reg[1]/Q}, {clk STAGEN[43].stage/r_data_reg[1]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[1]/D}, {<const0> STAGEN[43].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[2] - 
nets: {readdata_o[346] STAGEN[43].stage/r_data_reg[2]/Q}, {clk STAGEN[43].stage/r_data_reg[2]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[2]/D}, {<const0> STAGEN[43].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[3] - 
nets: {readdata_o[347] STAGEN[43].stage/r_data_reg[3]/Q}, {clk STAGEN[43].stage/r_data_reg[3]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[3]/D}, {<const0> STAGEN[43].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[4] - 
nets: {readdata_o[348] STAGEN[43].stage/r_data_reg[4]/Q}, {clk STAGEN[43].stage/r_data_reg[4]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[4]/D}, {<const0> STAGEN[43].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[5] - 
nets: {readdata_o[349] STAGEN[43].stage/r_data_reg[5]/Q}, {clk STAGEN[43].stage/r_data_reg[5]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[5]/D}, {<const0> STAGEN[43].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[6] - 
nets: {readdata_o[350] STAGEN[43].stage/r_data_reg[6]/Q}, {clk STAGEN[43].stage/r_data_reg[6]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[6]/D}, {<const0> STAGEN[43].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/r_data_reg[7] - 
nets: {readdata_o[351] STAGEN[43].stage/r_data_reg[7]/Q}, {clk STAGEN[43].stage/r_data_reg[7]/C}, {r_data[7]_i_1__42_n_0 STAGEN[43].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__42_n_0 STAGEN[43].stage/r_data_reg[7]/D}, {<const0> STAGEN[43].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_bit1_reg - 
nets: {STAGEN[43].stage/split_module/r_bit1 STAGEN[43].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[43].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[43].stage/split_module/r_bit1_reg/CE}, {w_bit_up_43 STAGEN[43].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[43].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_bit2_reg - 
nets: {STAGEN[43].stage/split_module/r_bit2 STAGEN[43].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[43].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[43].stage/split_module/r_bit2_reg/CE}, {readdata_o[351] STAGEN[43].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[43].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[43].stage/split_module/r_compare_result STAGEN[43].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[43].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[43].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__41_n_0 STAGEN[43].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[43].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[43].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[43].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[43].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[43].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__41_n_0 STAGEN[43].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[43].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_44 STAGEN[43].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[43].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[43].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__41_n_0 STAGEN[43].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[43].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[43].stage/split_module/r_run_reg_n_0_[0] STAGEN[43].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[43].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[43].stage/split_module/r_run_reg[0]/CE}, {w_run_up_43 STAGEN[43].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[43].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_44 STAGEN[43].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[43].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[43].stage/split_module/r_run_reg[1]/CE}, {STAGEN[43].stage/split_module/r_run_reg_n_0_[0] STAGEN[43].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[43].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[43].stage/split_module/r_small_bit_reg_n_0 STAGEN[43].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[43].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[43].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__41_n_0 STAGEN[43].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[43].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[43].stage/split_module/p_0_in STAGEN[43].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[43].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[43].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_43 STAGEN[43].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[43].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[43].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_44 STAGEN[43].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[43].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[43].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[43].stage/split_module/p_1_out[0] STAGEN[43].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[43].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[0] - 
nets: {readdata_o[352] STAGEN[44].stage/r_data_reg[0]/Q}, {clk STAGEN[44].stage/r_data_reg[0]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[0]/D}, {<const0> STAGEN[44].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[1] - 
nets: {readdata_o[353] STAGEN[44].stage/r_data_reg[1]/Q}, {clk STAGEN[44].stage/r_data_reg[1]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[1]/D}, {<const0> STAGEN[44].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[2] - 
nets: {readdata_o[354] STAGEN[44].stage/r_data_reg[2]/Q}, {clk STAGEN[44].stage/r_data_reg[2]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[2]/D}, {<const0> STAGEN[44].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[3] - 
nets: {readdata_o[355] STAGEN[44].stage/r_data_reg[3]/Q}, {clk STAGEN[44].stage/r_data_reg[3]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[3]/D}, {<const0> STAGEN[44].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[4] - 
nets: {readdata_o[356] STAGEN[44].stage/r_data_reg[4]/Q}, {clk STAGEN[44].stage/r_data_reg[4]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[4]/D}, {<const0> STAGEN[44].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[5] - 
nets: {readdata_o[357] STAGEN[44].stage/r_data_reg[5]/Q}, {clk STAGEN[44].stage/r_data_reg[5]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[5]/D}, {<const0> STAGEN[44].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[6] - 
nets: {readdata_o[358] STAGEN[44].stage/r_data_reg[6]/Q}, {clk STAGEN[44].stage/r_data_reg[6]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[6]/D}, {<const0> STAGEN[44].stage/r_data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/r_data_reg[7] - 
nets: {readdata_o[359] STAGEN[44].stage/r_data_reg[7]/Q}, {clk STAGEN[44].stage/r_data_reg[7]/C}, {r_data[7]_i_1__43_n_0 STAGEN[44].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__43_n_0 STAGEN[44].stage/r_data_reg[7]/D}, {<const0> STAGEN[44].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_bit1_reg - 
nets: {STAGEN[44].stage/split_module/r_bit1 STAGEN[44].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[44].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[44].stage/split_module/r_bit1_reg/CE}, {w_bit_up_44 STAGEN[44].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[44].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_bit2_reg - 
nets: {STAGEN[44].stage/split_module/r_bit2 STAGEN[44].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[44].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[44].stage/split_module/r_bit2_reg/CE}, {readdata_o[359] STAGEN[44].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[44].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[44].stage/split_module/r_compare_result STAGEN[44].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[44].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[44].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__42_n_0 STAGEN[44].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[44].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[44].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[44].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[44].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[44].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__42_n_0 STAGEN[44].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[44].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_45 STAGEN[44].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[44].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[44].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__42_n_0 STAGEN[44].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[44].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[44].stage/split_module/r_run_reg_n_0_[0] STAGEN[44].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[44].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[44].stage/split_module/r_run_reg[0]/CE}, {w_run_up_44 STAGEN[44].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[44].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_45 STAGEN[44].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[44].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[44].stage/split_module/r_run_reg[1]/CE}, {STAGEN[44].stage/split_module/r_run_reg_n_0_[0] STAGEN[44].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[44].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[44].stage/split_module/r_small_bit_reg_n_0 STAGEN[44].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[44].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[44].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__42_n_0 STAGEN[44].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[44].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[44].stage/split_module/p_0_in STAGEN[44].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[44].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[44].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_44 STAGEN[44].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[44].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[44].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_45 STAGEN[44].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[44].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[44].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[44].stage/split_module/p_1_out[0] STAGEN[44].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[44].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[0] - 
nets: {readdata_o[360] STAGEN[45].stage/r_data_reg[0]/Q}, {clk STAGEN[45].stage/r_data_reg[0]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[0]/D}, {<const0> STAGEN[45].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[1] - 
nets: {readdata_o[361] STAGEN[45].stage/r_data_reg[1]/Q}, {clk STAGEN[45].stage/r_data_reg[1]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[1]/D}, {<const0> STAGEN[45].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[2] - 
nets: {readdata_o[362] STAGEN[45].stage/r_data_reg[2]/Q}, {clk STAGEN[45].stage/r_data_reg[2]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[2]/D}, {<const0> STAGEN[45].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[3] - 
nets: {readdata_o[363] STAGEN[45].stage/r_data_reg[3]/Q}, {clk STAGEN[45].stage/r_data_reg[3]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[3]/D}, {<const0> STAGEN[45].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[4] - 
nets: {readdata_o[364] STAGEN[45].stage/r_data_reg[4]/Q}, {clk STAGEN[45].stage/r_data_reg[4]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[4]/D}, {<const0> STAGEN[45].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[5] - 
nets: {readdata_o[365] STAGEN[45].stage/r_data_reg[5]/Q}, {clk STAGEN[45].stage/r_data_reg[5]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[5]/D}, {<const0> STAGEN[45].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[6] - 
nets: {readdata_o[366] STAGEN[45].stage/r_data_reg[6]/Q}, {clk STAGEN[45].stage/r_data_reg[6]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[6]/D}, {<const0> STAGEN[45].stage/r_data_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/r_data_reg[7] - 
nets: {readdata_o[367] STAGEN[45].stage/r_data_reg[7]/Q}, {clk STAGEN[45].stage/r_data_reg[7]/C}, {r_data[7]_i_1__44_n_0 STAGEN[45].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__44_n_0 STAGEN[45].stage/r_data_reg[7]/D}, {<const0> STAGEN[45].stage/r_data_reg[7]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_bit1_reg - 
nets: {STAGEN[45].stage/split_module/r_bit1 STAGEN[45].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[45].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[45].stage/split_module/r_bit1_reg/CE}, {w_bit_up_45 STAGEN[45].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[45].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_bit2_reg - 
nets: {STAGEN[45].stage/split_module/r_bit2 STAGEN[45].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[45].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[45].stage/split_module/r_bit2_reg/CE}, {readdata_o[367] STAGEN[45].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[45].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[45].stage/split_module/r_compare_result STAGEN[45].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[45].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[45].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__43_n_0 STAGEN[45].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[45].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[45].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[45].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[45].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[45].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__43_n_0 STAGEN[45].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[45].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_46 STAGEN[45].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[45].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[45].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__43_n_0 STAGEN[45].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[45].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[45].stage/split_module/r_run_reg_n_0_[0] STAGEN[45].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[45].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[45].stage/split_module/r_run_reg[0]/CE}, {w_run_up_45 STAGEN[45].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[45].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_46 STAGEN[45].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[45].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[45].stage/split_module/r_run_reg[1]/CE}, {STAGEN[45].stage/split_module/r_run_reg_n_0_[0] STAGEN[45].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[45].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[45].stage/split_module/r_small_bit_reg_n_0 STAGEN[45].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[45].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[45].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__43_n_0 STAGEN[45].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[45].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[45].stage/split_module/p_0_in STAGEN[45].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[45].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[45].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_45 STAGEN[45].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[45].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[45].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_46 STAGEN[45].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[45].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[45].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[45].stage/split_module/p_1_out[0] STAGEN[45].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[45].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[0] - 
nets: {readdata_o[368] STAGEN[46].stage/r_data_reg[0]/Q}, {clk STAGEN[46].stage/r_data_reg[0]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[0]/D}, {<const0> STAGEN[46].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[1] - 
nets: {readdata_o[369] STAGEN[46].stage/r_data_reg[1]/Q}, {clk STAGEN[46].stage/r_data_reg[1]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[1]/D}, {<const0> STAGEN[46].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[2] - 
nets: {readdata_o[370] STAGEN[46].stage/r_data_reg[2]/Q}, {clk STAGEN[46].stage/r_data_reg[2]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[2]/D}, {<const0> STAGEN[46].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[3] - 
nets: {readdata_o[371] STAGEN[46].stage/r_data_reg[3]/Q}, {clk STAGEN[46].stage/r_data_reg[3]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[3]/D}, {<const0> STAGEN[46].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[4] - 
nets: {readdata_o[372] STAGEN[46].stage/r_data_reg[4]/Q}, {clk STAGEN[46].stage/r_data_reg[4]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[4]/D}, {<const0> STAGEN[46].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[5] - 
nets: {readdata_o[373] STAGEN[46].stage/r_data_reg[5]/Q}, {clk STAGEN[46].stage/r_data_reg[5]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[5]/D}, {<const0> STAGEN[46].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[6] - 
nets: {readdata_o[374] STAGEN[46].stage/r_data_reg[6]/Q}, {clk STAGEN[46].stage/r_data_reg[6]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[6]/D}, {<const0> STAGEN[46].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/r_data_reg[7] - 
nets: {readdata_o[375] STAGEN[46].stage/r_data_reg[7]/Q}, {clk STAGEN[46].stage/r_data_reg[7]/C}, {r_data[7]_i_1__45_n_0 STAGEN[46].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__45_n_0 STAGEN[46].stage/r_data_reg[7]/D}, {<const0> STAGEN[46].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_bit1_reg - 
nets: {STAGEN[46].stage/split_module/r_bit1 STAGEN[46].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[46].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[46].stage/split_module/r_bit1_reg/CE}, {w_bit_up_46 STAGEN[46].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[46].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_bit2_reg - 
nets: {STAGEN[46].stage/split_module/r_bit2 STAGEN[46].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[46].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[46].stage/split_module/r_bit2_reg/CE}, {readdata_o[375] STAGEN[46].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[46].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[46].stage/split_module/r_compare_result STAGEN[46].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[46].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[46].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__44_n_0 STAGEN[46].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[46].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[46].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[46].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[46].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[46].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__44_n_0 STAGEN[46].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[46].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_47 STAGEN[46].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[46].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[46].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__44_n_0 STAGEN[46].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[46].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[46].stage/split_module/r_run_reg_n_0_[0] STAGEN[46].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[46].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[46].stage/split_module/r_run_reg[0]/CE}, {w_run_up_46 STAGEN[46].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[46].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_47 STAGEN[46].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[46].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[46].stage/split_module/r_run_reg[1]/CE}, {STAGEN[46].stage/split_module/r_run_reg_n_0_[0] STAGEN[46].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[46].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[46].stage/split_module/r_small_bit_reg_n_0 STAGEN[46].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[46].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[46].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__44_n_0 STAGEN[46].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[46].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[46].stage/split_module/p_0_in STAGEN[46].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[46].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[46].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_46 STAGEN[46].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[46].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[46].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_47 STAGEN[46].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[46].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[46].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[46].stage/split_module/p_1_out[0] STAGEN[46].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[46].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[0] - 
nets: {readdata_o[376] STAGEN[47].stage/r_data_reg[0]/Q}, {clk STAGEN[47].stage/r_data_reg[0]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[0]/D}, {<const0> STAGEN[47].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[1] - 
nets: {readdata_o[377] STAGEN[47].stage/r_data_reg[1]/Q}, {clk STAGEN[47].stage/r_data_reg[1]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[1]/D}, {<const0> STAGEN[47].stage/r_data_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[2] - 
nets: {readdata_o[378] STAGEN[47].stage/r_data_reg[2]/Q}, {clk STAGEN[47].stage/r_data_reg[2]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[2]/D}, {<const0> STAGEN[47].stage/r_data_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[3] - 
nets: {readdata_o[379] STAGEN[47].stage/r_data_reg[3]/Q}, {clk STAGEN[47].stage/r_data_reg[3]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[3]/D}, {<const0> STAGEN[47].stage/r_data_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[4] - 
nets: {readdata_o[380] STAGEN[47].stage/r_data_reg[4]/Q}, {clk STAGEN[47].stage/r_data_reg[4]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[4]/D}, {<const0> STAGEN[47].stage/r_data_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[5] - 
nets: {readdata_o[381] STAGEN[47].stage/r_data_reg[5]/Q}, {clk STAGEN[47].stage/r_data_reg[5]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[5]/D}, {<const0> STAGEN[47].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[6] - 
nets: {readdata_o[382] STAGEN[47].stage/r_data_reg[6]/Q}, {clk STAGEN[47].stage/r_data_reg[6]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[6]/D}, {<const0> STAGEN[47].stage/r_data_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/r_data_reg[7] - 
nets: {readdata_o[383] STAGEN[47].stage/r_data_reg[7]/Q}, {clk STAGEN[47].stage/r_data_reg[7]/C}, {r_data[7]_i_1__46_n_0 STAGEN[47].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__46_n_0 STAGEN[47].stage/r_data_reg[7]/D}, {<const0> STAGEN[47].stage/r_data_reg[7]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_bit1_reg - 
nets: {STAGEN[47].stage/split_module/r_bit1 STAGEN[47].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[47].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[47].stage/split_module/r_bit1_reg/CE}, {w_bit_up_47 STAGEN[47].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[47].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_bit2_reg - 
nets: {STAGEN[47].stage/split_module/r_bit2 STAGEN[47].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[47].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[47].stage/split_module/r_bit2_reg/CE}, {readdata_o[383] STAGEN[47].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[47].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[47].stage/split_module/r_compare_result STAGEN[47].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[47].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[47].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__45_n_0 STAGEN[47].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[47].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[47].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[47].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[47].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[47].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__45_n_0 STAGEN[47].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[47].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_48 STAGEN[47].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[47].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[47].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__45_n_0 STAGEN[47].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[47].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[47].stage/split_module/r_run_reg_n_0_[0] STAGEN[47].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[47].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[47].stage/split_module/r_run_reg[0]/CE}, {w_run_up_47 STAGEN[47].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[47].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_48 STAGEN[47].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[47].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[47].stage/split_module/r_run_reg[1]/CE}, {STAGEN[47].stage/split_module/r_run_reg_n_0_[0] STAGEN[47].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[47].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[47].stage/split_module/r_small_bit_reg_n_0 STAGEN[47].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[47].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[47].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__45_n_0 STAGEN[47].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[47].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[47].stage/split_module/p_0_in STAGEN[47].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[47].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[47].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_47 STAGEN[47].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[47].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[47].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_48 STAGEN[47].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[47].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[47].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[47].stage/split_module/p_1_out[0] STAGEN[47].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[47].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[0] - 
nets: {readdata_o[384] STAGEN[48].stage/r_data_reg[0]/Q}, {clk STAGEN[48].stage/r_data_reg[0]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[0]/D}, {<const0> STAGEN[48].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[1] - 
nets: {readdata_o[385] STAGEN[48].stage/r_data_reg[1]/Q}, {clk STAGEN[48].stage/r_data_reg[1]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[1]/D}, {<const0> STAGEN[48].stage/r_data_reg[1]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[2] - 
nets: {readdata_o[386] STAGEN[48].stage/r_data_reg[2]/Q}, {clk STAGEN[48].stage/r_data_reg[2]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[2]/D}, {<const0> STAGEN[48].stage/r_data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[3] - 
nets: {readdata_o[387] STAGEN[48].stage/r_data_reg[3]/Q}, {clk STAGEN[48].stage/r_data_reg[3]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[3]/D}, {<const0> STAGEN[48].stage/r_data_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[4] - 
nets: {readdata_o[388] STAGEN[48].stage/r_data_reg[4]/Q}, {clk STAGEN[48].stage/r_data_reg[4]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[4]/D}, {<const0> STAGEN[48].stage/r_data_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[5] - 
nets: {readdata_o[389] STAGEN[48].stage/r_data_reg[5]/Q}, {clk STAGEN[48].stage/r_data_reg[5]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[5]/D}, {<const0> STAGEN[48].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[6] - 
nets: {readdata_o[390] STAGEN[48].stage/r_data_reg[6]/Q}, {clk STAGEN[48].stage/r_data_reg[6]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[6]/D}, {<const0> STAGEN[48].stage/r_data_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/r_data_reg[7] - 
nets: {readdata_o[391] STAGEN[48].stage/r_data_reg[7]/Q}, {clk STAGEN[48].stage/r_data_reg[7]/C}, {r_data[7]_i_1__47_n_0 STAGEN[48].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__47_n_0 STAGEN[48].stage/r_data_reg[7]/D}, {<const0> STAGEN[48].stage/r_data_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_bit1_reg - 
nets: {STAGEN[48].stage/split_module/r_bit1 STAGEN[48].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[48].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[48].stage/split_module/r_bit1_reg/CE}, {w_bit_up_48 STAGEN[48].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[48].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_bit2_reg - 
nets: {STAGEN[48].stage/split_module/r_bit2 STAGEN[48].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[48].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[48].stage/split_module/r_bit2_reg/CE}, {readdata_o[391] STAGEN[48].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[48].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[48].stage/split_module/r_compare_result STAGEN[48].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[48].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[48].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__46_n_0 STAGEN[48].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[48].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[48].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[48].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[48].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[48].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__46_n_0 STAGEN[48].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[48].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[48].stage/split_module/r_run_reg_n_0_[0] STAGEN[48].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[48].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[48].stage/split_module/r_run_reg[0]/CE}, {w_run_up_48 STAGEN[48].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[48].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_49 STAGEN[48].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[48].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[48].stage/split_module/r_run_reg[1]/CE}, {STAGEN[48].stage/split_module/r_run_reg_n_0_[0] STAGEN[48].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[48].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[48].stage/split_module/r_small_bit_reg_n_0 STAGEN[48].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[48].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[48].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__46_n_0 STAGEN[48].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[48].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[48].stage/split_module/p_0_in STAGEN[48].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[48].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[48].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_48 STAGEN[48].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[48].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[48].stage/split_module/r_swap_reg[1] - 
nets: {STAGEN[48].stage/split_module/r_swap_reg_n_0_[1] STAGEN[48].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[48].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[48].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[48].stage/split_module/p_1_out[0] STAGEN[48].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[48].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[0] - 
nets: {readdata_o[32] STAGEN[4].stage/r_data_reg[0]/Q}, {clk STAGEN[4].stage/r_data_reg[0]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[0]/D}, {<const0> STAGEN[4].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[1] - 
nets: {readdata_o[33] STAGEN[4].stage/r_data_reg[1]/Q}, {clk STAGEN[4].stage/r_data_reg[1]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[1]/D}, {<const0> STAGEN[4].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[2] - 
nets: {readdata_o[34] STAGEN[4].stage/r_data_reg[2]/Q}, {clk STAGEN[4].stage/r_data_reg[2]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[2]/D}, {<const0> STAGEN[4].stage/r_data_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[3] - 
nets: {readdata_o[35] STAGEN[4].stage/r_data_reg[3]/Q}, {clk STAGEN[4].stage/r_data_reg[3]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[3]/D}, {<const0> STAGEN[4].stage/r_data_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[4] - 
nets: {readdata_o[36] STAGEN[4].stage/r_data_reg[4]/Q}, {clk STAGEN[4].stage/r_data_reg[4]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[4]/D}, {<const0> STAGEN[4].stage/r_data_reg[4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[5] - 
nets: {readdata_o[37] STAGEN[4].stage/r_data_reg[5]/Q}, {clk STAGEN[4].stage/r_data_reg[5]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[5]/D}, {<const0> STAGEN[4].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[6] - 
nets: {readdata_o[38] STAGEN[4].stage/r_data_reg[6]/Q}, {clk STAGEN[4].stage/r_data_reg[6]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[6]/D}, {<const0> STAGEN[4].stage/r_data_reg[6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/r_data_reg[7] - 
nets: {readdata_o[39] STAGEN[4].stage/r_data_reg[7]/Q}, {clk STAGEN[4].stage/r_data_reg[7]/C}, {r_data[7]_i_1__3_n_0 STAGEN[4].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__3_n_0 STAGEN[4].stage/r_data_reg[7]/D}, {<const0> STAGEN[4].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_bit1_reg - 
nets: {STAGEN[4].stage/split_module/r_bit1 STAGEN[4].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[4].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[4].stage/split_module/r_bit1_reg/CE}, {w_bit_up_4 STAGEN[4].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[4].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_bit2_reg - 
nets: {STAGEN[4].stage/split_module/r_bit2 STAGEN[4].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[4].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[4].stage/split_module/r_bit2_reg/CE}, {readdata_o[39] STAGEN[4].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[4].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[4].stage/split_module/r_compare_result STAGEN[4].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[4].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[4].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__2_n_0 STAGEN[4].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[4].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[4].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[4].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[4].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[4].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__2_n_0 STAGEN[4].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[4].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_5 STAGEN[4].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[4].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[4].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__2_n_0 STAGEN[4].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[4].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[4].stage/split_module/r_run_reg_n_0_[0] STAGEN[4].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[4].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[4].stage/split_module/r_run_reg[0]/CE}, {w_run_up_4 STAGEN[4].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[4].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_5 STAGEN[4].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[4].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[4].stage/split_module/r_run_reg[1]/CE}, {STAGEN[4].stage/split_module/r_run_reg_n_0_[0] STAGEN[4].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[4].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[4].stage/split_module/r_small_bit_reg_n_0 STAGEN[4].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[4].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[4].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__2_n_0 STAGEN[4].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[4].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[4].stage/split_module/p_0_in STAGEN[4].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[4].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[4].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_4 STAGEN[4].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[4].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[4].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_5 STAGEN[4].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[4].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[4].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[4].stage/split_module/p_1_out[0] STAGEN[4].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[4].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[0] - 
nets: {readdata_o[40] STAGEN[5].stage/r_data_reg[0]/Q}, {clk STAGEN[5].stage/r_data_reg[0]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[0]/D}, {<const0> STAGEN[5].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[1] - 
nets: {readdata_o[41] STAGEN[5].stage/r_data_reg[1]/Q}, {clk STAGEN[5].stage/r_data_reg[1]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[1]/D}, {<const0> STAGEN[5].stage/r_data_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[2] - 
nets: {readdata_o[42] STAGEN[5].stage/r_data_reg[2]/Q}, {clk STAGEN[5].stage/r_data_reg[2]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[2]/D}, {<const0> STAGEN[5].stage/r_data_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[3] - 
nets: {readdata_o[43] STAGEN[5].stage/r_data_reg[3]/Q}, {clk STAGEN[5].stage/r_data_reg[3]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[3]/D}, {<const0> STAGEN[5].stage/r_data_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[4] - 
nets: {readdata_o[44] STAGEN[5].stage/r_data_reg[4]/Q}, {clk STAGEN[5].stage/r_data_reg[4]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[4]/D}, {<const0> STAGEN[5].stage/r_data_reg[4]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[5] - 
nets: {readdata_o[45] STAGEN[5].stage/r_data_reg[5]/Q}, {clk STAGEN[5].stage/r_data_reg[5]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[5]/D}, {<const0> STAGEN[5].stage/r_data_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[6] - 
nets: {readdata_o[46] STAGEN[5].stage/r_data_reg[6]/Q}, {clk STAGEN[5].stage/r_data_reg[6]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[6]/D}, {<const0> STAGEN[5].stage/r_data_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/r_data_reg[7] - 
nets: {readdata_o[47] STAGEN[5].stage/r_data_reg[7]/Q}, {clk STAGEN[5].stage/r_data_reg[7]/C}, {r_data[7]_i_1__4_n_0 STAGEN[5].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__4_n_0 STAGEN[5].stage/r_data_reg[7]/D}, {<const0> STAGEN[5].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_bit1_reg - 
nets: {STAGEN[5].stage/split_module/r_bit1 STAGEN[5].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[5].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[5].stage/split_module/r_bit1_reg/CE}, {w_bit_up_5 STAGEN[5].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[5].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_bit2_reg - 
nets: {STAGEN[5].stage/split_module/r_bit2 STAGEN[5].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[5].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[5].stage/split_module/r_bit2_reg/CE}, {readdata_o[47] STAGEN[5].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[5].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[5].stage/split_module/r_compare_result STAGEN[5].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[5].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[5].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__3_n_0 STAGEN[5].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[5].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[5].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[5].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[5].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[5].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__3_n_0 STAGEN[5].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[5].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_6 STAGEN[5].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[5].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[5].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__3_n_0 STAGEN[5].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[5].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[5].stage/split_module/r_run_reg_n_0_[0] STAGEN[5].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[5].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[5].stage/split_module/r_run_reg[0]/CE}, {w_run_up_5 STAGEN[5].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[5].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_6 STAGEN[5].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[5].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[5].stage/split_module/r_run_reg[1]/CE}, {STAGEN[5].stage/split_module/r_run_reg_n_0_[0] STAGEN[5].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[5].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[5].stage/split_module/r_small_bit_reg_n_0 STAGEN[5].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[5].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[5].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__3_n_0 STAGEN[5].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[5].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[5].stage/split_module/p_0_in STAGEN[5].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[5].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[5].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_5 STAGEN[5].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[5].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[5].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_6 STAGEN[5].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[5].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[5].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[5].stage/split_module/p_1_out[0] STAGEN[5].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[5].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[0] - 
nets: {readdata_o[48] STAGEN[6].stage/r_data_reg[0]/Q}, {clk STAGEN[6].stage/r_data_reg[0]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[0]/D}, {<const0> STAGEN[6].stage/r_data_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[1] - 
nets: {readdata_o[49] STAGEN[6].stage/r_data_reg[1]/Q}, {clk STAGEN[6].stage/r_data_reg[1]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[1]/D}, {<const0> STAGEN[6].stage/r_data_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[2] - 
nets: {readdata_o[50] STAGEN[6].stage/r_data_reg[2]/Q}, {clk STAGEN[6].stage/r_data_reg[2]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[2]/D}, {<const0> STAGEN[6].stage/r_data_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[3] - 
nets: {readdata_o[51] STAGEN[6].stage/r_data_reg[3]/Q}, {clk STAGEN[6].stage/r_data_reg[3]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[3]/D}, {<const0> STAGEN[6].stage/r_data_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[4] - 
nets: {readdata_o[52] STAGEN[6].stage/r_data_reg[4]/Q}, {clk STAGEN[6].stage/r_data_reg[4]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[4]/D}, {<const0> STAGEN[6].stage/r_data_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[5] - 
nets: {readdata_o[53] STAGEN[6].stage/r_data_reg[5]/Q}, {clk STAGEN[6].stage/r_data_reg[5]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[5]/D}, {<const0> STAGEN[6].stage/r_data_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[6] - 
nets: {readdata_o[54] STAGEN[6].stage/r_data_reg[6]/Q}, {clk STAGEN[6].stage/r_data_reg[6]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[6]/D}, {<const0> STAGEN[6].stage/r_data_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/r_data_reg[7] - 
nets: {readdata_o[55] STAGEN[6].stage/r_data_reg[7]/Q}, {clk STAGEN[6].stage/r_data_reg[7]/C}, {r_data[7]_i_1__5_n_0 STAGEN[6].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__5_n_0 STAGEN[6].stage/r_data_reg[7]/D}, {<const0> STAGEN[6].stage/r_data_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_bit1_reg - 
nets: {STAGEN[6].stage/split_module/r_bit1 STAGEN[6].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[6].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[6].stage/split_module/r_bit1_reg/CE}, {w_bit_up_6 STAGEN[6].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[6].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_bit2_reg - 
nets: {STAGEN[6].stage/split_module/r_bit2 STAGEN[6].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[6].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[6].stage/split_module/r_bit2_reg/CE}, {readdata_o[55] STAGEN[6].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[6].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[6].stage/split_module/r_compare_result STAGEN[6].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[6].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[6].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__4_n_0 STAGEN[6].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[6].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[6].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[6].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[6].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[6].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__4_n_0 STAGEN[6].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[6].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_7 STAGEN[6].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[6].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[6].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__4_n_0 STAGEN[6].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[6].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[6].stage/split_module/r_run_reg_n_0_[0] STAGEN[6].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[6].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[6].stage/split_module/r_run_reg[0]/CE}, {w_run_up_6 STAGEN[6].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[6].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_7 STAGEN[6].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[6].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[6].stage/split_module/r_run_reg[1]/CE}, {STAGEN[6].stage/split_module/r_run_reg_n_0_[0] STAGEN[6].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[6].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[6].stage/split_module/r_small_bit_reg_n_0 STAGEN[6].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[6].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[6].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__4_n_0 STAGEN[6].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[6].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[6].stage/split_module/p_0_in STAGEN[6].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[6].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[6].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_6 STAGEN[6].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[6].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[6].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_7 STAGEN[6].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[6].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[6].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[6].stage/split_module/p_1_out[0] STAGEN[6].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[6].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[0] - 
nets: {readdata_o[56] STAGEN[7].stage/r_data_reg[0]/Q}, {clk STAGEN[7].stage/r_data_reg[0]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[0]/D}, {<const0> STAGEN[7].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[1] - 
nets: {readdata_o[57] STAGEN[7].stage/r_data_reg[1]/Q}, {clk STAGEN[7].stage/r_data_reg[1]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[1]/D}, {<const0> STAGEN[7].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[2] - 
nets: {readdata_o[58] STAGEN[7].stage/r_data_reg[2]/Q}, {clk STAGEN[7].stage/r_data_reg[2]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[2]/D}, {<const0> STAGEN[7].stage/r_data_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[3] - 
nets: {readdata_o[59] STAGEN[7].stage/r_data_reg[3]/Q}, {clk STAGEN[7].stage/r_data_reg[3]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[3]/D}, {<const0> STAGEN[7].stage/r_data_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[4] - 
nets: {readdata_o[60] STAGEN[7].stage/r_data_reg[4]/Q}, {clk STAGEN[7].stage/r_data_reg[4]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[4]/D}, {<const0> STAGEN[7].stage/r_data_reg[4]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[5] - 
nets: {readdata_o[61] STAGEN[7].stage/r_data_reg[5]/Q}, {clk STAGEN[7].stage/r_data_reg[5]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[5]/D}, {<const0> STAGEN[7].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[6] - 
nets: {readdata_o[62] STAGEN[7].stage/r_data_reg[6]/Q}, {clk STAGEN[7].stage/r_data_reg[6]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[6]/D}, {<const0> STAGEN[7].stage/r_data_reg[6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/r_data_reg[7] - 
nets: {readdata_o[63] STAGEN[7].stage/r_data_reg[7]/Q}, {clk STAGEN[7].stage/r_data_reg[7]/C}, {r_data[7]_i_1__6_n_0 STAGEN[7].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__6_n_0 STAGEN[7].stage/r_data_reg[7]/D}, {<const0> STAGEN[7].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_bit1_reg - 
nets: {STAGEN[7].stage/split_module/r_bit1 STAGEN[7].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[7].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[7].stage/split_module/r_bit1_reg/CE}, {w_bit_up_7 STAGEN[7].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[7].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_bit2_reg - 
nets: {STAGEN[7].stage/split_module/r_bit2 STAGEN[7].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[7].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[7].stage/split_module/r_bit2_reg/CE}, {readdata_o[63] STAGEN[7].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[7].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[7].stage/split_module/r_compare_result STAGEN[7].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[7].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[7].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__5_n_0 STAGEN[7].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[7].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[7].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[7].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[7].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[7].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__5_n_0 STAGEN[7].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[7].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_8 STAGEN[7].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[7].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[7].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__5_n_0 STAGEN[7].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[7].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[7].stage/split_module/r_run_reg_n_0_[0] STAGEN[7].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[7].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[7].stage/split_module/r_run_reg[0]/CE}, {w_run_up_7 STAGEN[7].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[7].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_8 STAGEN[7].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[7].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[7].stage/split_module/r_run_reg[1]/CE}, {STAGEN[7].stage/split_module/r_run_reg_n_0_[0] STAGEN[7].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[7].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[7].stage/split_module/r_small_bit_reg_n_0 STAGEN[7].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[7].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[7].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__5_n_0 STAGEN[7].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[7].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[7].stage/split_module/p_0_in STAGEN[7].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[7].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[7].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_7 STAGEN[7].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[7].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[7].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_8 STAGEN[7].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[7].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[7].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[7].stage/split_module/p_1_out[0] STAGEN[7].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[7].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[0] - 
nets: {readdata_o[64] STAGEN[8].stage/r_data_reg[0]/Q}, {clk STAGEN[8].stage/r_data_reg[0]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[0]/D}, {<const0> STAGEN[8].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[1] - 
nets: {readdata_o[65] STAGEN[8].stage/r_data_reg[1]/Q}, {clk STAGEN[8].stage/r_data_reg[1]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[1]/D}, {<const0> STAGEN[8].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[2] - 
nets: {readdata_o[66] STAGEN[8].stage/r_data_reg[2]/Q}, {clk STAGEN[8].stage/r_data_reg[2]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[2]/D}, {<const0> STAGEN[8].stage/r_data_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[3] - 
nets: {readdata_o[67] STAGEN[8].stage/r_data_reg[3]/Q}, {clk STAGEN[8].stage/r_data_reg[3]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[3]/D}, {<const0> STAGEN[8].stage/r_data_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[4] - 
nets: {readdata_o[68] STAGEN[8].stage/r_data_reg[4]/Q}, {clk STAGEN[8].stage/r_data_reg[4]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[4]/D}, {<const0> STAGEN[8].stage/r_data_reg[4]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[5] - 
nets: {readdata_o[69] STAGEN[8].stage/r_data_reg[5]/Q}, {clk STAGEN[8].stage/r_data_reg[5]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[5]/D}, {<const0> STAGEN[8].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[6] - 
nets: {readdata_o[70] STAGEN[8].stage/r_data_reg[6]/Q}, {clk STAGEN[8].stage/r_data_reg[6]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[6]/D}, {<const0> STAGEN[8].stage/r_data_reg[6]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/r_data_reg[7] - 
nets: {readdata_o[71] STAGEN[8].stage/r_data_reg[7]/Q}, {clk STAGEN[8].stage/r_data_reg[7]/C}, {r_data[7]_i_1__7_n_0 STAGEN[8].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__7_n_0 STAGEN[8].stage/r_data_reg[7]/D}, {<const0> STAGEN[8].stage/r_data_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_bit1_reg - 
nets: {STAGEN[8].stage/split_module/r_bit1 STAGEN[8].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[8].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[8].stage/split_module/r_bit1_reg/CE}, {w_bit_up_8 STAGEN[8].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[8].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_bit2_reg - 
nets: {STAGEN[8].stage/split_module/r_bit2 STAGEN[8].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[8].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[8].stage/split_module/r_bit2_reg/CE}, {readdata_o[71] STAGEN[8].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[8].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[8].stage/split_module/r_compare_result STAGEN[8].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[8].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[8].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__6_n_0 STAGEN[8].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[8].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[8].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[8].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[8].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[8].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__6_n_0 STAGEN[8].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[8].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_9 STAGEN[8].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[8].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[8].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__6_n_0 STAGEN[8].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[8].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[8].stage/split_module/r_run_reg_n_0_[0] STAGEN[8].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[8].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[8].stage/split_module/r_run_reg[0]/CE}, {w_run_up_8 STAGEN[8].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[8].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_9 STAGEN[8].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[8].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[8].stage/split_module/r_run_reg[1]/CE}, {STAGEN[8].stage/split_module/r_run_reg_n_0_[0] STAGEN[8].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[8].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[8].stage/split_module/r_small_bit_reg_n_0 STAGEN[8].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[8].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[8].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__6_n_0 STAGEN[8].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[8].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[8].stage/split_module/p_0_in STAGEN[8].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[8].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[8].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_8 STAGEN[8].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[8].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[8].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_9 STAGEN[8].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[8].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[8].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[8].stage/split_module/p_1_out[0] STAGEN[8].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[8].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[0] - 
nets: {readdata_o[72] STAGEN[9].stage/r_data_reg[0]/Q}, {clk STAGEN[9].stage/r_data_reg[0]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[0]/CE}, {r_data[0]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[0]/D}, {<const0> STAGEN[9].stage/r_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[1] - 
nets: {readdata_o[73] STAGEN[9].stage/r_data_reg[1]/Q}, {clk STAGEN[9].stage/r_data_reg[1]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[1]/CE}, {r_data[1]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[1]/D}, {<const0> STAGEN[9].stage/r_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[2] - 
nets: {readdata_o[74] STAGEN[9].stage/r_data_reg[2]/Q}, {clk STAGEN[9].stage/r_data_reg[2]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[2]/CE}, {r_data[2]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[2]/D}, {<const0> STAGEN[9].stage/r_data_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[3] - 
nets: {readdata_o[75] STAGEN[9].stage/r_data_reg[3]/Q}, {clk STAGEN[9].stage/r_data_reg[3]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[3]/CE}, {r_data[3]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[3]/D}, {<const0> STAGEN[9].stage/r_data_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[4] - 
nets: {readdata_o[76] STAGEN[9].stage/r_data_reg[4]/Q}, {clk STAGEN[9].stage/r_data_reg[4]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[4]/CE}, {r_data[4]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[4]/D}, {<const0> STAGEN[9].stage/r_data_reg[4]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[5] - 
nets: {readdata_o[77] STAGEN[9].stage/r_data_reg[5]/Q}, {clk STAGEN[9].stage/r_data_reg[5]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[5]/CE}, {r_data[5]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[5]/D}, {<const0> STAGEN[9].stage/r_data_reg[5]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[6] - 
nets: {readdata_o[78] STAGEN[9].stage/r_data_reg[6]/Q}, {clk STAGEN[9].stage/r_data_reg[6]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[6]/CE}, {r_data[6]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[6]/D}, {<const0> STAGEN[9].stage/r_data_reg[6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/r_data_reg[7] - 
nets: {readdata_o[79] STAGEN[9].stage/r_data_reg[7]/Q}, {clk STAGEN[9].stage/r_data_reg[7]/C}, {r_data[7]_i_1__8_n_0 STAGEN[9].stage/r_data_reg[7]/CE}, {r_data[7]_i_2__8_n_0 STAGEN[9].stage/r_data_reg[7]/D}, {<const0> STAGEN[9].stage/r_data_reg[7]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_bit1_reg - 
nets: {STAGEN[9].stage/split_module/r_bit1 STAGEN[9].stage/split_module/r_bit1_reg/Q}, {clk STAGEN[9].stage/split_module/r_bit1_reg/C}, {<const1> STAGEN[9].stage/split_module/r_bit1_reg/CE}, {w_bit_up_9 STAGEN[9].stage/split_module/r_bit1_reg/D}, {<const0> STAGEN[9].stage/split_module/r_bit1_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_bit2_reg - 
nets: {STAGEN[9].stage/split_module/r_bit2 STAGEN[9].stage/split_module/r_bit2_reg/Q}, {clk STAGEN[9].stage/split_module/r_bit2_reg/C}, {<const1> STAGEN[9].stage/split_module/r_bit2_reg/CE}, {readdata_o[79] STAGEN[9].stage/split_module/r_bit2_reg/D}, {<const0> STAGEN[9].stage/split_module/r_bit2_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_compare_result_reg - 
nets: {STAGEN[9].stage/split_module/r_compare_result STAGEN[9].stage/split_module/r_compare_result_reg/Q}, {clk STAGEN[9].stage/split_module/r_compare_result_reg/C}, {<const1> STAGEN[9].stage/split_module/r_compare_result_reg/CE}, {r_compare_result_i_1__7_n_0 STAGEN[9].stage/split_module/r_compare_result_reg/D}, {<const0> STAGEN[9].stage/split_module/r_compare_result_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_freeze_compare_reg - 
nets: {STAGEN[9].stage/split_module/r_freeze_compare_reg_n_0 STAGEN[9].stage/split_module/r_freeze_compare_reg/Q}, {clk STAGEN[9].stage/split_module/r_freeze_compare_reg/C}, {<const1> STAGEN[9].stage/split_module/r_freeze_compare_reg/CE}, {r_freeze_compare_i_1__7_n_0 STAGEN[9].stage/split_module/r_freeze_compare_reg/D}, {<const0> STAGEN[9].stage/split_module/r_freeze_compare_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_large_bit_reg - 
nets: {w_bit_up_10 STAGEN[9].stage/split_module/r_large_bit_reg/Q}, {clk STAGEN[9].stage/split_module/r_large_bit_reg/C}, {<const1> STAGEN[9].stage/split_module/r_large_bit_reg/CE}, {r_large_bit_i_1__7_n_0 STAGEN[9].stage/split_module/r_large_bit_reg/D}, {<const0> STAGEN[9].stage/split_module/r_large_bit_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_run_reg[0] - 
nets: {STAGEN[9].stage/split_module/r_run_reg_n_0_[0] STAGEN[9].stage/split_module/r_run_reg[0]/Q}, {clk STAGEN[9].stage/split_module/r_run_reg[0]/C}, {<const1> STAGEN[9].stage/split_module/r_run_reg[0]/CE}, {w_run_up_9 STAGEN[9].stage/split_module/r_run_reg[0]/D}, {<const0> STAGEN[9].stage/split_module/r_run_reg[0]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_run_reg[1] - 
nets: {w_run_up_10 STAGEN[9].stage/split_module/r_run_reg[1]/Q}, {clk STAGEN[9].stage/split_module/r_run_reg[1]/C}, {<const1> STAGEN[9].stage/split_module/r_run_reg[1]/CE}, {STAGEN[9].stage/split_module/r_run_reg_n_0_[0] STAGEN[9].stage/split_module/r_run_reg[1]/D}, {<const0> STAGEN[9].stage/split_module/r_run_reg[1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_small_bit_reg - 
nets: {STAGEN[9].stage/split_module/r_small_bit_reg_n_0 STAGEN[9].stage/split_module/r_small_bit_reg/Q}, {clk STAGEN[9].stage/split_module/r_small_bit_reg/C}, {<const1> STAGEN[9].stage/split_module/r_small_bit_reg/CE}, {r_small_bit_i_1__7_n_0 STAGEN[9].stage/split_module/r_small_bit_reg/D}, {<const0> STAGEN[9].stage/split_module/r_small_bit_reg/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_swap_reg[0] - 
nets: {STAGEN[9].stage/split_module/p_0_in STAGEN[9].stage/split_module/r_swap_reg[0]/Q}, {clk STAGEN[9].stage/split_module/r_swap_reg[0]/C}, {<const1> STAGEN[9].stage/split_module/r_swap_reg[0]/CE}, {w_swap_up_9 STAGEN[9].stage/split_module/r_swap_reg[0]/D}, {<const0> STAGEN[9].stage/split_module/r_swap_reg[0]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

STAGEN[9].stage/split_module/r_swap_reg[1] - 
nets: {w_swap_up_10 STAGEN[9].stage/split_module/r_swap_reg[1]/Q}, {clk STAGEN[9].stage/split_module/r_swap_reg[1]/C}, {<const1> STAGEN[9].stage/split_module/r_swap_reg[1]/CE}, {STAGEN[9].stage/split_module/p_1_out[0] STAGEN[9].stage/split_module/r_swap_reg[1]/D}, {<const0> STAGEN[9].stage/split_module/r_swap_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_done_reg - 
nets: {done_o interrupt_module/r_done_reg/Q}, {clk interrupt_module/r_done_reg/C}, {<const1> interrupt_module/r_done_reg/CE}, {r_done_i_1_n_0 interrupt_module/r_done_reg/D}, {<const0> interrupt_module/r_done_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_pulses_reg[0] - 
nets: {interrupt_module/r_pulses_reg_n_0_[0] interrupt_module/r_pulses_reg[0]/Q}, {clk interrupt_module/r_pulses_reg[0]/C}, {r_pulses[5]_i_2_n_0 interrupt_module/r_pulses_reg[0]/CE}, {r_pulses0[0] interrupt_module/r_pulses_reg[0]/D}, {r_pulses[5]_i_1_n_0 interrupt_module/r_pulses_reg[0]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

interrupt_module/r_pulses_reg[1] - 
nets: {interrupt_module/r_pulses_reg_n_0_[1] interrupt_module/r_pulses_reg[1]/Q}, {clk interrupt_module/r_pulses_reg[1]/C}, {r_pulses[5]_i_2_n_0 interrupt_module/r_pulses_reg[1]/CE}, {r_pulses[1]_i_1_n_0 interrupt_module/r_pulses_reg[1]/D}, {r_pulses[5]_i_1_n_0 interrupt_module/r_pulses_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_pulses_reg[2] - 
nets: {interrupt_module/r_pulses_reg_n_0_[2] interrupt_module/r_pulses_reg[2]/Q}, {clk interrupt_module/r_pulses_reg[2]/C}, {r_pulses[5]_i_2_n_0 interrupt_module/r_pulses_reg[2]/CE}, {r_pulses[2]_i_1_n_0 interrupt_module/r_pulses_reg[2]/D}, {r_pulses[5]_i_1_n_0 interrupt_module/r_pulses_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_pulses_reg[3] - 
nets: {interrupt_module/r_pulses_reg_n_0_[3] interrupt_module/r_pulses_reg[3]/Q}, {clk interrupt_module/r_pulses_reg[3]/C}, {r_pulses[5]_i_2_n_0 interrupt_module/r_pulses_reg[3]/CE}, {r_pulses[3]_i_1_n_0 interrupt_module/r_pulses_reg[3]/D}, {r_pulses[5]_i_1_n_0 interrupt_module/r_pulses_reg[3]/S}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

interrupt_module/r_pulses_reg[4] - 
nets: {interrupt_module/r_pulses_reg_n_0_[4] interrupt_module/r_pulses_reg[4]/Q}, {clk interrupt_module/r_pulses_reg[4]/C}, {r_pulses[5]_i_2_n_0 interrupt_module/r_pulses_reg[4]/CE}, {r_pulses[4]_i_1_n_0 interrupt_module/r_pulses_reg[4]/D}, {r_pulses[5]_i_1_n_0 interrupt_module/r_pulses_reg[4]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_pulses_reg[5] - 
nets: {interrupt_o interrupt_module/r_pulses_reg[5]/Q}, {clk interrupt_module/r_pulses_reg[5]/C}, {r_pulses[5]_i_2_n_0 interrupt_module/r_pulses_reg[5]/CE}, {r_pulses[5]_i_3_n_0 interrupt_module/r_pulses_reg[5]/D}, {r_pulses[5]_i_1_n_0 interrupt_module/r_pulses_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_run_delay_reg - 
nets: {interrupt_module/r_run_delay interrupt_module/r_run_delay_reg/Q}, {clk interrupt_module/r_run_delay_reg/C}, {<const1> interrupt_module/r_run_delay_reg/CE}, {w_run_up_49 interrupt_module/r_run_delay_reg/D}, {rst interrupt_module/r_run_delay_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

interrupt_module/r_swap_delay_reg - 
nets: {interrupt_module/r_swap_delay interrupt_module/r_swap_delay_reg/Q}, {clk interrupt_module/r_swap_delay_reg/C}, {<const1> interrupt_module/r_swap_delay_reg/CE}, {STAGEN[48].stage/split_module/r_swap_reg_n_0_[1] interrupt_module/r_swap_delay_reg/D}, {rst interrupt_module/r_swap_delay_reg/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_compare_result_i_1 - 
nets: {r_compare_result_i_1_n_0 r_compare_result_i_1/O}, {readdata_o[15] r_compare_result_i_1/I0}, {w_bit_up_1 r_compare_result_i_1/I1}, {STAGEN[1].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1/I2}, {STAGEN[1].stage/split_module/r_compare_result r_compare_result_i_1/I3}, {w_run_up_1 r_compare_result_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__0 - 
nets: {r_compare_result_i_1__0_n_0 r_compare_result_i_1__0/O}, {readdata_o[23] r_compare_result_i_1__0/I0}, {w_bit_up_2 r_compare_result_i_1__0/I1}, {STAGEN[2].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__0/I2}, {STAGEN[2].stage/split_module/r_compare_result r_compare_result_i_1__0/I3}, {w_run_up_2 r_compare_result_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__1 - 
nets: {r_compare_result_i_1__1_n_0 r_compare_result_i_1__1/O}, {readdata_o[31] r_compare_result_i_1__1/I0}, {w_bit_up_3 r_compare_result_i_1__1/I1}, {STAGEN[3].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__1/I2}, {STAGEN[3].stage/split_module/r_compare_result r_compare_result_i_1__1/I3}, {w_run_up_3 r_compare_result_i_1__1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__10 - 
nets: {r_compare_result_i_1__10_n_0 r_compare_result_i_1__10/O}, {readdata_o[103] r_compare_result_i_1__10/I0}, {w_bit_up_12 r_compare_result_i_1__10/I1}, {STAGEN[12].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__10/I2}, {STAGEN[12].stage/split_module/r_compare_result r_compare_result_i_1__10/I3}, {w_run_up_12 r_compare_result_i_1__10/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__11 - 
nets: {r_compare_result_i_1__11_n_0 r_compare_result_i_1__11/O}, {readdata_o[111] r_compare_result_i_1__11/I0}, {w_bit_up_13 r_compare_result_i_1__11/I1}, {STAGEN[13].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__11/I2}, {STAGEN[13].stage/split_module/r_compare_result r_compare_result_i_1__11/I3}, {w_run_up_13 r_compare_result_i_1__11/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__12 - 
nets: {r_compare_result_i_1__12_n_0 r_compare_result_i_1__12/O}, {readdata_o[119] r_compare_result_i_1__12/I0}, {w_bit_up_14 r_compare_result_i_1__12/I1}, {STAGEN[14].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__12/I2}, {STAGEN[14].stage/split_module/r_compare_result r_compare_result_i_1__12/I3}, {w_run_up_14 r_compare_result_i_1__12/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__13 - 
nets: {r_compare_result_i_1__13_n_0 r_compare_result_i_1__13/O}, {readdata_o[127] r_compare_result_i_1__13/I0}, {w_bit_up_15 r_compare_result_i_1__13/I1}, {STAGEN[15].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__13/I2}, {STAGEN[15].stage/split_module/r_compare_result r_compare_result_i_1__13/I3}, {w_run_up_15 r_compare_result_i_1__13/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__14 - 
nets: {r_compare_result_i_1__14_n_0 r_compare_result_i_1__14/O}, {readdata_o[135] r_compare_result_i_1__14/I0}, {w_bit_up_16 r_compare_result_i_1__14/I1}, {STAGEN[16].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__14/I2}, {STAGEN[16].stage/split_module/r_compare_result r_compare_result_i_1__14/I3}, {w_run_up_16 r_compare_result_i_1__14/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__15 - 
nets: {r_compare_result_i_1__15_n_0 r_compare_result_i_1__15/O}, {readdata_o[143] r_compare_result_i_1__15/I0}, {w_bit_up_17 r_compare_result_i_1__15/I1}, {STAGEN[17].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__15/I2}, {STAGEN[17].stage/split_module/r_compare_result r_compare_result_i_1__15/I3}, {w_run_up_17 r_compare_result_i_1__15/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__16 - 
nets: {r_compare_result_i_1__16_n_0 r_compare_result_i_1__16/O}, {readdata_o[151] r_compare_result_i_1__16/I0}, {w_bit_up_18 r_compare_result_i_1__16/I1}, {STAGEN[18].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__16/I2}, {STAGEN[18].stage/split_module/r_compare_result r_compare_result_i_1__16/I3}, {w_run_up_18 r_compare_result_i_1__16/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__17 - 
nets: {r_compare_result_i_1__17_n_0 r_compare_result_i_1__17/O}, {readdata_o[159] r_compare_result_i_1__17/I0}, {w_bit_up_19 r_compare_result_i_1__17/I1}, {STAGEN[19].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__17/I2}, {STAGEN[19].stage/split_module/r_compare_result r_compare_result_i_1__17/I3}, {w_run_up_19 r_compare_result_i_1__17/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__18 - 
nets: {r_compare_result_i_1__18_n_0 r_compare_result_i_1__18/O}, {readdata_o[167] r_compare_result_i_1__18/I0}, {w_bit_up_20 r_compare_result_i_1__18/I1}, {STAGEN[20].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__18/I2}, {STAGEN[20].stage/split_module/r_compare_result r_compare_result_i_1__18/I3}, {w_run_up_20 r_compare_result_i_1__18/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__19 - 
nets: {r_compare_result_i_1__19_n_0 r_compare_result_i_1__19/O}, {readdata_o[175] r_compare_result_i_1__19/I0}, {w_bit_up_21 r_compare_result_i_1__19/I1}, {STAGEN[21].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__19/I2}, {STAGEN[21].stage/split_module/r_compare_result r_compare_result_i_1__19/I3}, {w_run_up_21 r_compare_result_i_1__19/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__2 - 
nets: {r_compare_result_i_1__2_n_0 r_compare_result_i_1__2/O}, {readdata_o[39] r_compare_result_i_1__2/I0}, {w_bit_up_4 r_compare_result_i_1__2/I1}, {STAGEN[4].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__2/I2}, {STAGEN[4].stage/split_module/r_compare_result r_compare_result_i_1__2/I3}, {w_run_up_4 r_compare_result_i_1__2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__20 - 
nets: {r_compare_result_i_1__20_n_0 r_compare_result_i_1__20/O}, {readdata_o[183] r_compare_result_i_1__20/I0}, {w_bit_up_22 r_compare_result_i_1__20/I1}, {STAGEN[22].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__20/I2}, {STAGEN[22].stage/split_module/r_compare_result r_compare_result_i_1__20/I3}, {w_run_up_22 r_compare_result_i_1__20/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__21 - 
nets: {r_compare_result_i_1__21_n_0 r_compare_result_i_1__21/O}, {readdata_o[191] r_compare_result_i_1__21/I0}, {w_bit_up_23 r_compare_result_i_1__21/I1}, {STAGEN[23].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__21/I2}, {STAGEN[23].stage/split_module/r_compare_result r_compare_result_i_1__21/I3}, {w_run_up_23 r_compare_result_i_1__21/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__22 - 
nets: {r_compare_result_i_1__22_n_0 r_compare_result_i_1__22/O}, {readdata_o[199] r_compare_result_i_1__22/I0}, {w_bit_up_24 r_compare_result_i_1__22/I1}, {STAGEN[24].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__22/I2}, {STAGEN[24].stage/split_module/r_compare_result r_compare_result_i_1__22/I3}, {w_run_up_24 r_compare_result_i_1__22/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__23 - 
nets: {r_compare_result_i_1__23_n_0 r_compare_result_i_1__23/O}, {readdata_o[207] r_compare_result_i_1__23/I0}, {w_bit_up_25 r_compare_result_i_1__23/I1}, {STAGEN[25].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__23/I2}, {STAGEN[25].stage/split_module/r_compare_result r_compare_result_i_1__23/I3}, {w_run_up_25 r_compare_result_i_1__23/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__24 - 
nets: {r_compare_result_i_1__24_n_0 r_compare_result_i_1__24/O}, {readdata_o[215] r_compare_result_i_1__24/I0}, {w_bit_up_26 r_compare_result_i_1__24/I1}, {STAGEN[26].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__24/I2}, {STAGEN[26].stage/split_module/r_compare_result r_compare_result_i_1__24/I3}, {w_run_up_26 r_compare_result_i_1__24/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__25 - 
nets: {r_compare_result_i_1__25_n_0 r_compare_result_i_1__25/O}, {readdata_o[223] r_compare_result_i_1__25/I0}, {w_bit_up_27 r_compare_result_i_1__25/I1}, {STAGEN[27].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__25/I2}, {STAGEN[27].stage/split_module/r_compare_result r_compare_result_i_1__25/I3}, {w_run_up_27 r_compare_result_i_1__25/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__26 - 
nets: {r_compare_result_i_1__26_n_0 r_compare_result_i_1__26/O}, {readdata_o[231] r_compare_result_i_1__26/I0}, {w_bit_up_28 r_compare_result_i_1__26/I1}, {STAGEN[28].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__26/I2}, {STAGEN[28].stage/split_module/r_compare_result r_compare_result_i_1__26/I3}, {w_run_up_28 r_compare_result_i_1__26/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__27 - 
nets: {r_compare_result_i_1__27_n_0 r_compare_result_i_1__27/O}, {readdata_o[239] r_compare_result_i_1__27/I0}, {w_bit_up_29 r_compare_result_i_1__27/I1}, {STAGEN[29].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__27/I2}, {STAGEN[29].stage/split_module/r_compare_result r_compare_result_i_1__27/I3}, {w_run_up_29 r_compare_result_i_1__27/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__28 - 
nets: {r_compare_result_i_1__28_n_0 r_compare_result_i_1__28/O}, {readdata_o[247] r_compare_result_i_1__28/I0}, {w_bit_up_30 r_compare_result_i_1__28/I1}, {STAGEN[30].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__28/I2}, {STAGEN[30].stage/split_module/r_compare_result r_compare_result_i_1__28/I3}, {w_run_up_30 r_compare_result_i_1__28/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__29 - 
nets: {r_compare_result_i_1__29_n_0 r_compare_result_i_1__29/O}, {readdata_o[255] r_compare_result_i_1__29/I0}, {w_bit_up_31 r_compare_result_i_1__29/I1}, {STAGEN[31].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__29/I2}, {STAGEN[31].stage/split_module/r_compare_result r_compare_result_i_1__29/I3}, {w_run_up_31 r_compare_result_i_1__29/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__3 - 
nets: {r_compare_result_i_1__3_n_0 r_compare_result_i_1__3/O}, {readdata_o[47] r_compare_result_i_1__3/I0}, {w_bit_up_5 r_compare_result_i_1__3/I1}, {STAGEN[5].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__3/I2}, {STAGEN[5].stage/split_module/r_compare_result r_compare_result_i_1__3/I3}, {w_run_up_5 r_compare_result_i_1__3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__30 - 
nets: {r_compare_result_i_1__30_n_0 r_compare_result_i_1__30/O}, {readdata_o[263] r_compare_result_i_1__30/I0}, {w_bit_up_32 r_compare_result_i_1__30/I1}, {STAGEN[32].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__30/I2}, {STAGEN[32].stage/split_module/r_compare_result r_compare_result_i_1__30/I3}, {w_run_up_32 r_compare_result_i_1__30/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__31 - 
nets: {r_compare_result_i_1__31_n_0 r_compare_result_i_1__31/O}, {readdata_o[271] r_compare_result_i_1__31/I0}, {w_bit_up_33 r_compare_result_i_1__31/I1}, {STAGEN[33].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__31/I2}, {STAGEN[33].stage/split_module/r_compare_result r_compare_result_i_1__31/I3}, {w_run_up_33 r_compare_result_i_1__31/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__32 - 
nets: {r_compare_result_i_1__32_n_0 r_compare_result_i_1__32/O}, {readdata_o[279] r_compare_result_i_1__32/I0}, {w_bit_up_34 r_compare_result_i_1__32/I1}, {STAGEN[34].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__32/I2}, {STAGEN[34].stage/split_module/r_compare_result r_compare_result_i_1__32/I3}, {w_run_up_34 r_compare_result_i_1__32/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__33 - 
nets: {r_compare_result_i_1__33_n_0 r_compare_result_i_1__33/O}, {readdata_o[287] r_compare_result_i_1__33/I0}, {w_bit_up_35 r_compare_result_i_1__33/I1}, {STAGEN[35].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__33/I2}, {STAGEN[35].stage/split_module/r_compare_result r_compare_result_i_1__33/I3}, {w_run_up_35 r_compare_result_i_1__33/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__34 - 
nets: {r_compare_result_i_1__34_n_0 r_compare_result_i_1__34/O}, {readdata_o[295] r_compare_result_i_1__34/I0}, {w_bit_up_36 r_compare_result_i_1__34/I1}, {STAGEN[36].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__34/I2}, {STAGEN[36].stage/split_module/r_compare_result r_compare_result_i_1__34/I3}, {w_run_up_36 r_compare_result_i_1__34/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__35 - 
nets: {r_compare_result_i_1__35_n_0 r_compare_result_i_1__35/O}, {readdata_o[303] r_compare_result_i_1__35/I0}, {w_bit_up_37 r_compare_result_i_1__35/I1}, {STAGEN[37].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__35/I2}, {STAGEN[37].stage/split_module/r_compare_result r_compare_result_i_1__35/I3}, {w_run_up_37 r_compare_result_i_1__35/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__36 - 
nets: {r_compare_result_i_1__36_n_0 r_compare_result_i_1__36/O}, {readdata_o[311] r_compare_result_i_1__36/I0}, {w_bit_up_38 r_compare_result_i_1__36/I1}, {STAGEN[38].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__36/I2}, {STAGEN[38].stage/split_module/r_compare_result r_compare_result_i_1__36/I3}, {w_run_up_38 r_compare_result_i_1__36/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__37 - 
nets: {r_compare_result_i_1__37_n_0 r_compare_result_i_1__37/O}, {readdata_o[319] r_compare_result_i_1__37/I0}, {w_bit_up_39 r_compare_result_i_1__37/I1}, {STAGEN[39].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__37/I2}, {STAGEN[39].stage/split_module/r_compare_result r_compare_result_i_1__37/I3}, {w_run_up_39 r_compare_result_i_1__37/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__38 - 
nets: {r_compare_result_i_1__38_n_0 r_compare_result_i_1__38/O}, {readdata_o[327] r_compare_result_i_1__38/I0}, {w_bit_up_40 r_compare_result_i_1__38/I1}, {STAGEN[40].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__38/I2}, {STAGEN[40].stage/split_module/r_compare_result r_compare_result_i_1__38/I3}, {w_run_up_40 r_compare_result_i_1__38/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__39 - 
nets: {r_compare_result_i_1__39_n_0 r_compare_result_i_1__39/O}, {readdata_o[335] r_compare_result_i_1__39/I0}, {w_bit_up_41 r_compare_result_i_1__39/I1}, {STAGEN[41].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__39/I2}, {STAGEN[41].stage/split_module/r_compare_result r_compare_result_i_1__39/I3}, {w_run_up_41 r_compare_result_i_1__39/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__4 - 
nets: {r_compare_result_i_1__4_n_0 r_compare_result_i_1__4/O}, {readdata_o[55] r_compare_result_i_1__4/I0}, {w_bit_up_6 r_compare_result_i_1__4/I1}, {STAGEN[6].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__4/I2}, {STAGEN[6].stage/split_module/r_compare_result r_compare_result_i_1__4/I3}, {w_run_up_6 r_compare_result_i_1__4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__40 - 
nets: {r_compare_result_i_1__40_n_0 r_compare_result_i_1__40/O}, {readdata_o[343] r_compare_result_i_1__40/I0}, {w_bit_up_42 r_compare_result_i_1__40/I1}, {STAGEN[42].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__40/I2}, {STAGEN[42].stage/split_module/r_compare_result r_compare_result_i_1__40/I3}, {w_run_up_42 r_compare_result_i_1__40/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__41 - 
nets: {r_compare_result_i_1__41_n_0 r_compare_result_i_1__41/O}, {readdata_o[351] r_compare_result_i_1__41/I0}, {w_bit_up_43 r_compare_result_i_1__41/I1}, {STAGEN[43].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__41/I2}, {STAGEN[43].stage/split_module/r_compare_result r_compare_result_i_1__41/I3}, {w_run_up_43 r_compare_result_i_1__41/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__42 - 
nets: {r_compare_result_i_1__42_n_0 r_compare_result_i_1__42/O}, {readdata_o[359] r_compare_result_i_1__42/I0}, {w_bit_up_44 r_compare_result_i_1__42/I1}, {STAGEN[44].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__42/I2}, {STAGEN[44].stage/split_module/r_compare_result r_compare_result_i_1__42/I3}, {w_run_up_44 r_compare_result_i_1__42/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__43 - 
nets: {r_compare_result_i_1__43_n_0 r_compare_result_i_1__43/O}, {readdata_o[367] r_compare_result_i_1__43/I0}, {w_bit_up_45 r_compare_result_i_1__43/I1}, {STAGEN[45].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__43/I2}, {STAGEN[45].stage/split_module/r_compare_result r_compare_result_i_1__43/I3}, {w_run_up_45 r_compare_result_i_1__43/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__44 - 
nets: {r_compare_result_i_1__44_n_0 r_compare_result_i_1__44/O}, {readdata_o[375] r_compare_result_i_1__44/I0}, {w_bit_up_46 r_compare_result_i_1__44/I1}, {STAGEN[46].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__44/I2}, {STAGEN[46].stage/split_module/r_compare_result r_compare_result_i_1__44/I3}, {w_run_up_46 r_compare_result_i_1__44/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__45 - 
nets: {r_compare_result_i_1__45_n_0 r_compare_result_i_1__45/O}, {readdata_o[383] r_compare_result_i_1__45/I0}, {w_bit_up_47 r_compare_result_i_1__45/I1}, {STAGEN[47].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__45/I2}, {STAGEN[47].stage/split_module/r_compare_result r_compare_result_i_1__45/I3}, {w_run_up_47 r_compare_result_i_1__45/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__46 - 
nets: {r_compare_result_i_1__46_n_0 r_compare_result_i_1__46/O}, {readdata_o[391] r_compare_result_i_1__46/I0}, {w_bit_up_48 r_compare_result_i_1__46/I1}, {STAGEN[48].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__46/I2}, {STAGEN[48].stage/split_module/r_compare_result r_compare_result_i_1__46/I3}, {w_run_up_48 r_compare_result_i_1__46/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__5 - 
nets: {r_compare_result_i_1__5_n_0 r_compare_result_i_1__5/O}, {readdata_o[63] r_compare_result_i_1__5/I0}, {w_bit_up_7 r_compare_result_i_1__5/I1}, {STAGEN[7].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__5/I2}, {STAGEN[7].stage/split_module/r_compare_result r_compare_result_i_1__5/I3}, {w_run_up_7 r_compare_result_i_1__5/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__6 - 
nets: {r_compare_result_i_1__6_n_0 r_compare_result_i_1__6/O}, {readdata_o[71] r_compare_result_i_1__6/I0}, {w_bit_up_8 r_compare_result_i_1__6/I1}, {STAGEN[8].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__6/I2}, {STAGEN[8].stage/split_module/r_compare_result r_compare_result_i_1__6/I3}, {w_run_up_8 r_compare_result_i_1__6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__7 - 
nets: {r_compare_result_i_1__7_n_0 r_compare_result_i_1__7/O}, {readdata_o[79] r_compare_result_i_1__7/I0}, {w_bit_up_9 r_compare_result_i_1__7/I1}, {STAGEN[9].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__7/I2}, {STAGEN[9].stage/split_module/r_compare_result r_compare_result_i_1__7/I3}, {w_run_up_9 r_compare_result_i_1__7/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__8 - 
nets: {r_compare_result_i_1__8_n_0 r_compare_result_i_1__8/O}, {readdata_o[87] r_compare_result_i_1__8/I0}, {w_bit_up_10 r_compare_result_i_1__8/I1}, {STAGEN[10].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__8/I2}, {STAGEN[10].stage/split_module/r_compare_result r_compare_result_i_1__8/I3}, {w_run_up_10 r_compare_result_i_1__8/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_compare_result_i_1__9 - 
nets: {r_compare_result_i_1__9_n_0 r_compare_result_i_1__9/O}, {readdata_o[95] r_compare_result_i_1__9/I0}, {w_bit_up_11 r_compare_result_i_1__9/I1}, {STAGEN[11].stage/split_module/r_freeze_compare_reg_n_0 r_compare_result_i_1__9/I2}, {STAGEN[11].stage/split_module/r_compare_result r_compare_result_i_1__9/I3}, {w_run_up_11 r_compare_result_i_1__9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4040000, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_count[3]_i_1 - 
nets: {r_count[3]_i_1_n_0 r_count[3]_i_1/O}, {start_i r_count[3]_i_1/I0}, {rst r_count[3]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_data[0]_i_1 - 
nets: {r_data[0]_i_1_n_0 r_data[0]_i_1/O}, {writedata_i[0] r_data[0]_i_1/I0}, {r_small_bit r_data[0]_i_1/I1}, {load_i[0] r_data[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__0 - 
nets: {r_data[0]_i_1__0_n_0 r_data[0]_i_1__0/O}, {writedata_i[8] r_data[0]_i_1__0/I0}, {STAGEN[2].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__0/I1}, {load_i[1] r_data[0]_i_1__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__1 - 
nets: {r_data[0]_i_1__1_n_0 r_data[0]_i_1__1/O}, {writedata_i[16] r_data[0]_i_1__1/I0}, {STAGEN[3].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__1/I1}, {load_i[2] r_data[0]_i_1__1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__10 - 
nets: {r_data[0]_i_1__10_n_0 r_data[0]_i_1__10/O}, {writedata_i[88] r_data[0]_i_1__10/I0}, {STAGEN[12].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__10/I1}, {load_i[11] r_data[0]_i_1__10/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__11 - 
nets: {r_data[0]_i_1__11_n_0 r_data[0]_i_1__11/O}, {writedata_i[96] r_data[0]_i_1__11/I0}, {STAGEN[13].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__11/I1}, {load_i[12] r_data[0]_i_1__11/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__12 - 
nets: {r_data[0]_i_1__12_n_0 r_data[0]_i_1__12/O}, {writedata_i[104] r_data[0]_i_1__12/I0}, {STAGEN[14].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__12/I1}, {load_i[13] r_data[0]_i_1__12/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__13 - 
nets: {r_data[0]_i_1__13_n_0 r_data[0]_i_1__13/O}, {writedata_i[112] r_data[0]_i_1__13/I0}, {STAGEN[15].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__13/I1}, {load_i[14] r_data[0]_i_1__13/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__14 - 
nets: {r_data[0]_i_1__14_n_0 r_data[0]_i_1__14/O}, {writedata_i[120] r_data[0]_i_1__14/I0}, {STAGEN[16].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__14/I1}, {load_i[15] r_data[0]_i_1__14/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__15 - 
nets: {r_data[0]_i_1__15_n_0 r_data[0]_i_1__15/O}, {writedata_i[128] r_data[0]_i_1__15/I0}, {STAGEN[17].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__15/I1}, {load_i[16] r_data[0]_i_1__15/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__16 - 
nets: {r_data[0]_i_1__16_n_0 r_data[0]_i_1__16/O}, {writedata_i[136] r_data[0]_i_1__16/I0}, {STAGEN[18].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__16/I1}, {load_i[17] r_data[0]_i_1__16/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__17 - 
nets: {r_data[0]_i_1__17_n_0 r_data[0]_i_1__17/O}, {writedata_i[144] r_data[0]_i_1__17/I0}, {STAGEN[19].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__17/I1}, {load_i[18] r_data[0]_i_1__17/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__18 - 
nets: {r_data[0]_i_1__18_n_0 r_data[0]_i_1__18/O}, {writedata_i[152] r_data[0]_i_1__18/I0}, {STAGEN[20].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__18/I1}, {load_i[19] r_data[0]_i_1__18/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__19 - 
nets: {r_data[0]_i_1__19_n_0 r_data[0]_i_1__19/O}, {writedata_i[160] r_data[0]_i_1__19/I0}, {STAGEN[21].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__19/I1}, {load_i[20] r_data[0]_i_1__19/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__2 - 
nets: {r_data[0]_i_1__2_n_0 r_data[0]_i_1__2/O}, {writedata_i[24] r_data[0]_i_1__2/I0}, {STAGEN[4].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__2/I1}, {load_i[3] r_data[0]_i_1__2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__20 - 
nets: {r_data[0]_i_1__20_n_0 r_data[0]_i_1__20/O}, {writedata_i[168] r_data[0]_i_1__20/I0}, {STAGEN[22].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__20/I1}, {load_i[21] r_data[0]_i_1__20/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__21 - 
nets: {r_data[0]_i_1__21_n_0 r_data[0]_i_1__21/O}, {writedata_i[176] r_data[0]_i_1__21/I0}, {STAGEN[23].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__21/I1}, {load_i[22] r_data[0]_i_1__21/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__22 - 
nets: {r_data[0]_i_1__22_n_0 r_data[0]_i_1__22/O}, {writedata_i[184] r_data[0]_i_1__22/I0}, {STAGEN[24].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__22/I1}, {load_i[23] r_data[0]_i_1__22/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__23 - 
nets: {r_data[0]_i_1__23_n_0 r_data[0]_i_1__23/O}, {writedata_i[192] r_data[0]_i_1__23/I0}, {STAGEN[25].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__23/I1}, {load_i[24] r_data[0]_i_1__23/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__24 - 
nets: {r_data[0]_i_1__24_n_0 r_data[0]_i_1__24/O}, {writedata_i[200] r_data[0]_i_1__24/I0}, {STAGEN[26].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__24/I1}, {load_i[25] r_data[0]_i_1__24/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__25 - 
nets: {r_data[0]_i_1__25_n_0 r_data[0]_i_1__25/O}, {writedata_i[208] r_data[0]_i_1__25/I0}, {STAGEN[27].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__25/I1}, {load_i[26] r_data[0]_i_1__25/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__26 - 
nets: {r_data[0]_i_1__26_n_0 r_data[0]_i_1__26/O}, {writedata_i[216] r_data[0]_i_1__26/I0}, {STAGEN[28].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__26/I1}, {load_i[27] r_data[0]_i_1__26/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__27 - 
nets: {r_data[0]_i_1__27_n_0 r_data[0]_i_1__27/O}, {writedata_i[224] r_data[0]_i_1__27/I0}, {STAGEN[29].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__27/I1}, {load_i[28] r_data[0]_i_1__27/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__28 - 
nets: {r_data[0]_i_1__28_n_0 r_data[0]_i_1__28/O}, {writedata_i[232] r_data[0]_i_1__28/I0}, {STAGEN[30].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__28/I1}, {load_i[29] r_data[0]_i_1__28/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__29 - 
nets: {r_data[0]_i_1__29_n_0 r_data[0]_i_1__29/O}, {writedata_i[240] r_data[0]_i_1__29/I0}, {STAGEN[31].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__29/I1}, {load_i[30] r_data[0]_i_1__29/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__3 - 
nets: {r_data[0]_i_1__3_n_0 r_data[0]_i_1__3/O}, {writedata_i[32] r_data[0]_i_1__3/I0}, {STAGEN[5].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__3/I1}, {load_i[4] r_data[0]_i_1__3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__30 - 
nets: {r_data[0]_i_1__30_n_0 r_data[0]_i_1__30/O}, {writedata_i[248] r_data[0]_i_1__30/I0}, {STAGEN[32].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__30/I1}, {load_i[31] r_data[0]_i_1__30/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__31 - 
nets: {r_data[0]_i_1__31_n_0 r_data[0]_i_1__31/O}, {writedata_i[256] r_data[0]_i_1__31/I0}, {STAGEN[33].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__31/I1}, {load_i[32] r_data[0]_i_1__31/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__32 - 
nets: {r_data[0]_i_1__32_n_0 r_data[0]_i_1__32/O}, {writedata_i[264] r_data[0]_i_1__32/I0}, {STAGEN[34].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__32/I1}, {load_i[33] r_data[0]_i_1__32/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__33 - 
nets: {r_data[0]_i_1__33_n_0 r_data[0]_i_1__33/O}, {writedata_i[272] r_data[0]_i_1__33/I0}, {STAGEN[35].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__33/I1}, {load_i[34] r_data[0]_i_1__33/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__34 - 
nets: {r_data[0]_i_1__34_n_0 r_data[0]_i_1__34/O}, {writedata_i[280] r_data[0]_i_1__34/I0}, {STAGEN[36].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__34/I1}, {load_i[35] r_data[0]_i_1__34/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__35 - 
nets: {r_data[0]_i_1__35_n_0 r_data[0]_i_1__35/O}, {writedata_i[288] r_data[0]_i_1__35/I0}, {STAGEN[37].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__35/I1}, {load_i[36] r_data[0]_i_1__35/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__36 - 
nets: {r_data[0]_i_1__36_n_0 r_data[0]_i_1__36/O}, {writedata_i[296] r_data[0]_i_1__36/I0}, {STAGEN[38].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__36/I1}, {load_i[37] r_data[0]_i_1__36/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__37 - 
nets: {r_data[0]_i_1__37_n_0 r_data[0]_i_1__37/O}, {writedata_i[304] r_data[0]_i_1__37/I0}, {STAGEN[39].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__37/I1}, {load_i[38] r_data[0]_i_1__37/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__38 - 
nets: {r_data[0]_i_1__38_n_0 r_data[0]_i_1__38/O}, {writedata_i[312] r_data[0]_i_1__38/I0}, {STAGEN[40].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__38/I1}, {load_i[39] r_data[0]_i_1__38/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__39 - 
nets: {r_data[0]_i_1__39_n_0 r_data[0]_i_1__39/O}, {writedata_i[320] r_data[0]_i_1__39/I0}, {STAGEN[41].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__39/I1}, {load_i[40] r_data[0]_i_1__39/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__4 - 
nets: {r_data[0]_i_1__4_n_0 r_data[0]_i_1__4/O}, {writedata_i[40] r_data[0]_i_1__4/I0}, {STAGEN[6].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__4/I1}, {load_i[5] r_data[0]_i_1__4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__40 - 
nets: {r_data[0]_i_1__40_n_0 r_data[0]_i_1__40/O}, {writedata_i[328] r_data[0]_i_1__40/I0}, {STAGEN[42].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__40/I1}, {load_i[41] r_data[0]_i_1__40/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__41 - 
nets: {r_data[0]_i_1__41_n_0 r_data[0]_i_1__41/O}, {writedata_i[336] r_data[0]_i_1__41/I0}, {STAGEN[43].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__41/I1}, {load_i[42] r_data[0]_i_1__41/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__42 - 
nets: {r_data[0]_i_1__42_n_0 r_data[0]_i_1__42/O}, {writedata_i[344] r_data[0]_i_1__42/I0}, {STAGEN[44].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__42/I1}, {load_i[43] r_data[0]_i_1__42/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__43 - 
nets: {r_data[0]_i_1__43_n_0 r_data[0]_i_1__43/O}, {writedata_i[352] r_data[0]_i_1__43/I0}, {STAGEN[45].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__43/I1}, {load_i[44] r_data[0]_i_1__43/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__44 - 
nets: {r_data[0]_i_1__44_n_0 r_data[0]_i_1__44/O}, {writedata_i[360] r_data[0]_i_1__44/I0}, {STAGEN[46].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__44/I1}, {load_i[45] r_data[0]_i_1__44/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__45 - 
nets: {r_data[0]_i_1__45_n_0 r_data[0]_i_1__45/O}, {writedata_i[368] r_data[0]_i_1__45/I0}, {STAGEN[47].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__45/I1}, {load_i[46] r_data[0]_i_1__45/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__46 - 
nets: {r_data[0]_i_1__46_n_0 r_data[0]_i_1__46/O}, {writedata_i[376] r_data[0]_i_1__46/I0}, {STAGEN[48].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__46/I1}, {load_i[47] r_data[0]_i_1__46/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__47 - 
nets: {r_data[0]_i_1__47_n_0 r_data[0]_i_1__47/O}, {writedata_i[384] r_data[0]_i_1__47/I0}, {r_value_66[1] r_data[0]_i_1__47/I1}, {load_i[48] r_data[0]_i_1__47/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__5 - 
nets: {r_data[0]_i_1__5_n_0 r_data[0]_i_1__5/O}, {writedata_i[48] r_data[0]_i_1__5/I0}, {STAGEN[7].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__5/I1}, {load_i[6] r_data[0]_i_1__5/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__6 - 
nets: {r_data[0]_i_1__6_n_0 r_data[0]_i_1__6/O}, {writedata_i[56] r_data[0]_i_1__6/I0}, {STAGEN[8].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__6/I1}, {load_i[7] r_data[0]_i_1__6/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__7 - 
nets: {r_data[0]_i_1__7_n_0 r_data[0]_i_1__7/O}, {writedata_i[64] r_data[0]_i_1__7/I0}, {STAGEN[9].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__7/I1}, {load_i[8] r_data[0]_i_1__7/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__8 - 
nets: {r_data[0]_i_1__8_n_0 r_data[0]_i_1__8/O}, {writedata_i[72] r_data[0]_i_1__8/I0}, {STAGEN[10].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__8/I1}, {load_i[9] r_data[0]_i_1__8/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[0]_i_1__9 - 
nets: {r_data[0]_i_1__9_n_0 r_data[0]_i_1__9/O}, {writedata_i[80] r_data[0]_i_1__9/I0}, {STAGEN[11].stage/split_module/r_small_bit_reg_n_0 r_data[0]_i_1__9/I1}, {load_i[10] r_data[0]_i_1__9/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1 - 
nets: {r_data[1]_i_1_n_0 r_data[1]_i_1/O}, {writedata_i[1] r_data[1]_i_1/I0}, {readdata_o[0] r_data[1]_i_1/I1}, {load_i[0] r_data[1]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__0 - 
nets: {r_data[1]_i_1__0_n_0 r_data[1]_i_1__0/O}, {writedata_i[9] r_data[1]_i_1__0/I0}, {readdata_o[8] r_data[1]_i_1__0/I1}, {load_i[1] r_data[1]_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__1 - 
nets: {r_data[1]_i_1__1_n_0 r_data[1]_i_1__1/O}, {writedata_i[17] r_data[1]_i_1__1/I0}, {readdata_o[16] r_data[1]_i_1__1/I1}, {load_i[2] r_data[1]_i_1__1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__10 - 
nets: {r_data[1]_i_1__10_n_0 r_data[1]_i_1__10/O}, {writedata_i[89] r_data[1]_i_1__10/I0}, {readdata_o[88] r_data[1]_i_1__10/I1}, {load_i[11] r_data[1]_i_1__10/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__11 - 
nets: {r_data[1]_i_1__11_n_0 r_data[1]_i_1__11/O}, {writedata_i[97] r_data[1]_i_1__11/I0}, {readdata_o[96] r_data[1]_i_1__11/I1}, {load_i[12] r_data[1]_i_1__11/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__12 - 
nets: {r_data[1]_i_1__12_n_0 r_data[1]_i_1__12/O}, {writedata_i[105] r_data[1]_i_1__12/I0}, {readdata_o[104] r_data[1]_i_1__12/I1}, {load_i[13] r_data[1]_i_1__12/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__13 - 
nets: {r_data[1]_i_1__13_n_0 r_data[1]_i_1__13/O}, {writedata_i[113] r_data[1]_i_1__13/I0}, {readdata_o[112] r_data[1]_i_1__13/I1}, {load_i[14] r_data[1]_i_1__13/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__14 - 
nets: {r_data[1]_i_1__14_n_0 r_data[1]_i_1__14/O}, {writedata_i[121] r_data[1]_i_1__14/I0}, {readdata_o[120] r_data[1]_i_1__14/I1}, {load_i[15] r_data[1]_i_1__14/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__15 - 
nets: {r_data[1]_i_1__15_n_0 r_data[1]_i_1__15/O}, {writedata_i[129] r_data[1]_i_1__15/I0}, {readdata_o[128] r_data[1]_i_1__15/I1}, {load_i[16] r_data[1]_i_1__15/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__16 - 
nets: {r_data[1]_i_1__16_n_0 r_data[1]_i_1__16/O}, {writedata_i[137] r_data[1]_i_1__16/I0}, {readdata_o[136] r_data[1]_i_1__16/I1}, {load_i[17] r_data[1]_i_1__16/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__17 - 
nets: {r_data[1]_i_1__17_n_0 r_data[1]_i_1__17/O}, {writedata_i[145] r_data[1]_i_1__17/I0}, {readdata_o[144] r_data[1]_i_1__17/I1}, {load_i[18] r_data[1]_i_1__17/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__18 - 
nets: {r_data[1]_i_1__18_n_0 r_data[1]_i_1__18/O}, {writedata_i[153] r_data[1]_i_1__18/I0}, {readdata_o[152] r_data[1]_i_1__18/I1}, {load_i[19] r_data[1]_i_1__18/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__19 - 
nets: {r_data[1]_i_1__19_n_0 r_data[1]_i_1__19/O}, {writedata_i[161] r_data[1]_i_1__19/I0}, {readdata_o[160] r_data[1]_i_1__19/I1}, {load_i[20] r_data[1]_i_1__19/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__2 - 
nets: {r_data[1]_i_1__2_n_0 r_data[1]_i_1__2/O}, {writedata_i[25] r_data[1]_i_1__2/I0}, {readdata_o[24] r_data[1]_i_1__2/I1}, {load_i[3] r_data[1]_i_1__2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__20 - 
nets: {r_data[1]_i_1__20_n_0 r_data[1]_i_1__20/O}, {writedata_i[169] r_data[1]_i_1__20/I0}, {readdata_o[168] r_data[1]_i_1__20/I1}, {load_i[21] r_data[1]_i_1__20/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__21 - 
nets: {r_data[1]_i_1__21_n_0 r_data[1]_i_1__21/O}, {writedata_i[177] r_data[1]_i_1__21/I0}, {readdata_o[176] r_data[1]_i_1__21/I1}, {load_i[22] r_data[1]_i_1__21/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__22 - 
nets: {r_data[1]_i_1__22_n_0 r_data[1]_i_1__22/O}, {writedata_i[185] r_data[1]_i_1__22/I0}, {readdata_o[184] r_data[1]_i_1__22/I1}, {load_i[23] r_data[1]_i_1__22/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__23 - 
nets: {r_data[1]_i_1__23_n_0 r_data[1]_i_1__23/O}, {writedata_i[193] r_data[1]_i_1__23/I0}, {readdata_o[192] r_data[1]_i_1__23/I1}, {load_i[24] r_data[1]_i_1__23/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__24 - 
nets: {r_data[1]_i_1__24_n_0 r_data[1]_i_1__24/O}, {writedata_i[201] r_data[1]_i_1__24/I0}, {readdata_o[200] r_data[1]_i_1__24/I1}, {load_i[25] r_data[1]_i_1__24/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__25 - 
nets: {r_data[1]_i_1__25_n_0 r_data[1]_i_1__25/O}, {writedata_i[209] r_data[1]_i_1__25/I0}, {readdata_o[208] r_data[1]_i_1__25/I1}, {load_i[26] r_data[1]_i_1__25/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__26 - 
nets: {r_data[1]_i_1__26_n_0 r_data[1]_i_1__26/O}, {writedata_i[217] r_data[1]_i_1__26/I0}, {readdata_o[216] r_data[1]_i_1__26/I1}, {load_i[27] r_data[1]_i_1__26/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__27 - 
nets: {r_data[1]_i_1__27_n_0 r_data[1]_i_1__27/O}, {writedata_i[225] r_data[1]_i_1__27/I0}, {readdata_o[224] r_data[1]_i_1__27/I1}, {load_i[28] r_data[1]_i_1__27/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__28 - 
nets: {r_data[1]_i_1__28_n_0 r_data[1]_i_1__28/O}, {writedata_i[233] r_data[1]_i_1__28/I0}, {readdata_o[232] r_data[1]_i_1__28/I1}, {load_i[29] r_data[1]_i_1__28/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__29 - 
nets: {r_data[1]_i_1__29_n_0 r_data[1]_i_1__29/O}, {writedata_i[241] r_data[1]_i_1__29/I0}, {readdata_o[240] r_data[1]_i_1__29/I1}, {load_i[30] r_data[1]_i_1__29/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__3 - 
nets: {r_data[1]_i_1__3_n_0 r_data[1]_i_1__3/O}, {writedata_i[33] r_data[1]_i_1__3/I0}, {readdata_o[32] r_data[1]_i_1__3/I1}, {load_i[4] r_data[1]_i_1__3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__30 - 
nets: {r_data[1]_i_1__30_n_0 r_data[1]_i_1__30/O}, {writedata_i[249] r_data[1]_i_1__30/I0}, {readdata_o[248] r_data[1]_i_1__30/I1}, {load_i[31] r_data[1]_i_1__30/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__31 - 
nets: {r_data[1]_i_1__31_n_0 r_data[1]_i_1__31/O}, {writedata_i[257] r_data[1]_i_1__31/I0}, {readdata_o[256] r_data[1]_i_1__31/I1}, {load_i[32] r_data[1]_i_1__31/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__32 - 
nets: {r_data[1]_i_1__32_n_0 r_data[1]_i_1__32/O}, {writedata_i[265] r_data[1]_i_1__32/I0}, {readdata_o[264] r_data[1]_i_1__32/I1}, {load_i[33] r_data[1]_i_1__32/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__33 - 
nets: {r_data[1]_i_1__33_n_0 r_data[1]_i_1__33/O}, {writedata_i[273] r_data[1]_i_1__33/I0}, {readdata_o[272] r_data[1]_i_1__33/I1}, {load_i[34] r_data[1]_i_1__33/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__34 - 
nets: {r_data[1]_i_1__34_n_0 r_data[1]_i_1__34/O}, {writedata_i[281] r_data[1]_i_1__34/I0}, {readdata_o[280] r_data[1]_i_1__34/I1}, {load_i[35] r_data[1]_i_1__34/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__35 - 
nets: {r_data[1]_i_1__35_n_0 r_data[1]_i_1__35/O}, {writedata_i[289] r_data[1]_i_1__35/I0}, {readdata_o[288] r_data[1]_i_1__35/I1}, {load_i[36] r_data[1]_i_1__35/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__36 - 
nets: {r_data[1]_i_1__36_n_0 r_data[1]_i_1__36/O}, {writedata_i[297] r_data[1]_i_1__36/I0}, {readdata_o[296] r_data[1]_i_1__36/I1}, {load_i[37] r_data[1]_i_1__36/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__37 - 
nets: {r_data[1]_i_1__37_n_0 r_data[1]_i_1__37/O}, {writedata_i[305] r_data[1]_i_1__37/I0}, {readdata_o[304] r_data[1]_i_1__37/I1}, {load_i[38] r_data[1]_i_1__37/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__38 - 
nets: {r_data[1]_i_1__38_n_0 r_data[1]_i_1__38/O}, {writedata_i[313] r_data[1]_i_1__38/I0}, {readdata_o[312] r_data[1]_i_1__38/I1}, {load_i[39] r_data[1]_i_1__38/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__39 - 
nets: {r_data[1]_i_1__39_n_0 r_data[1]_i_1__39/O}, {writedata_i[321] r_data[1]_i_1__39/I0}, {readdata_o[320] r_data[1]_i_1__39/I1}, {load_i[40] r_data[1]_i_1__39/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__4 - 
nets: {r_data[1]_i_1__4_n_0 r_data[1]_i_1__4/O}, {writedata_i[41] r_data[1]_i_1__4/I0}, {readdata_o[40] r_data[1]_i_1__4/I1}, {load_i[5] r_data[1]_i_1__4/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__40 - 
nets: {r_data[1]_i_1__40_n_0 r_data[1]_i_1__40/O}, {writedata_i[329] r_data[1]_i_1__40/I0}, {readdata_o[328] r_data[1]_i_1__40/I1}, {load_i[41] r_data[1]_i_1__40/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__41 - 
nets: {r_data[1]_i_1__41_n_0 r_data[1]_i_1__41/O}, {writedata_i[337] r_data[1]_i_1__41/I0}, {readdata_o[336] r_data[1]_i_1__41/I1}, {load_i[42] r_data[1]_i_1__41/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__42 - 
nets: {r_data[1]_i_1__42_n_0 r_data[1]_i_1__42/O}, {writedata_i[345] r_data[1]_i_1__42/I0}, {readdata_o[344] r_data[1]_i_1__42/I1}, {load_i[43] r_data[1]_i_1__42/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__43 - 
nets: {r_data[1]_i_1__43_n_0 r_data[1]_i_1__43/O}, {writedata_i[353] r_data[1]_i_1__43/I0}, {readdata_o[352] r_data[1]_i_1__43/I1}, {load_i[44] r_data[1]_i_1__43/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__44 - 
nets: {r_data[1]_i_1__44_n_0 r_data[1]_i_1__44/O}, {writedata_i[361] r_data[1]_i_1__44/I0}, {readdata_o[360] r_data[1]_i_1__44/I1}, {load_i[45] r_data[1]_i_1__44/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__45 - 
nets: {r_data[1]_i_1__45_n_0 r_data[1]_i_1__45/O}, {writedata_i[369] r_data[1]_i_1__45/I0}, {readdata_o[368] r_data[1]_i_1__45/I1}, {load_i[46] r_data[1]_i_1__45/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__46 - 
nets: {r_data[1]_i_1__46_n_0 r_data[1]_i_1__46/O}, {writedata_i[377] r_data[1]_i_1__46/I0}, {readdata_o[376] r_data[1]_i_1__46/I1}, {load_i[47] r_data[1]_i_1__46/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__47 - 
nets: {r_data[1]_i_1__47_n_0 r_data[1]_i_1__47/O}, {writedata_i[385] r_data[1]_i_1__47/I0}, {readdata_o[384] r_data[1]_i_1__47/I1}, {load_i[48] r_data[1]_i_1__47/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__5 - 
nets: {r_data[1]_i_1__5_n_0 r_data[1]_i_1__5/O}, {writedata_i[49] r_data[1]_i_1__5/I0}, {readdata_o[48] r_data[1]_i_1__5/I1}, {load_i[6] r_data[1]_i_1__5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__6 - 
nets: {r_data[1]_i_1__6_n_0 r_data[1]_i_1__6/O}, {writedata_i[57] r_data[1]_i_1__6/I0}, {readdata_o[56] r_data[1]_i_1__6/I1}, {load_i[7] r_data[1]_i_1__6/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__7 - 
nets: {r_data[1]_i_1__7_n_0 r_data[1]_i_1__7/O}, {writedata_i[65] r_data[1]_i_1__7/I0}, {readdata_o[64] r_data[1]_i_1__7/I1}, {load_i[8] r_data[1]_i_1__7/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__8 - 
nets: {r_data[1]_i_1__8_n_0 r_data[1]_i_1__8/O}, {writedata_i[73] r_data[1]_i_1__8/I0}, {readdata_o[72] r_data[1]_i_1__8/I1}, {load_i[9] r_data[1]_i_1__8/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[1]_i_1__9 - 
nets: {r_data[1]_i_1__9_n_0 r_data[1]_i_1__9/O}, {writedata_i[81] r_data[1]_i_1__9/I0}, {readdata_o[80] r_data[1]_i_1__9/I1}, {load_i[10] r_data[1]_i_1__9/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1 - 
nets: {r_data[2]_i_1_n_0 r_data[2]_i_1/O}, {writedata_i[2] r_data[2]_i_1/I0}, {readdata_o[1] r_data[2]_i_1/I1}, {load_i[0] r_data[2]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__0 - 
nets: {r_data[2]_i_1__0_n_0 r_data[2]_i_1__0/O}, {writedata_i[10] r_data[2]_i_1__0/I0}, {readdata_o[9] r_data[2]_i_1__0/I1}, {load_i[1] r_data[2]_i_1__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__1 - 
nets: {r_data[2]_i_1__1_n_0 r_data[2]_i_1__1/O}, {writedata_i[18] r_data[2]_i_1__1/I0}, {readdata_o[17] r_data[2]_i_1__1/I1}, {load_i[2] r_data[2]_i_1__1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__10 - 
nets: {r_data[2]_i_1__10_n_0 r_data[2]_i_1__10/O}, {writedata_i[90] r_data[2]_i_1__10/I0}, {readdata_o[89] r_data[2]_i_1__10/I1}, {load_i[11] r_data[2]_i_1__10/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__11 - 
nets: {r_data[2]_i_1__11_n_0 r_data[2]_i_1__11/O}, {writedata_i[98] r_data[2]_i_1__11/I0}, {readdata_o[97] r_data[2]_i_1__11/I1}, {load_i[12] r_data[2]_i_1__11/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__12 - 
nets: {r_data[2]_i_1__12_n_0 r_data[2]_i_1__12/O}, {writedata_i[106] r_data[2]_i_1__12/I0}, {readdata_o[105] r_data[2]_i_1__12/I1}, {load_i[13] r_data[2]_i_1__12/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__13 - 
nets: {r_data[2]_i_1__13_n_0 r_data[2]_i_1__13/O}, {writedata_i[114] r_data[2]_i_1__13/I0}, {readdata_o[113] r_data[2]_i_1__13/I1}, {load_i[14] r_data[2]_i_1__13/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__14 - 
nets: {r_data[2]_i_1__14_n_0 r_data[2]_i_1__14/O}, {writedata_i[122] r_data[2]_i_1__14/I0}, {readdata_o[121] r_data[2]_i_1__14/I1}, {load_i[15] r_data[2]_i_1__14/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__15 - 
nets: {r_data[2]_i_1__15_n_0 r_data[2]_i_1__15/O}, {writedata_i[130] r_data[2]_i_1__15/I0}, {readdata_o[129] r_data[2]_i_1__15/I1}, {load_i[16] r_data[2]_i_1__15/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__16 - 
nets: {r_data[2]_i_1__16_n_0 r_data[2]_i_1__16/O}, {writedata_i[138] r_data[2]_i_1__16/I0}, {readdata_o[137] r_data[2]_i_1__16/I1}, {load_i[17] r_data[2]_i_1__16/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__17 - 
nets: {r_data[2]_i_1__17_n_0 r_data[2]_i_1__17/O}, {writedata_i[146] r_data[2]_i_1__17/I0}, {readdata_o[145] r_data[2]_i_1__17/I1}, {load_i[18] r_data[2]_i_1__17/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__18 - 
nets: {r_data[2]_i_1__18_n_0 r_data[2]_i_1__18/O}, {writedata_i[154] r_data[2]_i_1__18/I0}, {readdata_o[153] r_data[2]_i_1__18/I1}, {load_i[19] r_data[2]_i_1__18/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__19 - 
nets: {r_data[2]_i_1__19_n_0 r_data[2]_i_1__19/O}, {writedata_i[162] r_data[2]_i_1__19/I0}, {readdata_o[161] r_data[2]_i_1__19/I1}, {load_i[20] r_data[2]_i_1__19/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__2 - 
nets: {r_data[2]_i_1__2_n_0 r_data[2]_i_1__2/O}, {writedata_i[26] r_data[2]_i_1__2/I0}, {readdata_o[25] r_data[2]_i_1__2/I1}, {load_i[3] r_data[2]_i_1__2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__20 - 
nets: {r_data[2]_i_1__20_n_0 r_data[2]_i_1__20/O}, {writedata_i[170] r_data[2]_i_1__20/I0}, {readdata_o[169] r_data[2]_i_1__20/I1}, {load_i[21] r_data[2]_i_1__20/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__21 - 
nets: {r_data[2]_i_1__21_n_0 r_data[2]_i_1__21/O}, {writedata_i[178] r_data[2]_i_1__21/I0}, {readdata_o[177] r_data[2]_i_1__21/I1}, {load_i[22] r_data[2]_i_1__21/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__22 - 
nets: {r_data[2]_i_1__22_n_0 r_data[2]_i_1__22/O}, {writedata_i[186] r_data[2]_i_1__22/I0}, {readdata_o[185] r_data[2]_i_1__22/I1}, {load_i[23] r_data[2]_i_1__22/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__23 - 
nets: {r_data[2]_i_1__23_n_0 r_data[2]_i_1__23/O}, {writedata_i[194] r_data[2]_i_1__23/I0}, {readdata_o[193] r_data[2]_i_1__23/I1}, {load_i[24] r_data[2]_i_1__23/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__24 - 
nets: {r_data[2]_i_1__24_n_0 r_data[2]_i_1__24/O}, {writedata_i[202] r_data[2]_i_1__24/I0}, {readdata_o[201] r_data[2]_i_1__24/I1}, {load_i[25] r_data[2]_i_1__24/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__25 - 
nets: {r_data[2]_i_1__25_n_0 r_data[2]_i_1__25/O}, {writedata_i[210] r_data[2]_i_1__25/I0}, {readdata_o[209] r_data[2]_i_1__25/I1}, {load_i[26] r_data[2]_i_1__25/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__26 - 
nets: {r_data[2]_i_1__26_n_0 r_data[2]_i_1__26/O}, {writedata_i[218] r_data[2]_i_1__26/I0}, {readdata_o[217] r_data[2]_i_1__26/I1}, {load_i[27] r_data[2]_i_1__26/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__27 - 
nets: {r_data[2]_i_1__27_n_0 r_data[2]_i_1__27/O}, {writedata_i[226] r_data[2]_i_1__27/I0}, {readdata_o[225] r_data[2]_i_1__27/I1}, {load_i[28] r_data[2]_i_1__27/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__28 - 
nets: {r_data[2]_i_1__28_n_0 r_data[2]_i_1__28/O}, {writedata_i[234] r_data[2]_i_1__28/I0}, {readdata_o[233] r_data[2]_i_1__28/I1}, {load_i[29] r_data[2]_i_1__28/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__29 - 
nets: {r_data[2]_i_1__29_n_0 r_data[2]_i_1__29/O}, {writedata_i[242] r_data[2]_i_1__29/I0}, {readdata_o[241] r_data[2]_i_1__29/I1}, {load_i[30] r_data[2]_i_1__29/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__3 - 
nets: {r_data[2]_i_1__3_n_0 r_data[2]_i_1__3/O}, {writedata_i[34] r_data[2]_i_1__3/I0}, {readdata_o[33] r_data[2]_i_1__3/I1}, {load_i[4] r_data[2]_i_1__3/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__30 - 
nets: {r_data[2]_i_1__30_n_0 r_data[2]_i_1__30/O}, {writedata_i[250] r_data[2]_i_1__30/I0}, {readdata_o[249] r_data[2]_i_1__30/I1}, {load_i[31] r_data[2]_i_1__30/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__31 - 
nets: {r_data[2]_i_1__31_n_0 r_data[2]_i_1__31/O}, {writedata_i[258] r_data[2]_i_1__31/I0}, {readdata_o[257] r_data[2]_i_1__31/I1}, {load_i[32] r_data[2]_i_1__31/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__32 - 
nets: {r_data[2]_i_1__32_n_0 r_data[2]_i_1__32/O}, {writedata_i[266] r_data[2]_i_1__32/I0}, {readdata_o[265] r_data[2]_i_1__32/I1}, {load_i[33] r_data[2]_i_1__32/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__33 - 
nets: {r_data[2]_i_1__33_n_0 r_data[2]_i_1__33/O}, {writedata_i[274] r_data[2]_i_1__33/I0}, {readdata_o[273] r_data[2]_i_1__33/I1}, {load_i[34] r_data[2]_i_1__33/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__34 - 
nets: {r_data[2]_i_1__34_n_0 r_data[2]_i_1__34/O}, {writedata_i[282] r_data[2]_i_1__34/I0}, {readdata_o[281] r_data[2]_i_1__34/I1}, {load_i[35] r_data[2]_i_1__34/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__35 - 
nets: {r_data[2]_i_1__35_n_0 r_data[2]_i_1__35/O}, {writedata_i[290] r_data[2]_i_1__35/I0}, {readdata_o[289] r_data[2]_i_1__35/I1}, {load_i[36] r_data[2]_i_1__35/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__36 - 
nets: {r_data[2]_i_1__36_n_0 r_data[2]_i_1__36/O}, {writedata_i[298] r_data[2]_i_1__36/I0}, {readdata_o[297] r_data[2]_i_1__36/I1}, {load_i[37] r_data[2]_i_1__36/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__37 - 
nets: {r_data[2]_i_1__37_n_0 r_data[2]_i_1__37/O}, {writedata_i[306] r_data[2]_i_1__37/I0}, {readdata_o[305] r_data[2]_i_1__37/I1}, {load_i[38] r_data[2]_i_1__37/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__38 - 
nets: {r_data[2]_i_1__38_n_0 r_data[2]_i_1__38/O}, {writedata_i[314] r_data[2]_i_1__38/I0}, {readdata_o[313] r_data[2]_i_1__38/I1}, {load_i[39] r_data[2]_i_1__38/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__39 - 
nets: {r_data[2]_i_1__39_n_0 r_data[2]_i_1__39/O}, {writedata_i[322] r_data[2]_i_1__39/I0}, {readdata_o[321] r_data[2]_i_1__39/I1}, {load_i[40] r_data[2]_i_1__39/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__4 - 
nets: {r_data[2]_i_1__4_n_0 r_data[2]_i_1__4/O}, {writedata_i[42] r_data[2]_i_1__4/I0}, {readdata_o[41] r_data[2]_i_1__4/I1}, {load_i[5] r_data[2]_i_1__4/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__40 - 
nets: {r_data[2]_i_1__40_n_0 r_data[2]_i_1__40/O}, {writedata_i[330] r_data[2]_i_1__40/I0}, {readdata_o[329] r_data[2]_i_1__40/I1}, {load_i[41] r_data[2]_i_1__40/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__41 - 
nets: {r_data[2]_i_1__41_n_0 r_data[2]_i_1__41/O}, {writedata_i[338] r_data[2]_i_1__41/I0}, {readdata_o[337] r_data[2]_i_1__41/I1}, {load_i[42] r_data[2]_i_1__41/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__42 - 
nets: {r_data[2]_i_1__42_n_0 r_data[2]_i_1__42/O}, {writedata_i[346] r_data[2]_i_1__42/I0}, {readdata_o[345] r_data[2]_i_1__42/I1}, {load_i[43] r_data[2]_i_1__42/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__43 - 
nets: {r_data[2]_i_1__43_n_0 r_data[2]_i_1__43/O}, {writedata_i[354] r_data[2]_i_1__43/I0}, {readdata_o[353] r_data[2]_i_1__43/I1}, {load_i[44] r_data[2]_i_1__43/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__44 - 
nets: {r_data[2]_i_1__44_n_0 r_data[2]_i_1__44/O}, {writedata_i[362] r_data[2]_i_1__44/I0}, {readdata_o[361] r_data[2]_i_1__44/I1}, {load_i[45] r_data[2]_i_1__44/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__45 - 
nets: {r_data[2]_i_1__45_n_0 r_data[2]_i_1__45/O}, {writedata_i[370] r_data[2]_i_1__45/I0}, {readdata_o[369] r_data[2]_i_1__45/I1}, {load_i[46] r_data[2]_i_1__45/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__46 - 
nets: {r_data[2]_i_1__46_n_0 r_data[2]_i_1__46/O}, {writedata_i[378] r_data[2]_i_1__46/I0}, {readdata_o[377] r_data[2]_i_1__46/I1}, {load_i[47] r_data[2]_i_1__46/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__47 - 
nets: {r_data[2]_i_1__47_n_0 r_data[2]_i_1__47/O}, {writedata_i[386] r_data[2]_i_1__47/I0}, {readdata_o[385] r_data[2]_i_1__47/I1}, {load_i[48] r_data[2]_i_1__47/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__5 - 
nets: {r_data[2]_i_1__5_n_0 r_data[2]_i_1__5/O}, {writedata_i[50] r_data[2]_i_1__5/I0}, {readdata_o[49] r_data[2]_i_1__5/I1}, {load_i[6] r_data[2]_i_1__5/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__6 - 
nets: {r_data[2]_i_1__6_n_0 r_data[2]_i_1__6/O}, {writedata_i[58] r_data[2]_i_1__6/I0}, {readdata_o[57] r_data[2]_i_1__6/I1}, {load_i[7] r_data[2]_i_1__6/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__7 - 
nets: {r_data[2]_i_1__7_n_0 r_data[2]_i_1__7/O}, {writedata_i[66] r_data[2]_i_1__7/I0}, {readdata_o[65] r_data[2]_i_1__7/I1}, {load_i[8] r_data[2]_i_1__7/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__8 - 
nets: {r_data[2]_i_1__8_n_0 r_data[2]_i_1__8/O}, {writedata_i[74] r_data[2]_i_1__8/I0}, {readdata_o[73] r_data[2]_i_1__8/I1}, {load_i[9] r_data[2]_i_1__8/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[2]_i_1__9 - 
nets: {r_data[2]_i_1__9_n_0 r_data[2]_i_1__9/O}, {writedata_i[82] r_data[2]_i_1__9/I0}, {readdata_o[81] r_data[2]_i_1__9/I1}, {load_i[10] r_data[2]_i_1__9/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1 - 
nets: {r_data[3]_i_1_n_0 r_data[3]_i_1/O}, {writedata_i[3] r_data[3]_i_1/I0}, {readdata_o[2] r_data[3]_i_1/I1}, {load_i[0] r_data[3]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__0 - 
nets: {r_data[3]_i_1__0_n_0 r_data[3]_i_1__0/O}, {writedata_i[11] r_data[3]_i_1__0/I0}, {readdata_o[10] r_data[3]_i_1__0/I1}, {load_i[1] r_data[3]_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__1 - 
nets: {r_data[3]_i_1__1_n_0 r_data[3]_i_1__1/O}, {writedata_i[19] r_data[3]_i_1__1/I0}, {readdata_o[18] r_data[3]_i_1__1/I1}, {load_i[2] r_data[3]_i_1__1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__10 - 
nets: {r_data[3]_i_1__10_n_0 r_data[3]_i_1__10/O}, {writedata_i[91] r_data[3]_i_1__10/I0}, {readdata_o[90] r_data[3]_i_1__10/I1}, {load_i[11] r_data[3]_i_1__10/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__11 - 
nets: {r_data[3]_i_1__11_n_0 r_data[3]_i_1__11/O}, {writedata_i[99] r_data[3]_i_1__11/I0}, {readdata_o[98] r_data[3]_i_1__11/I1}, {load_i[12] r_data[3]_i_1__11/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__12 - 
nets: {r_data[3]_i_1__12_n_0 r_data[3]_i_1__12/O}, {writedata_i[107] r_data[3]_i_1__12/I0}, {readdata_o[106] r_data[3]_i_1__12/I1}, {load_i[13] r_data[3]_i_1__12/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__13 - 
nets: {r_data[3]_i_1__13_n_0 r_data[3]_i_1__13/O}, {writedata_i[115] r_data[3]_i_1__13/I0}, {readdata_o[114] r_data[3]_i_1__13/I1}, {load_i[14] r_data[3]_i_1__13/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__14 - 
nets: {r_data[3]_i_1__14_n_0 r_data[3]_i_1__14/O}, {writedata_i[123] r_data[3]_i_1__14/I0}, {readdata_o[122] r_data[3]_i_1__14/I1}, {load_i[15] r_data[3]_i_1__14/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__15 - 
nets: {r_data[3]_i_1__15_n_0 r_data[3]_i_1__15/O}, {writedata_i[131] r_data[3]_i_1__15/I0}, {readdata_o[130] r_data[3]_i_1__15/I1}, {load_i[16] r_data[3]_i_1__15/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__16 - 
nets: {r_data[3]_i_1__16_n_0 r_data[3]_i_1__16/O}, {writedata_i[139] r_data[3]_i_1__16/I0}, {readdata_o[138] r_data[3]_i_1__16/I1}, {load_i[17] r_data[3]_i_1__16/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__17 - 
nets: {r_data[3]_i_1__17_n_0 r_data[3]_i_1__17/O}, {writedata_i[147] r_data[3]_i_1__17/I0}, {readdata_o[146] r_data[3]_i_1__17/I1}, {load_i[18] r_data[3]_i_1__17/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__18 - 
nets: {r_data[3]_i_1__18_n_0 r_data[3]_i_1__18/O}, {writedata_i[155] r_data[3]_i_1__18/I0}, {readdata_o[154] r_data[3]_i_1__18/I1}, {load_i[19] r_data[3]_i_1__18/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__19 - 
nets: {r_data[3]_i_1__19_n_0 r_data[3]_i_1__19/O}, {writedata_i[163] r_data[3]_i_1__19/I0}, {readdata_o[162] r_data[3]_i_1__19/I1}, {load_i[20] r_data[3]_i_1__19/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__2 - 
nets: {r_data[3]_i_1__2_n_0 r_data[3]_i_1__2/O}, {writedata_i[27] r_data[3]_i_1__2/I0}, {readdata_o[26] r_data[3]_i_1__2/I1}, {load_i[3] r_data[3]_i_1__2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__20 - 
nets: {r_data[3]_i_1__20_n_0 r_data[3]_i_1__20/O}, {writedata_i[171] r_data[3]_i_1__20/I0}, {readdata_o[170] r_data[3]_i_1__20/I1}, {load_i[21] r_data[3]_i_1__20/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__21 - 
nets: {r_data[3]_i_1__21_n_0 r_data[3]_i_1__21/O}, {writedata_i[179] r_data[3]_i_1__21/I0}, {readdata_o[178] r_data[3]_i_1__21/I1}, {load_i[22] r_data[3]_i_1__21/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__22 - 
nets: {r_data[3]_i_1__22_n_0 r_data[3]_i_1__22/O}, {writedata_i[187] r_data[3]_i_1__22/I0}, {readdata_o[186] r_data[3]_i_1__22/I1}, {load_i[23] r_data[3]_i_1__22/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__23 - 
nets: {r_data[3]_i_1__23_n_0 r_data[3]_i_1__23/O}, {writedata_i[195] r_data[3]_i_1__23/I0}, {readdata_o[194] r_data[3]_i_1__23/I1}, {load_i[24] r_data[3]_i_1__23/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__24 - 
nets: {r_data[3]_i_1__24_n_0 r_data[3]_i_1__24/O}, {writedata_i[203] r_data[3]_i_1__24/I0}, {readdata_o[202] r_data[3]_i_1__24/I1}, {load_i[25] r_data[3]_i_1__24/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__25 - 
nets: {r_data[3]_i_1__25_n_0 r_data[3]_i_1__25/O}, {writedata_i[211] r_data[3]_i_1__25/I0}, {readdata_o[210] r_data[3]_i_1__25/I1}, {load_i[26] r_data[3]_i_1__25/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__26 - 
nets: {r_data[3]_i_1__26_n_0 r_data[3]_i_1__26/O}, {writedata_i[219] r_data[3]_i_1__26/I0}, {readdata_o[218] r_data[3]_i_1__26/I1}, {load_i[27] r_data[3]_i_1__26/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__27 - 
nets: {r_data[3]_i_1__27_n_0 r_data[3]_i_1__27/O}, {writedata_i[227] r_data[3]_i_1__27/I0}, {readdata_o[226] r_data[3]_i_1__27/I1}, {load_i[28] r_data[3]_i_1__27/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__28 - 
nets: {r_data[3]_i_1__28_n_0 r_data[3]_i_1__28/O}, {writedata_i[235] r_data[3]_i_1__28/I0}, {readdata_o[234] r_data[3]_i_1__28/I1}, {load_i[29] r_data[3]_i_1__28/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__29 - 
nets: {r_data[3]_i_1__29_n_0 r_data[3]_i_1__29/O}, {writedata_i[243] r_data[3]_i_1__29/I0}, {readdata_o[242] r_data[3]_i_1__29/I1}, {load_i[30] r_data[3]_i_1__29/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__3 - 
nets: {r_data[3]_i_1__3_n_0 r_data[3]_i_1__3/O}, {writedata_i[35] r_data[3]_i_1__3/I0}, {readdata_o[34] r_data[3]_i_1__3/I1}, {load_i[4] r_data[3]_i_1__3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__30 - 
nets: {r_data[3]_i_1__30_n_0 r_data[3]_i_1__30/O}, {writedata_i[251] r_data[3]_i_1__30/I0}, {readdata_o[250] r_data[3]_i_1__30/I1}, {load_i[31] r_data[3]_i_1__30/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__31 - 
nets: {r_data[3]_i_1__31_n_0 r_data[3]_i_1__31/O}, {writedata_i[259] r_data[3]_i_1__31/I0}, {readdata_o[258] r_data[3]_i_1__31/I1}, {load_i[32] r_data[3]_i_1__31/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__32 - 
nets: {r_data[3]_i_1__32_n_0 r_data[3]_i_1__32/O}, {writedata_i[267] r_data[3]_i_1__32/I0}, {readdata_o[266] r_data[3]_i_1__32/I1}, {load_i[33] r_data[3]_i_1__32/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__33 - 
nets: {r_data[3]_i_1__33_n_0 r_data[3]_i_1__33/O}, {writedata_i[275] r_data[3]_i_1__33/I0}, {readdata_o[274] r_data[3]_i_1__33/I1}, {load_i[34] r_data[3]_i_1__33/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__34 - 
nets: {r_data[3]_i_1__34_n_0 r_data[3]_i_1__34/O}, {writedata_i[283] r_data[3]_i_1__34/I0}, {readdata_o[282] r_data[3]_i_1__34/I1}, {load_i[35] r_data[3]_i_1__34/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__35 - 
nets: {r_data[3]_i_1__35_n_0 r_data[3]_i_1__35/O}, {writedata_i[291] r_data[3]_i_1__35/I0}, {readdata_o[290] r_data[3]_i_1__35/I1}, {load_i[36] r_data[3]_i_1__35/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__36 - 
nets: {r_data[3]_i_1__36_n_0 r_data[3]_i_1__36/O}, {writedata_i[299] r_data[3]_i_1__36/I0}, {readdata_o[298] r_data[3]_i_1__36/I1}, {load_i[37] r_data[3]_i_1__36/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__37 - 
nets: {r_data[3]_i_1__37_n_0 r_data[3]_i_1__37/O}, {writedata_i[307] r_data[3]_i_1__37/I0}, {readdata_o[306] r_data[3]_i_1__37/I1}, {load_i[38] r_data[3]_i_1__37/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__38 - 
nets: {r_data[3]_i_1__38_n_0 r_data[3]_i_1__38/O}, {writedata_i[315] r_data[3]_i_1__38/I0}, {readdata_o[314] r_data[3]_i_1__38/I1}, {load_i[39] r_data[3]_i_1__38/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__39 - 
nets: {r_data[3]_i_1__39_n_0 r_data[3]_i_1__39/O}, {writedata_i[323] r_data[3]_i_1__39/I0}, {readdata_o[322] r_data[3]_i_1__39/I1}, {load_i[40] r_data[3]_i_1__39/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__4 - 
nets: {r_data[3]_i_1__4_n_0 r_data[3]_i_1__4/O}, {writedata_i[43] r_data[3]_i_1__4/I0}, {readdata_o[42] r_data[3]_i_1__4/I1}, {load_i[5] r_data[3]_i_1__4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__40 - 
nets: {r_data[3]_i_1__40_n_0 r_data[3]_i_1__40/O}, {writedata_i[331] r_data[3]_i_1__40/I0}, {readdata_o[330] r_data[3]_i_1__40/I1}, {load_i[41] r_data[3]_i_1__40/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__41 - 
nets: {r_data[3]_i_1__41_n_0 r_data[3]_i_1__41/O}, {writedata_i[339] r_data[3]_i_1__41/I0}, {readdata_o[338] r_data[3]_i_1__41/I1}, {load_i[42] r_data[3]_i_1__41/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__42 - 
nets: {r_data[3]_i_1__42_n_0 r_data[3]_i_1__42/O}, {writedata_i[347] r_data[3]_i_1__42/I0}, {readdata_o[346] r_data[3]_i_1__42/I1}, {load_i[43] r_data[3]_i_1__42/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__43 - 
nets: {r_data[3]_i_1__43_n_0 r_data[3]_i_1__43/O}, {writedata_i[355] r_data[3]_i_1__43/I0}, {readdata_o[354] r_data[3]_i_1__43/I1}, {load_i[44] r_data[3]_i_1__43/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__44 - 
nets: {r_data[3]_i_1__44_n_0 r_data[3]_i_1__44/O}, {writedata_i[363] r_data[3]_i_1__44/I0}, {readdata_o[362] r_data[3]_i_1__44/I1}, {load_i[45] r_data[3]_i_1__44/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__45 - 
nets: {r_data[3]_i_1__45_n_0 r_data[3]_i_1__45/O}, {writedata_i[371] r_data[3]_i_1__45/I0}, {readdata_o[370] r_data[3]_i_1__45/I1}, {load_i[46] r_data[3]_i_1__45/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__46 - 
nets: {r_data[3]_i_1__46_n_0 r_data[3]_i_1__46/O}, {writedata_i[379] r_data[3]_i_1__46/I0}, {readdata_o[378] r_data[3]_i_1__46/I1}, {load_i[47] r_data[3]_i_1__46/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__47 - 
nets: {r_data[3]_i_1__47_n_0 r_data[3]_i_1__47/O}, {writedata_i[387] r_data[3]_i_1__47/I0}, {readdata_o[386] r_data[3]_i_1__47/I1}, {load_i[48] r_data[3]_i_1__47/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__5 - 
nets: {r_data[3]_i_1__5_n_0 r_data[3]_i_1__5/O}, {writedata_i[51] r_data[3]_i_1__5/I0}, {readdata_o[50] r_data[3]_i_1__5/I1}, {load_i[6] r_data[3]_i_1__5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__6 - 
nets: {r_data[3]_i_1__6_n_0 r_data[3]_i_1__6/O}, {writedata_i[59] r_data[3]_i_1__6/I0}, {readdata_o[58] r_data[3]_i_1__6/I1}, {load_i[7] r_data[3]_i_1__6/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__7 - 
nets: {r_data[3]_i_1__7_n_0 r_data[3]_i_1__7/O}, {writedata_i[67] r_data[3]_i_1__7/I0}, {readdata_o[66] r_data[3]_i_1__7/I1}, {load_i[8] r_data[3]_i_1__7/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__8 - 
nets: {r_data[3]_i_1__8_n_0 r_data[3]_i_1__8/O}, {writedata_i[75] r_data[3]_i_1__8/I0}, {readdata_o[74] r_data[3]_i_1__8/I1}, {load_i[9] r_data[3]_i_1__8/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[3]_i_1__9 - 
nets: {r_data[3]_i_1__9_n_0 r_data[3]_i_1__9/O}, {writedata_i[83] r_data[3]_i_1__9/I0}, {readdata_o[82] r_data[3]_i_1__9/I1}, {load_i[10] r_data[3]_i_1__9/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1 - 
nets: {r_data[4]_i_1_n_0 r_data[4]_i_1/O}, {writedata_i[4] r_data[4]_i_1/I0}, {readdata_o[3] r_data[4]_i_1/I1}, {load_i[0] r_data[4]_i_1/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__0 - 
nets: {r_data[4]_i_1__0_n_0 r_data[4]_i_1__0/O}, {writedata_i[12] r_data[4]_i_1__0/I0}, {readdata_o[11] r_data[4]_i_1__0/I1}, {load_i[1] r_data[4]_i_1__0/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__1 - 
nets: {r_data[4]_i_1__1_n_0 r_data[4]_i_1__1/O}, {writedata_i[20] r_data[4]_i_1__1/I0}, {readdata_o[19] r_data[4]_i_1__1/I1}, {load_i[2] r_data[4]_i_1__1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__10 - 
nets: {r_data[4]_i_1__10_n_0 r_data[4]_i_1__10/O}, {writedata_i[92] r_data[4]_i_1__10/I0}, {readdata_o[91] r_data[4]_i_1__10/I1}, {load_i[11] r_data[4]_i_1__10/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__11 - 
nets: {r_data[4]_i_1__11_n_0 r_data[4]_i_1__11/O}, {writedata_i[100] r_data[4]_i_1__11/I0}, {readdata_o[99] r_data[4]_i_1__11/I1}, {load_i[12] r_data[4]_i_1__11/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__12 - 
nets: {r_data[4]_i_1__12_n_0 r_data[4]_i_1__12/O}, {writedata_i[108] r_data[4]_i_1__12/I0}, {readdata_o[107] r_data[4]_i_1__12/I1}, {load_i[13] r_data[4]_i_1__12/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__13 - 
nets: {r_data[4]_i_1__13_n_0 r_data[4]_i_1__13/O}, {writedata_i[116] r_data[4]_i_1__13/I0}, {readdata_o[115] r_data[4]_i_1__13/I1}, {load_i[14] r_data[4]_i_1__13/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__14 - 
nets: {r_data[4]_i_1__14_n_0 r_data[4]_i_1__14/O}, {writedata_i[124] r_data[4]_i_1__14/I0}, {readdata_o[123] r_data[4]_i_1__14/I1}, {load_i[15] r_data[4]_i_1__14/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__15 - 
nets: {r_data[4]_i_1__15_n_0 r_data[4]_i_1__15/O}, {writedata_i[132] r_data[4]_i_1__15/I0}, {readdata_o[131] r_data[4]_i_1__15/I1}, {load_i[16] r_data[4]_i_1__15/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__16 - 
nets: {r_data[4]_i_1__16_n_0 r_data[4]_i_1__16/O}, {writedata_i[140] r_data[4]_i_1__16/I0}, {readdata_o[139] r_data[4]_i_1__16/I1}, {load_i[17] r_data[4]_i_1__16/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__17 - 
nets: {r_data[4]_i_1__17_n_0 r_data[4]_i_1__17/O}, {writedata_i[148] r_data[4]_i_1__17/I0}, {readdata_o[147] r_data[4]_i_1__17/I1}, {load_i[18] r_data[4]_i_1__17/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__18 - 
nets: {r_data[4]_i_1__18_n_0 r_data[4]_i_1__18/O}, {writedata_i[156] r_data[4]_i_1__18/I0}, {readdata_o[155] r_data[4]_i_1__18/I1}, {load_i[19] r_data[4]_i_1__18/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__19 - 
nets: {r_data[4]_i_1__19_n_0 r_data[4]_i_1__19/O}, {writedata_i[164] r_data[4]_i_1__19/I0}, {readdata_o[163] r_data[4]_i_1__19/I1}, {load_i[20] r_data[4]_i_1__19/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__2 - 
nets: {r_data[4]_i_1__2_n_0 r_data[4]_i_1__2/O}, {writedata_i[28] r_data[4]_i_1__2/I0}, {readdata_o[27] r_data[4]_i_1__2/I1}, {load_i[3] r_data[4]_i_1__2/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__20 - 
nets: {r_data[4]_i_1__20_n_0 r_data[4]_i_1__20/O}, {writedata_i[172] r_data[4]_i_1__20/I0}, {readdata_o[171] r_data[4]_i_1__20/I1}, {load_i[21] r_data[4]_i_1__20/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__21 - 
nets: {r_data[4]_i_1__21_n_0 r_data[4]_i_1__21/O}, {writedata_i[180] r_data[4]_i_1__21/I0}, {readdata_o[179] r_data[4]_i_1__21/I1}, {load_i[22] r_data[4]_i_1__21/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__22 - 
nets: {r_data[4]_i_1__22_n_0 r_data[4]_i_1__22/O}, {writedata_i[188] r_data[4]_i_1__22/I0}, {readdata_o[187] r_data[4]_i_1__22/I1}, {load_i[23] r_data[4]_i_1__22/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__23 - 
nets: {r_data[4]_i_1__23_n_0 r_data[4]_i_1__23/O}, {writedata_i[196] r_data[4]_i_1__23/I0}, {readdata_o[195] r_data[4]_i_1__23/I1}, {load_i[24] r_data[4]_i_1__23/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__24 - 
nets: {r_data[4]_i_1__24_n_0 r_data[4]_i_1__24/O}, {writedata_i[204] r_data[4]_i_1__24/I0}, {readdata_o[203] r_data[4]_i_1__24/I1}, {load_i[25] r_data[4]_i_1__24/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__25 - 
nets: {r_data[4]_i_1__25_n_0 r_data[4]_i_1__25/O}, {writedata_i[212] r_data[4]_i_1__25/I0}, {readdata_o[211] r_data[4]_i_1__25/I1}, {load_i[26] r_data[4]_i_1__25/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__26 - 
nets: {r_data[4]_i_1__26_n_0 r_data[4]_i_1__26/O}, {writedata_i[220] r_data[4]_i_1__26/I0}, {readdata_o[219] r_data[4]_i_1__26/I1}, {load_i[27] r_data[4]_i_1__26/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__27 - 
nets: {r_data[4]_i_1__27_n_0 r_data[4]_i_1__27/O}, {writedata_i[228] r_data[4]_i_1__27/I0}, {readdata_o[227] r_data[4]_i_1__27/I1}, {load_i[28] r_data[4]_i_1__27/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__28 - 
nets: {r_data[4]_i_1__28_n_0 r_data[4]_i_1__28/O}, {writedata_i[236] r_data[4]_i_1__28/I0}, {readdata_o[235] r_data[4]_i_1__28/I1}, {load_i[29] r_data[4]_i_1__28/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__29 - 
nets: {r_data[4]_i_1__29_n_0 r_data[4]_i_1__29/O}, {writedata_i[244] r_data[4]_i_1__29/I0}, {readdata_o[243] r_data[4]_i_1__29/I1}, {load_i[30] r_data[4]_i_1__29/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__3 - 
nets: {r_data[4]_i_1__3_n_0 r_data[4]_i_1__3/O}, {writedata_i[36] r_data[4]_i_1__3/I0}, {readdata_o[35] r_data[4]_i_1__3/I1}, {load_i[4] r_data[4]_i_1__3/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__30 - 
nets: {r_data[4]_i_1__30_n_0 r_data[4]_i_1__30/O}, {writedata_i[252] r_data[4]_i_1__30/I0}, {readdata_o[251] r_data[4]_i_1__30/I1}, {load_i[31] r_data[4]_i_1__30/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__31 - 
nets: {r_data[4]_i_1__31_n_0 r_data[4]_i_1__31/O}, {writedata_i[260] r_data[4]_i_1__31/I0}, {readdata_o[259] r_data[4]_i_1__31/I1}, {load_i[32] r_data[4]_i_1__31/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__32 - 
nets: {r_data[4]_i_1__32_n_0 r_data[4]_i_1__32/O}, {writedata_i[268] r_data[4]_i_1__32/I0}, {readdata_o[267] r_data[4]_i_1__32/I1}, {load_i[33] r_data[4]_i_1__32/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__33 - 
nets: {r_data[4]_i_1__33_n_0 r_data[4]_i_1__33/O}, {writedata_i[276] r_data[4]_i_1__33/I0}, {readdata_o[275] r_data[4]_i_1__33/I1}, {load_i[34] r_data[4]_i_1__33/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__34 - 
nets: {r_data[4]_i_1__34_n_0 r_data[4]_i_1__34/O}, {writedata_i[284] r_data[4]_i_1__34/I0}, {readdata_o[283] r_data[4]_i_1__34/I1}, {load_i[35] r_data[4]_i_1__34/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__35 - 
nets: {r_data[4]_i_1__35_n_0 r_data[4]_i_1__35/O}, {writedata_i[292] r_data[4]_i_1__35/I0}, {readdata_o[291] r_data[4]_i_1__35/I1}, {load_i[36] r_data[4]_i_1__35/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__36 - 
nets: {r_data[4]_i_1__36_n_0 r_data[4]_i_1__36/O}, {writedata_i[300] r_data[4]_i_1__36/I0}, {readdata_o[299] r_data[4]_i_1__36/I1}, {load_i[37] r_data[4]_i_1__36/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__37 - 
nets: {r_data[4]_i_1__37_n_0 r_data[4]_i_1__37/O}, {writedata_i[308] r_data[4]_i_1__37/I0}, {readdata_o[307] r_data[4]_i_1__37/I1}, {load_i[38] r_data[4]_i_1__37/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__38 - 
nets: {r_data[4]_i_1__38_n_0 r_data[4]_i_1__38/O}, {writedata_i[316] r_data[4]_i_1__38/I0}, {readdata_o[315] r_data[4]_i_1__38/I1}, {load_i[39] r_data[4]_i_1__38/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__39 - 
nets: {r_data[4]_i_1__39_n_0 r_data[4]_i_1__39/O}, {writedata_i[324] r_data[4]_i_1__39/I0}, {readdata_o[323] r_data[4]_i_1__39/I1}, {load_i[40] r_data[4]_i_1__39/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__4 - 
nets: {r_data[4]_i_1__4_n_0 r_data[4]_i_1__4/O}, {writedata_i[44] r_data[4]_i_1__4/I0}, {readdata_o[43] r_data[4]_i_1__4/I1}, {load_i[5] r_data[4]_i_1__4/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__40 - 
nets: {r_data[4]_i_1__40_n_0 r_data[4]_i_1__40/O}, {writedata_i[332] r_data[4]_i_1__40/I0}, {readdata_o[331] r_data[4]_i_1__40/I1}, {load_i[41] r_data[4]_i_1__40/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__41 - 
nets: {r_data[4]_i_1__41_n_0 r_data[4]_i_1__41/O}, {writedata_i[340] r_data[4]_i_1__41/I0}, {readdata_o[339] r_data[4]_i_1__41/I1}, {load_i[42] r_data[4]_i_1__41/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__42 - 
nets: {r_data[4]_i_1__42_n_0 r_data[4]_i_1__42/O}, {writedata_i[348] r_data[4]_i_1__42/I0}, {readdata_o[347] r_data[4]_i_1__42/I1}, {load_i[43] r_data[4]_i_1__42/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__43 - 
nets: {r_data[4]_i_1__43_n_0 r_data[4]_i_1__43/O}, {writedata_i[356] r_data[4]_i_1__43/I0}, {readdata_o[355] r_data[4]_i_1__43/I1}, {load_i[44] r_data[4]_i_1__43/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__44 - 
nets: {r_data[4]_i_1__44_n_0 r_data[4]_i_1__44/O}, {writedata_i[364] r_data[4]_i_1__44/I0}, {readdata_o[363] r_data[4]_i_1__44/I1}, {load_i[45] r_data[4]_i_1__44/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__45 - 
nets: {r_data[4]_i_1__45_n_0 r_data[4]_i_1__45/O}, {writedata_i[372] r_data[4]_i_1__45/I0}, {readdata_o[371] r_data[4]_i_1__45/I1}, {load_i[46] r_data[4]_i_1__45/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__46 - 
nets: {r_data[4]_i_1__46_n_0 r_data[4]_i_1__46/O}, {writedata_i[380] r_data[4]_i_1__46/I0}, {readdata_o[379] r_data[4]_i_1__46/I1}, {load_i[47] r_data[4]_i_1__46/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__47 - 
nets: {r_data[4]_i_1__47_n_0 r_data[4]_i_1__47/O}, {writedata_i[388] r_data[4]_i_1__47/I0}, {readdata_o[387] r_data[4]_i_1__47/I1}, {load_i[48] r_data[4]_i_1__47/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__5 - 
nets: {r_data[4]_i_1__5_n_0 r_data[4]_i_1__5/O}, {writedata_i[52] r_data[4]_i_1__5/I0}, {readdata_o[51] r_data[4]_i_1__5/I1}, {load_i[6] r_data[4]_i_1__5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__6 - 
nets: {r_data[4]_i_1__6_n_0 r_data[4]_i_1__6/O}, {writedata_i[60] r_data[4]_i_1__6/I0}, {readdata_o[59] r_data[4]_i_1__6/I1}, {load_i[7] r_data[4]_i_1__6/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__7 - 
nets: {r_data[4]_i_1__7_n_0 r_data[4]_i_1__7/O}, {writedata_i[68] r_data[4]_i_1__7/I0}, {readdata_o[67] r_data[4]_i_1__7/I1}, {load_i[8] r_data[4]_i_1__7/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__8 - 
nets: {r_data[4]_i_1__8_n_0 r_data[4]_i_1__8/O}, {writedata_i[76] r_data[4]_i_1__8/I0}, {readdata_o[75] r_data[4]_i_1__8/I1}, {load_i[9] r_data[4]_i_1__8/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[4]_i_1__9 - 
nets: {r_data[4]_i_1__9_n_0 r_data[4]_i_1__9/O}, {writedata_i[84] r_data[4]_i_1__9/I0}, {readdata_o[83] r_data[4]_i_1__9/I1}, {load_i[10] r_data[4]_i_1__9/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X72Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1 - 
nets: {r_data[5]_i_1_n_0 r_data[5]_i_1/O}, {writedata_i[5] r_data[5]_i_1/I0}, {readdata_o[4] r_data[5]_i_1/I1}, {load_i[0] r_data[5]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__0 - 
nets: {r_data[5]_i_1__0_n_0 r_data[5]_i_1__0/O}, {writedata_i[13] r_data[5]_i_1__0/I0}, {readdata_o[12] r_data[5]_i_1__0/I1}, {load_i[1] r_data[5]_i_1__0/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__1 - 
nets: {r_data[5]_i_1__1_n_0 r_data[5]_i_1__1/O}, {writedata_i[21] r_data[5]_i_1__1/I0}, {readdata_o[20] r_data[5]_i_1__1/I1}, {load_i[2] r_data[5]_i_1__1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__10 - 
nets: {r_data[5]_i_1__10_n_0 r_data[5]_i_1__10/O}, {writedata_i[93] r_data[5]_i_1__10/I0}, {readdata_o[92] r_data[5]_i_1__10/I1}, {load_i[11] r_data[5]_i_1__10/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__11 - 
nets: {r_data[5]_i_1__11_n_0 r_data[5]_i_1__11/O}, {writedata_i[101] r_data[5]_i_1__11/I0}, {readdata_o[100] r_data[5]_i_1__11/I1}, {load_i[12] r_data[5]_i_1__11/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__12 - 
nets: {r_data[5]_i_1__12_n_0 r_data[5]_i_1__12/O}, {writedata_i[109] r_data[5]_i_1__12/I0}, {readdata_o[108] r_data[5]_i_1__12/I1}, {load_i[13] r_data[5]_i_1__12/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__13 - 
nets: {r_data[5]_i_1__13_n_0 r_data[5]_i_1__13/O}, {writedata_i[117] r_data[5]_i_1__13/I0}, {readdata_o[116] r_data[5]_i_1__13/I1}, {load_i[14] r_data[5]_i_1__13/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__14 - 
nets: {r_data[5]_i_1__14_n_0 r_data[5]_i_1__14/O}, {writedata_i[125] r_data[5]_i_1__14/I0}, {readdata_o[124] r_data[5]_i_1__14/I1}, {load_i[15] r_data[5]_i_1__14/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__15 - 
nets: {r_data[5]_i_1__15_n_0 r_data[5]_i_1__15/O}, {writedata_i[133] r_data[5]_i_1__15/I0}, {readdata_o[132] r_data[5]_i_1__15/I1}, {load_i[16] r_data[5]_i_1__15/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__16 - 
nets: {r_data[5]_i_1__16_n_0 r_data[5]_i_1__16/O}, {writedata_i[141] r_data[5]_i_1__16/I0}, {readdata_o[140] r_data[5]_i_1__16/I1}, {load_i[17] r_data[5]_i_1__16/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__17 - 
nets: {r_data[5]_i_1__17_n_0 r_data[5]_i_1__17/O}, {writedata_i[149] r_data[5]_i_1__17/I0}, {readdata_o[148] r_data[5]_i_1__17/I1}, {load_i[18] r_data[5]_i_1__17/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__18 - 
nets: {r_data[5]_i_1__18_n_0 r_data[5]_i_1__18/O}, {writedata_i[157] r_data[5]_i_1__18/I0}, {readdata_o[156] r_data[5]_i_1__18/I1}, {load_i[19] r_data[5]_i_1__18/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__19 - 
nets: {r_data[5]_i_1__19_n_0 r_data[5]_i_1__19/O}, {writedata_i[165] r_data[5]_i_1__19/I0}, {readdata_o[164] r_data[5]_i_1__19/I1}, {load_i[20] r_data[5]_i_1__19/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__2 - 
nets: {r_data[5]_i_1__2_n_0 r_data[5]_i_1__2/O}, {writedata_i[29] r_data[5]_i_1__2/I0}, {readdata_o[28] r_data[5]_i_1__2/I1}, {load_i[3] r_data[5]_i_1__2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__20 - 
nets: {r_data[5]_i_1__20_n_0 r_data[5]_i_1__20/O}, {writedata_i[173] r_data[5]_i_1__20/I0}, {readdata_o[172] r_data[5]_i_1__20/I1}, {load_i[21] r_data[5]_i_1__20/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__21 - 
nets: {r_data[5]_i_1__21_n_0 r_data[5]_i_1__21/O}, {writedata_i[181] r_data[5]_i_1__21/I0}, {readdata_o[180] r_data[5]_i_1__21/I1}, {load_i[22] r_data[5]_i_1__21/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__22 - 
nets: {r_data[5]_i_1__22_n_0 r_data[5]_i_1__22/O}, {writedata_i[189] r_data[5]_i_1__22/I0}, {readdata_o[188] r_data[5]_i_1__22/I1}, {load_i[23] r_data[5]_i_1__22/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__23 - 
nets: {r_data[5]_i_1__23_n_0 r_data[5]_i_1__23/O}, {writedata_i[197] r_data[5]_i_1__23/I0}, {readdata_o[196] r_data[5]_i_1__23/I1}, {load_i[24] r_data[5]_i_1__23/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__24 - 
nets: {r_data[5]_i_1__24_n_0 r_data[5]_i_1__24/O}, {writedata_i[205] r_data[5]_i_1__24/I0}, {readdata_o[204] r_data[5]_i_1__24/I1}, {load_i[25] r_data[5]_i_1__24/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__25 - 
nets: {r_data[5]_i_1__25_n_0 r_data[5]_i_1__25/O}, {writedata_i[213] r_data[5]_i_1__25/I0}, {readdata_o[212] r_data[5]_i_1__25/I1}, {load_i[26] r_data[5]_i_1__25/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__26 - 
nets: {r_data[5]_i_1__26_n_0 r_data[5]_i_1__26/O}, {writedata_i[221] r_data[5]_i_1__26/I0}, {readdata_o[220] r_data[5]_i_1__26/I1}, {load_i[27] r_data[5]_i_1__26/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__27 - 
nets: {r_data[5]_i_1__27_n_0 r_data[5]_i_1__27/O}, {writedata_i[229] r_data[5]_i_1__27/I0}, {readdata_o[228] r_data[5]_i_1__27/I1}, {load_i[28] r_data[5]_i_1__27/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__28 - 
nets: {r_data[5]_i_1__28_n_0 r_data[5]_i_1__28/O}, {writedata_i[237] r_data[5]_i_1__28/I0}, {readdata_o[236] r_data[5]_i_1__28/I1}, {load_i[29] r_data[5]_i_1__28/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__29 - 
nets: {r_data[5]_i_1__29_n_0 r_data[5]_i_1__29/O}, {writedata_i[245] r_data[5]_i_1__29/I0}, {readdata_o[244] r_data[5]_i_1__29/I1}, {load_i[30] r_data[5]_i_1__29/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__3 - 
nets: {r_data[5]_i_1__3_n_0 r_data[5]_i_1__3/O}, {writedata_i[37] r_data[5]_i_1__3/I0}, {readdata_o[36] r_data[5]_i_1__3/I1}, {load_i[4] r_data[5]_i_1__3/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__30 - 
nets: {r_data[5]_i_1__30_n_0 r_data[5]_i_1__30/O}, {writedata_i[253] r_data[5]_i_1__30/I0}, {readdata_o[252] r_data[5]_i_1__30/I1}, {load_i[31] r_data[5]_i_1__30/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__31 - 
nets: {r_data[5]_i_1__31_n_0 r_data[5]_i_1__31/O}, {writedata_i[261] r_data[5]_i_1__31/I0}, {readdata_o[260] r_data[5]_i_1__31/I1}, {load_i[32] r_data[5]_i_1__31/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__32 - 
nets: {r_data[5]_i_1__32_n_0 r_data[5]_i_1__32/O}, {writedata_i[269] r_data[5]_i_1__32/I0}, {readdata_o[268] r_data[5]_i_1__32/I1}, {load_i[33] r_data[5]_i_1__32/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__33 - 
nets: {r_data[5]_i_1__33_n_0 r_data[5]_i_1__33/O}, {writedata_i[277] r_data[5]_i_1__33/I0}, {readdata_o[276] r_data[5]_i_1__33/I1}, {load_i[34] r_data[5]_i_1__33/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__34 - 
nets: {r_data[5]_i_1__34_n_0 r_data[5]_i_1__34/O}, {writedata_i[285] r_data[5]_i_1__34/I0}, {readdata_o[284] r_data[5]_i_1__34/I1}, {load_i[35] r_data[5]_i_1__34/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__35 - 
nets: {r_data[5]_i_1__35_n_0 r_data[5]_i_1__35/O}, {writedata_i[293] r_data[5]_i_1__35/I0}, {readdata_o[292] r_data[5]_i_1__35/I1}, {load_i[36] r_data[5]_i_1__35/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__36 - 
nets: {r_data[5]_i_1__36_n_0 r_data[5]_i_1__36/O}, {writedata_i[301] r_data[5]_i_1__36/I0}, {readdata_o[300] r_data[5]_i_1__36/I1}, {load_i[37] r_data[5]_i_1__36/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__37 - 
nets: {r_data[5]_i_1__37_n_0 r_data[5]_i_1__37/O}, {writedata_i[309] r_data[5]_i_1__37/I0}, {readdata_o[308] r_data[5]_i_1__37/I1}, {load_i[38] r_data[5]_i_1__37/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__38 - 
nets: {r_data[5]_i_1__38_n_0 r_data[5]_i_1__38/O}, {writedata_i[317] r_data[5]_i_1__38/I0}, {readdata_o[316] r_data[5]_i_1__38/I1}, {load_i[39] r_data[5]_i_1__38/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__39 - 
nets: {r_data[5]_i_1__39_n_0 r_data[5]_i_1__39/O}, {writedata_i[325] r_data[5]_i_1__39/I0}, {readdata_o[324] r_data[5]_i_1__39/I1}, {load_i[40] r_data[5]_i_1__39/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__4 - 
nets: {r_data[5]_i_1__4_n_0 r_data[5]_i_1__4/O}, {writedata_i[45] r_data[5]_i_1__4/I0}, {readdata_o[44] r_data[5]_i_1__4/I1}, {load_i[5] r_data[5]_i_1__4/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__40 - 
nets: {r_data[5]_i_1__40_n_0 r_data[5]_i_1__40/O}, {writedata_i[333] r_data[5]_i_1__40/I0}, {readdata_o[332] r_data[5]_i_1__40/I1}, {load_i[41] r_data[5]_i_1__40/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__41 - 
nets: {r_data[5]_i_1__41_n_0 r_data[5]_i_1__41/O}, {writedata_i[341] r_data[5]_i_1__41/I0}, {readdata_o[340] r_data[5]_i_1__41/I1}, {load_i[42] r_data[5]_i_1__41/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__42 - 
nets: {r_data[5]_i_1__42_n_0 r_data[5]_i_1__42/O}, {writedata_i[349] r_data[5]_i_1__42/I0}, {readdata_o[348] r_data[5]_i_1__42/I1}, {load_i[43] r_data[5]_i_1__42/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__43 - 
nets: {r_data[5]_i_1__43_n_0 r_data[5]_i_1__43/O}, {writedata_i[357] r_data[5]_i_1__43/I0}, {readdata_o[356] r_data[5]_i_1__43/I1}, {load_i[44] r_data[5]_i_1__43/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__44 - 
nets: {r_data[5]_i_1__44_n_0 r_data[5]_i_1__44/O}, {writedata_i[365] r_data[5]_i_1__44/I0}, {readdata_o[364] r_data[5]_i_1__44/I1}, {load_i[45] r_data[5]_i_1__44/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__45 - 
nets: {r_data[5]_i_1__45_n_0 r_data[5]_i_1__45/O}, {writedata_i[373] r_data[5]_i_1__45/I0}, {readdata_o[372] r_data[5]_i_1__45/I1}, {load_i[46] r_data[5]_i_1__45/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__46 - 
nets: {r_data[5]_i_1__46_n_0 r_data[5]_i_1__46/O}, {writedata_i[381] r_data[5]_i_1__46/I0}, {readdata_o[380] r_data[5]_i_1__46/I1}, {load_i[47] r_data[5]_i_1__46/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__47 - 
nets: {r_data[5]_i_1__47_n_0 r_data[5]_i_1__47/O}, {writedata_i[389] r_data[5]_i_1__47/I0}, {readdata_o[388] r_data[5]_i_1__47/I1}, {load_i[48] r_data[5]_i_1__47/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__5 - 
nets: {r_data[5]_i_1__5_n_0 r_data[5]_i_1__5/O}, {writedata_i[53] r_data[5]_i_1__5/I0}, {readdata_o[52] r_data[5]_i_1__5/I1}, {load_i[6] r_data[5]_i_1__5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__6 - 
nets: {r_data[5]_i_1__6_n_0 r_data[5]_i_1__6/O}, {writedata_i[61] r_data[5]_i_1__6/I0}, {readdata_o[60] r_data[5]_i_1__6/I1}, {load_i[7] r_data[5]_i_1__6/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__7 - 
nets: {r_data[5]_i_1__7_n_0 r_data[5]_i_1__7/O}, {writedata_i[69] r_data[5]_i_1__7/I0}, {readdata_o[68] r_data[5]_i_1__7/I1}, {load_i[8] r_data[5]_i_1__7/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__8 - 
nets: {r_data[5]_i_1__8_n_0 r_data[5]_i_1__8/O}, {writedata_i[77] r_data[5]_i_1__8/I0}, {readdata_o[76] r_data[5]_i_1__8/I1}, {load_i[9] r_data[5]_i_1__8/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[5]_i_1__9 - 
nets: {r_data[5]_i_1__9_n_0 r_data[5]_i_1__9/O}, {writedata_i[85] r_data[5]_i_1__9/I0}, {readdata_o[84] r_data[5]_i_1__9/I1}, {load_i[10] r_data[5]_i_1__9/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1 - 
nets: {r_data[6]_i_1_n_0 r_data[6]_i_1/O}, {writedata_i[6] r_data[6]_i_1/I0}, {readdata_o[5] r_data[6]_i_1/I1}, {load_i[0] r_data[6]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__0 - 
nets: {r_data[6]_i_1__0_n_0 r_data[6]_i_1__0/O}, {writedata_i[14] r_data[6]_i_1__0/I0}, {readdata_o[13] r_data[6]_i_1__0/I1}, {load_i[1] r_data[6]_i_1__0/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__1 - 
nets: {r_data[6]_i_1__1_n_0 r_data[6]_i_1__1/O}, {writedata_i[22] r_data[6]_i_1__1/I0}, {readdata_o[21] r_data[6]_i_1__1/I1}, {load_i[2] r_data[6]_i_1__1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__10 - 
nets: {r_data[6]_i_1__10_n_0 r_data[6]_i_1__10/O}, {writedata_i[94] r_data[6]_i_1__10/I0}, {readdata_o[93] r_data[6]_i_1__10/I1}, {load_i[11] r_data[6]_i_1__10/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__11 - 
nets: {r_data[6]_i_1__11_n_0 r_data[6]_i_1__11/O}, {writedata_i[102] r_data[6]_i_1__11/I0}, {readdata_o[101] r_data[6]_i_1__11/I1}, {load_i[12] r_data[6]_i_1__11/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__12 - 
nets: {r_data[6]_i_1__12_n_0 r_data[6]_i_1__12/O}, {writedata_i[110] r_data[6]_i_1__12/I0}, {readdata_o[109] r_data[6]_i_1__12/I1}, {load_i[13] r_data[6]_i_1__12/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__13 - 
nets: {r_data[6]_i_1__13_n_0 r_data[6]_i_1__13/O}, {writedata_i[118] r_data[6]_i_1__13/I0}, {readdata_o[117] r_data[6]_i_1__13/I1}, {load_i[14] r_data[6]_i_1__13/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__14 - 
nets: {r_data[6]_i_1__14_n_0 r_data[6]_i_1__14/O}, {writedata_i[126] r_data[6]_i_1__14/I0}, {readdata_o[125] r_data[6]_i_1__14/I1}, {load_i[15] r_data[6]_i_1__14/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__15 - 
nets: {r_data[6]_i_1__15_n_0 r_data[6]_i_1__15/O}, {writedata_i[134] r_data[6]_i_1__15/I0}, {readdata_o[133] r_data[6]_i_1__15/I1}, {load_i[16] r_data[6]_i_1__15/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__16 - 
nets: {r_data[6]_i_1__16_n_0 r_data[6]_i_1__16/O}, {writedata_i[142] r_data[6]_i_1__16/I0}, {readdata_o[141] r_data[6]_i_1__16/I1}, {load_i[17] r_data[6]_i_1__16/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__17 - 
nets: {r_data[6]_i_1__17_n_0 r_data[6]_i_1__17/O}, {writedata_i[150] r_data[6]_i_1__17/I0}, {readdata_o[149] r_data[6]_i_1__17/I1}, {load_i[18] r_data[6]_i_1__17/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__18 - 
nets: {r_data[6]_i_1__18_n_0 r_data[6]_i_1__18/O}, {writedata_i[158] r_data[6]_i_1__18/I0}, {readdata_o[157] r_data[6]_i_1__18/I1}, {load_i[19] r_data[6]_i_1__18/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X72Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__19 - 
nets: {r_data[6]_i_1__19_n_0 r_data[6]_i_1__19/O}, {writedata_i[166] r_data[6]_i_1__19/I0}, {readdata_o[165] r_data[6]_i_1__19/I1}, {load_i[20] r_data[6]_i_1__19/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__2 - 
nets: {r_data[6]_i_1__2_n_0 r_data[6]_i_1__2/O}, {writedata_i[30] r_data[6]_i_1__2/I0}, {readdata_o[29] r_data[6]_i_1__2/I1}, {load_i[3] r_data[6]_i_1__2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__20 - 
nets: {r_data[6]_i_1__20_n_0 r_data[6]_i_1__20/O}, {writedata_i[174] r_data[6]_i_1__20/I0}, {readdata_o[173] r_data[6]_i_1__20/I1}, {load_i[21] r_data[6]_i_1__20/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__21 - 
nets: {r_data[6]_i_1__21_n_0 r_data[6]_i_1__21/O}, {writedata_i[182] r_data[6]_i_1__21/I0}, {readdata_o[181] r_data[6]_i_1__21/I1}, {load_i[22] r_data[6]_i_1__21/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__22 - 
nets: {r_data[6]_i_1__22_n_0 r_data[6]_i_1__22/O}, {writedata_i[190] r_data[6]_i_1__22/I0}, {readdata_o[189] r_data[6]_i_1__22/I1}, {load_i[23] r_data[6]_i_1__22/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__23 - 
nets: {r_data[6]_i_1__23_n_0 r_data[6]_i_1__23/O}, {writedata_i[198] r_data[6]_i_1__23/I0}, {readdata_o[197] r_data[6]_i_1__23/I1}, {load_i[24] r_data[6]_i_1__23/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__24 - 
nets: {r_data[6]_i_1__24_n_0 r_data[6]_i_1__24/O}, {writedata_i[206] r_data[6]_i_1__24/I0}, {readdata_o[205] r_data[6]_i_1__24/I1}, {load_i[25] r_data[6]_i_1__24/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__25 - 
nets: {r_data[6]_i_1__25_n_0 r_data[6]_i_1__25/O}, {writedata_i[214] r_data[6]_i_1__25/I0}, {readdata_o[213] r_data[6]_i_1__25/I1}, {load_i[26] r_data[6]_i_1__25/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__26 - 
nets: {r_data[6]_i_1__26_n_0 r_data[6]_i_1__26/O}, {writedata_i[222] r_data[6]_i_1__26/I0}, {readdata_o[221] r_data[6]_i_1__26/I1}, {load_i[27] r_data[6]_i_1__26/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__27 - 
nets: {r_data[6]_i_1__27_n_0 r_data[6]_i_1__27/O}, {writedata_i[230] r_data[6]_i_1__27/I0}, {readdata_o[229] r_data[6]_i_1__27/I1}, {load_i[28] r_data[6]_i_1__27/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__28 - 
nets: {r_data[6]_i_1__28_n_0 r_data[6]_i_1__28/O}, {writedata_i[238] r_data[6]_i_1__28/I0}, {readdata_o[237] r_data[6]_i_1__28/I1}, {load_i[29] r_data[6]_i_1__28/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__29 - 
nets: {r_data[6]_i_1__29_n_0 r_data[6]_i_1__29/O}, {writedata_i[246] r_data[6]_i_1__29/I0}, {readdata_o[245] r_data[6]_i_1__29/I1}, {load_i[30] r_data[6]_i_1__29/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__3 - 
nets: {r_data[6]_i_1__3_n_0 r_data[6]_i_1__3/O}, {writedata_i[38] r_data[6]_i_1__3/I0}, {readdata_o[37] r_data[6]_i_1__3/I1}, {load_i[4] r_data[6]_i_1__3/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__30 - 
nets: {r_data[6]_i_1__30_n_0 r_data[6]_i_1__30/O}, {writedata_i[254] r_data[6]_i_1__30/I0}, {readdata_o[253] r_data[6]_i_1__30/I1}, {load_i[31] r_data[6]_i_1__30/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__31 - 
nets: {r_data[6]_i_1__31_n_0 r_data[6]_i_1__31/O}, {writedata_i[262] r_data[6]_i_1__31/I0}, {readdata_o[261] r_data[6]_i_1__31/I1}, {load_i[32] r_data[6]_i_1__31/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__32 - 
nets: {r_data[6]_i_1__32_n_0 r_data[6]_i_1__32/O}, {writedata_i[270] r_data[6]_i_1__32/I0}, {readdata_o[269] r_data[6]_i_1__32/I1}, {load_i[33] r_data[6]_i_1__32/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__33 - 
nets: {r_data[6]_i_1__33_n_0 r_data[6]_i_1__33/O}, {writedata_i[278] r_data[6]_i_1__33/I0}, {readdata_o[277] r_data[6]_i_1__33/I1}, {load_i[34] r_data[6]_i_1__33/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__34 - 
nets: {r_data[6]_i_1__34_n_0 r_data[6]_i_1__34/O}, {writedata_i[286] r_data[6]_i_1__34/I0}, {readdata_o[285] r_data[6]_i_1__34/I1}, {load_i[35] r_data[6]_i_1__34/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__35 - 
nets: {r_data[6]_i_1__35_n_0 r_data[6]_i_1__35/O}, {writedata_i[294] r_data[6]_i_1__35/I0}, {readdata_o[293] r_data[6]_i_1__35/I1}, {load_i[36] r_data[6]_i_1__35/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__36 - 
nets: {r_data[6]_i_1__36_n_0 r_data[6]_i_1__36/O}, {writedata_i[302] r_data[6]_i_1__36/I0}, {readdata_o[301] r_data[6]_i_1__36/I1}, {load_i[37] r_data[6]_i_1__36/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__37 - 
nets: {r_data[6]_i_1__37_n_0 r_data[6]_i_1__37/O}, {writedata_i[310] r_data[6]_i_1__37/I0}, {readdata_o[309] r_data[6]_i_1__37/I1}, {load_i[38] r_data[6]_i_1__37/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__38 - 
nets: {r_data[6]_i_1__38_n_0 r_data[6]_i_1__38/O}, {writedata_i[318] r_data[6]_i_1__38/I0}, {readdata_o[317] r_data[6]_i_1__38/I1}, {load_i[39] r_data[6]_i_1__38/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__39 - 
nets: {r_data[6]_i_1__39_n_0 r_data[6]_i_1__39/O}, {writedata_i[326] r_data[6]_i_1__39/I0}, {readdata_o[325] r_data[6]_i_1__39/I1}, {load_i[40] r_data[6]_i_1__39/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__4 - 
nets: {r_data[6]_i_1__4_n_0 r_data[6]_i_1__4/O}, {writedata_i[46] r_data[6]_i_1__4/I0}, {readdata_o[45] r_data[6]_i_1__4/I1}, {load_i[5] r_data[6]_i_1__4/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__40 - 
nets: {r_data[6]_i_1__40_n_0 r_data[6]_i_1__40/O}, {writedata_i[334] r_data[6]_i_1__40/I0}, {readdata_o[333] r_data[6]_i_1__40/I1}, {load_i[41] r_data[6]_i_1__40/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__41 - 
nets: {r_data[6]_i_1__41_n_0 r_data[6]_i_1__41/O}, {writedata_i[342] r_data[6]_i_1__41/I0}, {readdata_o[341] r_data[6]_i_1__41/I1}, {load_i[42] r_data[6]_i_1__41/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__42 - 
nets: {r_data[6]_i_1__42_n_0 r_data[6]_i_1__42/O}, {writedata_i[350] r_data[6]_i_1__42/I0}, {readdata_o[349] r_data[6]_i_1__42/I1}, {load_i[43] r_data[6]_i_1__42/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__43 - 
nets: {r_data[6]_i_1__43_n_0 r_data[6]_i_1__43/O}, {writedata_i[358] r_data[6]_i_1__43/I0}, {readdata_o[357] r_data[6]_i_1__43/I1}, {load_i[44] r_data[6]_i_1__43/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__44 - 
nets: {r_data[6]_i_1__44_n_0 r_data[6]_i_1__44/O}, {writedata_i[366] r_data[6]_i_1__44/I0}, {readdata_o[365] r_data[6]_i_1__44/I1}, {load_i[45] r_data[6]_i_1__44/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__45 - 
nets: {r_data[6]_i_1__45_n_0 r_data[6]_i_1__45/O}, {writedata_i[374] r_data[6]_i_1__45/I0}, {readdata_o[373] r_data[6]_i_1__45/I1}, {load_i[46] r_data[6]_i_1__45/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__46 - 
nets: {r_data[6]_i_1__46_n_0 r_data[6]_i_1__46/O}, {writedata_i[382] r_data[6]_i_1__46/I0}, {readdata_o[381] r_data[6]_i_1__46/I1}, {load_i[47] r_data[6]_i_1__46/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__47 - 
nets: {r_data[6]_i_1__47_n_0 r_data[6]_i_1__47/O}, {writedata_i[390] r_data[6]_i_1__47/I0}, {readdata_o[389] r_data[6]_i_1__47/I1}, {load_i[48] r_data[6]_i_1__47/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__5 - 
nets: {r_data[6]_i_1__5_n_0 r_data[6]_i_1__5/O}, {writedata_i[54] r_data[6]_i_1__5/I0}, {readdata_o[53] r_data[6]_i_1__5/I1}, {load_i[6] r_data[6]_i_1__5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__6 - 
nets: {r_data[6]_i_1__6_n_0 r_data[6]_i_1__6/O}, {writedata_i[62] r_data[6]_i_1__6/I0}, {readdata_o[61] r_data[6]_i_1__6/I1}, {load_i[7] r_data[6]_i_1__6/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__7 - 
nets: {r_data[6]_i_1__7_n_0 r_data[6]_i_1__7/O}, {writedata_i[70] r_data[6]_i_1__7/I0}, {readdata_o[69] r_data[6]_i_1__7/I1}, {load_i[8] r_data[6]_i_1__7/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__8 - 
nets: {r_data[6]_i_1__8_n_0 r_data[6]_i_1__8/O}, {writedata_i[78] r_data[6]_i_1__8/I0}, {readdata_o[77] r_data[6]_i_1__8/I1}, {load_i[9] r_data[6]_i_1__8/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[6]_i_1__9 - 
nets: {r_data[6]_i_1__9_n_0 r_data[6]_i_1__9/O}, {writedata_i[86] r_data[6]_i_1__9/I0}, {readdata_o[85] r_data[6]_i_1__9/I1}, {load_i[10] r_data[6]_i_1__9/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1 - 
nets: {r_data[7]_i_1_n_0 r_data[7]_i_1/O}, {load_i[0] r_data[7]_i_1/I0}, {w_run_up_2 r_data[7]_i_1/I1}, {w_run r_data[7]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__0 - 
nets: {r_data[7]_i_1__0_n_0 r_data[7]_i_1__0/O}, {load_i[1] r_data[7]_i_1__0/I0}, {w_run_up_3 r_data[7]_i_1__0/I1}, {w_run_up_1 r_data[7]_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__1 - 
nets: {r_data[7]_i_1__1_n_0 r_data[7]_i_1__1/O}, {load_i[2] r_data[7]_i_1__1/I0}, {w_run_up_4 r_data[7]_i_1__1/I1}, {w_run_up_2 r_data[7]_i_1__1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__10 - 
nets: {r_data[7]_i_1__10_n_0 r_data[7]_i_1__10/O}, {load_i[11] r_data[7]_i_1__10/I0}, {w_run_up_13 r_data[7]_i_1__10/I1}, {w_run_up_11 r_data[7]_i_1__10/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__11 - 
nets: {r_data[7]_i_1__11_n_0 r_data[7]_i_1__11/O}, {load_i[12] r_data[7]_i_1__11/I0}, {w_run_up_14 r_data[7]_i_1__11/I1}, {w_run_up_12 r_data[7]_i_1__11/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__12 - 
nets: {r_data[7]_i_1__12_n_0 r_data[7]_i_1__12/O}, {load_i[13] r_data[7]_i_1__12/I0}, {w_run_up_15 r_data[7]_i_1__12/I1}, {w_run_up_13 r_data[7]_i_1__12/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__13 - 
nets: {r_data[7]_i_1__13_n_0 r_data[7]_i_1__13/O}, {load_i[14] r_data[7]_i_1__13/I0}, {w_run_up_16 r_data[7]_i_1__13/I1}, {w_run_up_14 r_data[7]_i_1__13/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__14 - 
nets: {r_data[7]_i_1__14_n_0 r_data[7]_i_1__14/O}, {load_i[15] r_data[7]_i_1__14/I0}, {w_run_up_17 r_data[7]_i_1__14/I1}, {w_run_up_15 r_data[7]_i_1__14/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__15 - 
nets: {r_data[7]_i_1__15_n_0 r_data[7]_i_1__15/O}, {load_i[16] r_data[7]_i_1__15/I0}, {w_run_up_18 r_data[7]_i_1__15/I1}, {w_run_up_16 r_data[7]_i_1__15/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X75Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__16 - 
nets: {r_data[7]_i_1__16_n_0 r_data[7]_i_1__16/O}, {load_i[17] r_data[7]_i_1__16/I0}, {w_run_up_19 r_data[7]_i_1__16/I1}, {w_run_up_17 r_data[7]_i_1__16/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__17 - 
nets: {r_data[7]_i_1__17_n_0 r_data[7]_i_1__17/O}, {load_i[18] r_data[7]_i_1__17/I0}, {w_run_up_20 r_data[7]_i_1__17/I1}, {w_run_up_18 r_data[7]_i_1__17/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__18 - 
nets: {r_data[7]_i_1__18_n_0 r_data[7]_i_1__18/O}, {load_i[19] r_data[7]_i_1__18/I0}, {w_run_up_21 r_data[7]_i_1__18/I1}, {w_run_up_19 r_data[7]_i_1__18/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X72Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__19 - 
nets: {r_data[7]_i_1__19_n_0 r_data[7]_i_1__19/O}, {load_i[20] r_data[7]_i_1__19/I0}, {w_run_up_22 r_data[7]_i_1__19/I1}, {w_run_up_20 r_data[7]_i_1__19/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__2 - 
nets: {r_data[7]_i_1__2_n_0 r_data[7]_i_1__2/O}, {load_i[3] r_data[7]_i_1__2/I0}, {w_run_up_5 r_data[7]_i_1__2/I1}, {w_run_up_3 r_data[7]_i_1__2/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__20 - 
nets: {r_data[7]_i_1__20_n_0 r_data[7]_i_1__20/O}, {load_i[21] r_data[7]_i_1__20/I0}, {w_run_up_23 r_data[7]_i_1__20/I1}, {w_run_up_21 r_data[7]_i_1__20/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__21 - 
nets: {r_data[7]_i_1__21_n_0 r_data[7]_i_1__21/O}, {load_i[22] r_data[7]_i_1__21/I0}, {w_run_up_24 r_data[7]_i_1__21/I1}, {w_run_up_22 r_data[7]_i_1__21/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X70Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__22 - 
nets: {r_data[7]_i_1__22_n_0 r_data[7]_i_1__22/O}, {load_i[23] r_data[7]_i_1__22/I0}, {w_run_up_25 r_data[7]_i_1__22/I1}, {w_run_up_23 r_data[7]_i_1__22/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X73Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__23 - 
nets: {r_data[7]_i_1__23_n_0 r_data[7]_i_1__23/O}, {load_i[24] r_data[7]_i_1__23/I0}, {w_run_up_26 r_data[7]_i_1__23/I1}, {w_run_up_24 r_data[7]_i_1__23/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X68Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__24 - 
nets: {r_data[7]_i_1__24_n_0 r_data[7]_i_1__24/O}, {load_i[25] r_data[7]_i_1__24/I0}, {w_run_up_27 r_data[7]_i_1__24/I1}, {w_run_up_25 r_data[7]_i_1__24/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__25 - 
nets: {r_data[7]_i_1__25_n_0 r_data[7]_i_1__25/O}, {load_i[26] r_data[7]_i_1__25/I0}, {w_run_up_28 r_data[7]_i_1__25/I1}, {w_run_up_26 r_data[7]_i_1__25/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__26 - 
nets: {r_data[7]_i_1__26_n_0 r_data[7]_i_1__26/O}, {load_i[27] r_data[7]_i_1__26/I0}, {w_run_up_29 r_data[7]_i_1__26/I1}, {w_run_up_27 r_data[7]_i_1__26/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__27 - 
nets: {r_data[7]_i_1__27_n_0 r_data[7]_i_1__27/O}, {load_i[28] r_data[7]_i_1__27/I0}, {w_run_up_30 r_data[7]_i_1__27/I1}, {w_run_up_28 r_data[7]_i_1__27/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__28 - 
nets: {r_data[7]_i_1__28_n_0 r_data[7]_i_1__28/O}, {load_i[29] r_data[7]_i_1__28/I0}, {w_run_up_31 r_data[7]_i_1__28/I1}, {w_run_up_29 r_data[7]_i_1__28/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X65Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__29 - 
nets: {r_data[7]_i_1__29_n_0 r_data[7]_i_1__29/O}, {load_i[30] r_data[7]_i_1__29/I0}, {w_run_up_32 r_data[7]_i_1__29/I1}, {w_run_up_30 r_data[7]_i_1__29/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__3 - 
nets: {r_data[7]_i_1__3_n_0 r_data[7]_i_1__3/O}, {load_i[4] r_data[7]_i_1__3/I0}, {w_run_up_6 r_data[7]_i_1__3/I1}, {w_run_up_4 r_data[7]_i_1__3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X76Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__30 - 
nets: {r_data[7]_i_1__30_n_0 r_data[7]_i_1__30/O}, {load_i[31] r_data[7]_i_1__30/I0}, {w_run_up_33 r_data[7]_i_1__30/I1}, {w_run_up_31 r_data[7]_i_1__30/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X63Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__31 - 
nets: {r_data[7]_i_1__31_n_0 r_data[7]_i_1__31/O}, {load_i[32] r_data[7]_i_1__31/I0}, {w_run_up_34 r_data[7]_i_1__31/I1}, {w_run_up_32 r_data[7]_i_1__31/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X68Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__32 - 
nets: {r_data[7]_i_1__32_n_0 r_data[7]_i_1__32/O}, {load_i[33] r_data[7]_i_1__32/I0}, {w_run_up_35 r_data[7]_i_1__32/I1}, {w_run_up_33 r_data[7]_i_1__32/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X66Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__33 - 
nets: {r_data[7]_i_1__33_n_0 r_data[7]_i_1__33/O}, {load_i[34] r_data[7]_i_1__33/I0}, {w_run_up_36 r_data[7]_i_1__33/I1}, {w_run_up_34 r_data[7]_i_1__33/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X68Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__34 - 
nets: {r_data[7]_i_1__34_n_0 r_data[7]_i_1__34/O}, {load_i[35] r_data[7]_i_1__34/I0}, {w_run_up_37 r_data[7]_i_1__34/I1}, {w_run_up_35 r_data[7]_i_1__34/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__35 - 
nets: {r_data[7]_i_1__35_n_0 r_data[7]_i_1__35/O}, {load_i[36] r_data[7]_i_1__35/I0}, {w_run_up_38 r_data[7]_i_1__35/I1}, {w_run_up_36 r_data[7]_i_1__35/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X65Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__36 - 
nets: {r_data[7]_i_1__36_n_0 r_data[7]_i_1__36/O}, {load_i[37] r_data[7]_i_1__36/I0}, {w_run_up_39 r_data[7]_i_1__36/I1}, {w_run_up_37 r_data[7]_i_1__36/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__37 - 
nets: {r_data[7]_i_1__37_n_0 r_data[7]_i_1__37/O}, {load_i[38] r_data[7]_i_1__37/I0}, {w_run_up_40 r_data[7]_i_1__37/I1}, {w_run_up_38 r_data[7]_i_1__37/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__38 - 
nets: {r_data[7]_i_1__38_n_0 r_data[7]_i_1__38/O}, {load_i[39] r_data[7]_i_1__38/I0}, {w_run_up_41 r_data[7]_i_1__38/I1}, {w_run_up_39 r_data[7]_i_1__38/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__39 - 
nets: {r_data[7]_i_1__39_n_0 r_data[7]_i_1__39/O}, {load_i[40] r_data[7]_i_1__39/I0}, {w_run_up_42 r_data[7]_i_1__39/I1}, {w_run_up_40 r_data[7]_i_1__39/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X67Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__4 - 
nets: {r_data[7]_i_1__4_n_0 r_data[7]_i_1__4/O}, {load_i[5] r_data[7]_i_1__4/I0}, {w_run_up_7 r_data[7]_i_1__4/I1}, {w_run_up_5 r_data[7]_i_1__4/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__40 - 
nets: {r_data[7]_i_1__40_n_0 r_data[7]_i_1__40/O}, {load_i[41] r_data[7]_i_1__40/I0}, {w_run_up_43 r_data[7]_i_1__40/I1}, {w_run_up_41 r_data[7]_i_1__40/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X63Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__41 - 
nets: {r_data[7]_i_1__41_n_0 r_data[7]_i_1__41/O}, {load_i[42] r_data[7]_i_1__41/I0}, {w_run_up_44 r_data[7]_i_1__41/I1}, {w_run_up_42 r_data[7]_i_1__41/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__42 - 
nets: {r_data[7]_i_1__42_n_0 r_data[7]_i_1__42/O}, {load_i[43] r_data[7]_i_1__42/I0}, {w_run_up_45 r_data[7]_i_1__42/I1}, {w_run_up_43 r_data[7]_i_1__42/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__43 - 
nets: {r_data[7]_i_1__43_n_0 r_data[7]_i_1__43/O}, {load_i[44] r_data[7]_i_1__43/I0}, {w_run_up_46 r_data[7]_i_1__43/I1}, {w_run_up_44 r_data[7]_i_1__43/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__44 - 
nets: {r_data[7]_i_1__44_n_0 r_data[7]_i_1__44/O}, {load_i[45] r_data[7]_i_1__44/I0}, {w_run_up_47 r_data[7]_i_1__44/I1}, {w_run_up_45 r_data[7]_i_1__44/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__45 - 
nets: {r_data[7]_i_1__45_n_0 r_data[7]_i_1__45/O}, {load_i[46] r_data[7]_i_1__45/I0}, {w_run_up_48 r_data[7]_i_1__45/I1}, {w_run_up_46 r_data[7]_i_1__45/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__46 - 
nets: {r_data[7]_i_1__46_n_0 r_data[7]_i_1__46/O}, {load_i[47] r_data[7]_i_1__46/I0}, {w_run_up_49 r_data[7]_i_1__46/I1}, {w_run_up_47 r_data[7]_i_1__46/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__47 - 
nets: {r_data[7]_i_1__47_n_0 r_data[7]_i_1__47/O}, {load_i[48] r_data[7]_i_1__47/I0}, {r_run_late_66[1] r_data[7]_i_1__47/I1}, {w_run_up_48 r_data[7]_i_1__47/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X62Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__5 - 
nets: {r_data[7]_i_1__5_n_0 r_data[7]_i_1__5/O}, {load_i[6] r_data[7]_i_1__5/I0}, {w_run_up_8 r_data[7]_i_1__5/I1}, {w_run_up_6 r_data[7]_i_1__5/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X77Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__6 - 
nets: {r_data[7]_i_1__6_n_0 r_data[7]_i_1__6/O}, {load_i[7] r_data[7]_i_1__6/I0}, {w_run_up_9 r_data[7]_i_1__6/I1}, {w_run_up_7 r_data[7]_i_1__6/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__7 - 
nets: {r_data[7]_i_1__7_n_0 r_data[7]_i_1__7/O}, {load_i[8] r_data[7]_i_1__7/I0}, {w_run_up_10 r_data[7]_i_1__7/I1}, {w_run_up_8 r_data[7]_i_1__7/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__8 - 
nets: {r_data[7]_i_1__8_n_0 r_data[7]_i_1__8/O}, {load_i[9] r_data[7]_i_1__8/I0}, {w_run_up_11 r_data[7]_i_1__8/I1}, {w_run_up_9 r_data[7]_i_1__8/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_1__9 - 
nets: {r_data[7]_i_1__9_n_0 r_data[7]_i_1__9/O}, {load_i[10] r_data[7]_i_1__9/I0}, {w_run_up_12 r_data[7]_i_1__9/I1}, {w_run_up_10 r_data[7]_i_1__9/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2 - 
nets: {r_data[7]_i_2_n_0 r_data[7]_i_2/O}, {writedata_i[7] r_data[7]_i_2/I0}, {readdata_o[6] r_data[7]_i_2/I1}, {load_i[0] r_data[7]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__0 - 
nets: {r_data[7]_i_2__0_n_0 r_data[7]_i_2__0/O}, {writedata_i[15] r_data[7]_i_2__0/I0}, {readdata_o[14] r_data[7]_i_2__0/I1}, {load_i[1] r_data[7]_i_2__0/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X71Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__1 - 
nets: {r_data[7]_i_2__1_n_0 r_data[7]_i_2__1/O}, {writedata_i[23] r_data[7]_i_2__1/I0}, {readdata_o[22] r_data[7]_i_2__1/I1}, {load_i[2] r_data[7]_i_2__1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__10 - 
nets: {r_data[7]_i_2__10_n_0 r_data[7]_i_2__10/O}, {writedata_i[95] r_data[7]_i_2__10/I0}, {readdata_o[94] r_data[7]_i_2__10/I1}, {load_i[11] r_data[7]_i_2__10/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__11 - 
nets: {r_data[7]_i_2__11_n_0 r_data[7]_i_2__11/O}, {writedata_i[103] r_data[7]_i_2__11/I0}, {readdata_o[102] r_data[7]_i_2__11/I1}, {load_i[12] r_data[7]_i_2__11/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__12 - 
nets: {r_data[7]_i_2__12_n_0 r_data[7]_i_2__12/O}, {writedata_i[111] r_data[7]_i_2__12/I0}, {readdata_o[110] r_data[7]_i_2__12/I1}, {load_i[13] r_data[7]_i_2__12/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__13 - 
nets: {r_data[7]_i_2__13_n_0 r_data[7]_i_2__13/O}, {writedata_i[119] r_data[7]_i_2__13/I0}, {readdata_o[118] r_data[7]_i_2__13/I1}, {load_i[14] r_data[7]_i_2__13/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__14 - 
nets: {r_data[7]_i_2__14_n_0 r_data[7]_i_2__14/O}, {writedata_i[127] r_data[7]_i_2__14/I0}, {readdata_o[126] r_data[7]_i_2__14/I1}, {load_i[15] r_data[7]_i_2__14/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__15 - 
nets: {r_data[7]_i_2__15_n_0 r_data[7]_i_2__15/O}, {writedata_i[135] r_data[7]_i_2__15/I0}, {readdata_o[134] r_data[7]_i_2__15/I1}, {load_i[16] r_data[7]_i_2__15/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__16 - 
nets: {r_data[7]_i_2__16_n_0 r_data[7]_i_2__16/O}, {writedata_i[143] r_data[7]_i_2__16/I0}, {readdata_o[142] r_data[7]_i_2__16/I1}, {load_i[17] r_data[7]_i_2__16/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__17 - 
nets: {r_data[7]_i_2__17_n_0 r_data[7]_i_2__17/O}, {writedata_i[151] r_data[7]_i_2__17/I0}, {readdata_o[150] r_data[7]_i_2__17/I1}, {load_i[18] r_data[7]_i_2__17/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__18 - 
nets: {r_data[7]_i_2__18_n_0 r_data[7]_i_2__18/O}, {writedata_i[159] r_data[7]_i_2__18/I0}, {readdata_o[158] r_data[7]_i_2__18/I1}, {load_i[19] r_data[7]_i_2__18/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X72Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__19 - 
nets: {r_data[7]_i_2__19_n_0 r_data[7]_i_2__19/O}, {writedata_i[167] r_data[7]_i_2__19/I0}, {readdata_o[166] r_data[7]_i_2__19/I1}, {load_i[20] r_data[7]_i_2__19/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__2 - 
nets: {r_data[7]_i_2__2_n_0 r_data[7]_i_2__2/O}, {writedata_i[31] r_data[7]_i_2__2/I0}, {readdata_o[30] r_data[7]_i_2__2/I1}, {load_i[3] r_data[7]_i_2__2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__20 - 
nets: {r_data[7]_i_2__20_n_0 r_data[7]_i_2__20/O}, {writedata_i[175] r_data[7]_i_2__20/I0}, {readdata_o[174] r_data[7]_i_2__20/I1}, {load_i[21] r_data[7]_i_2__20/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__21 - 
nets: {r_data[7]_i_2__21_n_0 r_data[7]_i_2__21/O}, {writedata_i[183] r_data[7]_i_2__21/I0}, {readdata_o[182] r_data[7]_i_2__21/I1}, {load_i[22] r_data[7]_i_2__21/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X70Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__22 - 
nets: {r_data[7]_i_2__22_n_0 r_data[7]_i_2__22/O}, {writedata_i[191] r_data[7]_i_2__22/I0}, {readdata_o[190] r_data[7]_i_2__22/I1}, {load_i[23] r_data[7]_i_2__22/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__23 - 
nets: {r_data[7]_i_2__23_n_0 r_data[7]_i_2__23/O}, {writedata_i[199] r_data[7]_i_2__23/I0}, {readdata_o[198] r_data[7]_i_2__23/I1}, {load_i[24] r_data[7]_i_2__23/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__24 - 
nets: {r_data[7]_i_2__24_n_0 r_data[7]_i_2__24/O}, {writedata_i[207] r_data[7]_i_2__24/I0}, {readdata_o[206] r_data[7]_i_2__24/I1}, {load_i[25] r_data[7]_i_2__24/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__25 - 
nets: {r_data[7]_i_2__25_n_0 r_data[7]_i_2__25/O}, {writedata_i[215] r_data[7]_i_2__25/I0}, {readdata_o[214] r_data[7]_i_2__25/I1}, {load_i[26] r_data[7]_i_2__25/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__26 - 
nets: {r_data[7]_i_2__26_n_0 r_data[7]_i_2__26/O}, {writedata_i[223] r_data[7]_i_2__26/I0}, {readdata_o[222] r_data[7]_i_2__26/I1}, {load_i[27] r_data[7]_i_2__26/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__27 - 
nets: {r_data[7]_i_2__27_n_0 r_data[7]_i_2__27/O}, {writedata_i[231] r_data[7]_i_2__27/I0}, {readdata_o[230] r_data[7]_i_2__27/I1}, {load_i[28] r_data[7]_i_2__27/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__28 - 
nets: {r_data[7]_i_2__28_n_0 r_data[7]_i_2__28/O}, {writedata_i[239] r_data[7]_i_2__28/I0}, {readdata_o[238] r_data[7]_i_2__28/I1}, {load_i[29] r_data[7]_i_2__28/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__29 - 
nets: {r_data[7]_i_2__29_n_0 r_data[7]_i_2__29/O}, {writedata_i[247] r_data[7]_i_2__29/I0}, {readdata_o[246] r_data[7]_i_2__29/I1}, {load_i[30] r_data[7]_i_2__29/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__3 - 
nets: {r_data[7]_i_2__3_n_0 r_data[7]_i_2__3/O}, {writedata_i[39] r_data[7]_i_2__3/I0}, {readdata_o[38] r_data[7]_i_2__3/I1}, {load_i[4] r_data[7]_i_2__3/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__30 - 
nets: {r_data[7]_i_2__30_n_0 r_data[7]_i_2__30/O}, {writedata_i[255] r_data[7]_i_2__30/I0}, {readdata_o[254] r_data[7]_i_2__30/I1}, {load_i[31] r_data[7]_i_2__30/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__31 - 
nets: {r_data[7]_i_2__31_n_0 r_data[7]_i_2__31/O}, {writedata_i[263] r_data[7]_i_2__31/I0}, {readdata_o[262] r_data[7]_i_2__31/I1}, {load_i[32] r_data[7]_i_2__31/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__32 - 
nets: {r_data[7]_i_2__32_n_0 r_data[7]_i_2__32/O}, {writedata_i[271] r_data[7]_i_2__32/I0}, {readdata_o[270] r_data[7]_i_2__32/I1}, {load_i[33] r_data[7]_i_2__32/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__33 - 
nets: {r_data[7]_i_2__33_n_0 r_data[7]_i_2__33/O}, {writedata_i[279] r_data[7]_i_2__33/I0}, {readdata_o[278] r_data[7]_i_2__33/I1}, {load_i[34] r_data[7]_i_2__33/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X69Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__34 - 
nets: {r_data[7]_i_2__34_n_0 r_data[7]_i_2__34/O}, {writedata_i[287] r_data[7]_i_2__34/I0}, {readdata_o[286] r_data[7]_i_2__34/I1}, {load_i[35] r_data[7]_i_2__34/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__35 - 
nets: {r_data[7]_i_2__35_n_0 r_data[7]_i_2__35/O}, {writedata_i[295] r_data[7]_i_2__35/I0}, {readdata_o[294] r_data[7]_i_2__35/I1}, {load_i[36] r_data[7]_i_2__35/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__36 - 
nets: {r_data[7]_i_2__36_n_0 r_data[7]_i_2__36/O}, {writedata_i[303] r_data[7]_i_2__36/I0}, {readdata_o[302] r_data[7]_i_2__36/I1}, {load_i[37] r_data[7]_i_2__36/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__37 - 
nets: {r_data[7]_i_2__37_n_0 r_data[7]_i_2__37/O}, {writedata_i[311] r_data[7]_i_2__37/I0}, {readdata_o[310] r_data[7]_i_2__37/I1}, {load_i[38] r_data[7]_i_2__37/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__38 - 
nets: {r_data[7]_i_2__38_n_0 r_data[7]_i_2__38/O}, {writedata_i[319] r_data[7]_i_2__38/I0}, {readdata_o[318] r_data[7]_i_2__38/I1}, {load_i[39] r_data[7]_i_2__38/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X67Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__39 - 
nets: {r_data[7]_i_2__39_n_0 r_data[7]_i_2__39/O}, {writedata_i[327] r_data[7]_i_2__39/I0}, {readdata_o[326] r_data[7]_i_2__39/I1}, {load_i[40] r_data[7]_i_2__39/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__4 - 
nets: {r_data[7]_i_2__4_n_0 r_data[7]_i_2__4/O}, {writedata_i[47] r_data[7]_i_2__4/I0}, {readdata_o[46] r_data[7]_i_2__4/I1}, {load_i[5] r_data[7]_i_2__4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X75Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__40 - 
nets: {r_data[7]_i_2__40_n_0 r_data[7]_i_2__40/O}, {writedata_i[335] r_data[7]_i_2__40/I0}, {readdata_o[334] r_data[7]_i_2__40/I1}, {load_i[41] r_data[7]_i_2__40/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__41 - 
nets: {r_data[7]_i_2__41_n_0 r_data[7]_i_2__41/O}, {writedata_i[343] r_data[7]_i_2__41/I0}, {readdata_o[342] r_data[7]_i_2__41/I1}, {load_i[42] r_data[7]_i_2__41/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X65Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__42 - 
nets: {r_data[7]_i_2__42_n_0 r_data[7]_i_2__42/O}, {writedata_i[351] r_data[7]_i_2__42/I0}, {readdata_o[350] r_data[7]_i_2__42/I1}, {load_i[43] r_data[7]_i_2__42/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__43 - 
nets: {r_data[7]_i_2__43_n_0 r_data[7]_i_2__43/O}, {writedata_i[359] r_data[7]_i_2__43/I0}, {readdata_o[358] r_data[7]_i_2__43/I1}, {load_i[44] r_data[7]_i_2__43/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X68Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__44 - 
nets: {r_data[7]_i_2__44_n_0 r_data[7]_i_2__44/O}, {writedata_i[367] r_data[7]_i_2__44/I0}, {readdata_o[366] r_data[7]_i_2__44/I1}, {load_i[45] r_data[7]_i_2__44/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X62Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__45 - 
nets: {r_data[7]_i_2__45_n_0 r_data[7]_i_2__45/O}, {writedata_i[375] r_data[7]_i_2__45/I0}, {readdata_o[374] r_data[7]_i_2__45/I1}, {load_i[46] r_data[7]_i_2__45/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X64Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__46 - 
nets: {r_data[7]_i_2__46_n_0 r_data[7]_i_2__46/O}, {writedata_i[383] r_data[7]_i_2__46/I0}, {readdata_o[382] r_data[7]_i_2__46/I1}, {load_i[47] r_data[7]_i_2__46/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X66Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__47 - 
nets: {r_data[7]_i_2__47_n_0 r_data[7]_i_2__47/O}, {writedata_i[391] r_data[7]_i_2__47/I0}, {readdata_o[390] r_data[7]_i_2__47/I1}, {load_i[48] r_data[7]_i_2__47/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X63Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__5 - 
nets: {r_data[7]_i_2__5_n_0 r_data[7]_i_2__5/O}, {writedata_i[55] r_data[7]_i_2__5/I0}, {readdata_o[54] r_data[7]_i_2__5/I1}, {load_i[6] r_data[7]_i_2__5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X77Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__6 - 
nets: {r_data[7]_i_2__6_n_0 r_data[7]_i_2__6/O}, {writedata_i[63] r_data[7]_i_2__6/I0}, {readdata_o[62] r_data[7]_i_2__6/I1}, {load_i[7] r_data[7]_i_2__6/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__7 - 
nets: {r_data[7]_i_2__7_n_0 r_data[7]_i_2__7/O}, {writedata_i[71] r_data[7]_i_2__7/I0}, {readdata_o[70] r_data[7]_i_2__7/I1}, {load_i[8] r_data[7]_i_2__7/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X76Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__8 - 
nets: {r_data[7]_i_2__8_n_0 r_data[7]_i_2__8/O}, {writedata_i[79] r_data[7]_i_2__8/I0}, {readdata_o[78] r_data[7]_i_2__8/I1}, {load_i[9] r_data[7]_i_2__8/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X74Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_data[7]_i_2__9 - 
nets: {r_data[7]_i_2__9_n_0 r_data[7]_i_2__9/O}, {writedata_i[87] r_data[7]_i_2__9/I0}, {readdata_o[86] r_data[7]_i_2__9/I1}, {load_i[10] r_data[7]_i_2__9/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hAC, 
LOC: SLICE_X73Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_done_i_1 - 
nets: {r_done_i_1_n_0 r_done_i_1/O}, {w_run_up_49 r_done_i_1/I0}, {interrupt_module/r_run_delay r_done_i_1/I1}, {interrupt_module/r_swap_delay r_done_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X67Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_freeze_compare_i_1 - 
nets: {r_freeze_compare_i_1_n_0 r_freeze_compare_i_1/O}, {STAGEN[1].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1/I0}, {w_bit_up_1 r_freeze_compare_i_1/I1}, {readdata_o[15] r_freeze_compare_i_1/I2}, {w_run_up_1 r_freeze_compare_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__0 - 
nets: {r_freeze_compare_i_1__0_n_0 r_freeze_compare_i_1__0/O}, {STAGEN[2].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__0/I0}, {w_bit_up_2 r_freeze_compare_i_1__0/I1}, {readdata_o[23] r_freeze_compare_i_1__0/I2}, {w_run_up_2 r_freeze_compare_i_1__0/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__1 - 
nets: {r_freeze_compare_i_1__1_n_0 r_freeze_compare_i_1__1/O}, {STAGEN[3].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__1/I0}, {w_bit_up_3 r_freeze_compare_i_1__1/I1}, {readdata_o[31] r_freeze_compare_i_1__1/I2}, {w_run_up_3 r_freeze_compare_i_1__1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__10 - 
nets: {r_freeze_compare_i_1__10_n_0 r_freeze_compare_i_1__10/O}, {STAGEN[12].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__10/I0}, {w_bit_up_12 r_freeze_compare_i_1__10/I1}, {readdata_o[103] r_freeze_compare_i_1__10/I2}, {w_run_up_12 r_freeze_compare_i_1__10/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__11 - 
nets: {r_freeze_compare_i_1__11_n_0 r_freeze_compare_i_1__11/O}, {STAGEN[13].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__11/I0}, {w_bit_up_13 r_freeze_compare_i_1__11/I1}, {readdata_o[111] r_freeze_compare_i_1__11/I2}, {w_run_up_13 r_freeze_compare_i_1__11/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__12 - 
nets: {r_freeze_compare_i_1__12_n_0 r_freeze_compare_i_1__12/O}, {STAGEN[14].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__12/I0}, {w_bit_up_14 r_freeze_compare_i_1__12/I1}, {readdata_o[119] r_freeze_compare_i_1__12/I2}, {w_run_up_14 r_freeze_compare_i_1__12/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__13 - 
nets: {r_freeze_compare_i_1__13_n_0 r_freeze_compare_i_1__13/O}, {STAGEN[15].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__13/I0}, {w_bit_up_15 r_freeze_compare_i_1__13/I1}, {readdata_o[127] r_freeze_compare_i_1__13/I2}, {w_run_up_15 r_freeze_compare_i_1__13/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__14 - 
nets: {r_freeze_compare_i_1__14_n_0 r_freeze_compare_i_1__14/O}, {STAGEN[16].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__14/I0}, {w_bit_up_16 r_freeze_compare_i_1__14/I1}, {readdata_o[135] r_freeze_compare_i_1__14/I2}, {w_run_up_16 r_freeze_compare_i_1__14/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__15 - 
nets: {r_freeze_compare_i_1__15_n_0 r_freeze_compare_i_1__15/O}, {STAGEN[17].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__15/I0}, {w_bit_up_17 r_freeze_compare_i_1__15/I1}, {readdata_o[143] r_freeze_compare_i_1__15/I2}, {w_run_up_17 r_freeze_compare_i_1__15/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__16 - 
nets: {r_freeze_compare_i_1__16_n_0 r_freeze_compare_i_1__16/O}, {STAGEN[18].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__16/I0}, {w_bit_up_18 r_freeze_compare_i_1__16/I1}, {readdata_o[151] r_freeze_compare_i_1__16/I2}, {w_run_up_18 r_freeze_compare_i_1__16/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__17 - 
nets: {r_freeze_compare_i_1__17_n_0 r_freeze_compare_i_1__17/O}, {STAGEN[19].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__17/I0}, {w_bit_up_19 r_freeze_compare_i_1__17/I1}, {readdata_o[159] r_freeze_compare_i_1__17/I2}, {w_run_up_19 r_freeze_compare_i_1__17/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__18 - 
nets: {r_freeze_compare_i_1__18_n_0 r_freeze_compare_i_1__18/O}, {STAGEN[20].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__18/I0}, {w_bit_up_20 r_freeze_compare_i_1__18/I1}, {readdata_o[167] r_freeze_compare_i_1__18/I2}, {w_run_up_20 r_freeze_compare_i_1__18/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__19 - 
nets: {r_freeze_compare_i_1__19_n_0 r_freeze_compare_i_1__19/O}, {STAGEN[21].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__19/I0}, {w_bit_up_21 r_freeze_compare_i_1__19/I1}, {readdata_o[175] r_freeze_compare_i_1__19/I2}, {w_run_up_21 r_freeze_compare_i_1__19/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__2 - 
nets: {r_freeze_compare_i_1__2_n_0 r_freeze_compare_i_1__2/O}, {STAGEN[4].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__2/I0}, {w_bit_up_4 r_freeze_compare_i_1__2/I1}, {readdata_o[39] r_freeze_compare_i_1__2/I2}, {w_run_up_4 r_freeze_compare_i_1__2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__20 - 
nets: {r_freeze_compare_i_1__20_n_0 r_freeze_compare_i_1__20/O}, {STAGEN[22].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__20/I0}, {w_bit_up_22 r_freeze_compare_i_1__20/I1}, {readdata_o[183] r_freeze_compare_i_1__20/I2}, {w_run_up_22 r_freeze_compare_i_1__20/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__21 - 
nets: {r_freeze_compare_i_1__21_n_0 r_freeze_compare_i_1__21/O}, {STAGEN[23].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__21/I0}, {w_bit_up_23 r_freeze_compare_i_1__21/I1}, {readdata_o[191] r_freeze_compare_i_1__21/I2}, {w_run_up_23 r_freeze_compare_i_1__21/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__22 - 
nets: {r_freeze_compare_i_1__22_n_0 r_freeze_compare_i_1__22/O}, {STAGEN[24].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__22/I0}, {w_bit_up_24 r_freeze_compare_i_1__22/I1}, {readdata_o[199] r_freeze_compare_i_1__22/I2}, {w_run_up_24 r_freeze_compare_i_1__22/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__23 - 
nets: {r_freeze_compare_i_1__23_n_0 r_freeze_compare_i_1__23/O}, {STAGEN[25].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__23/I0}, {w_bit_up_25 r_freeze_compare_i_1__23/I1}, {readdata_o[207] r_freeze_compare_i_1__23/I2}, {w_run_up_25 r_freeze_compare_i_1__23/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__24 - 
nets: {r_freeze_compare_i_1__24_n_0 r_freeze_compare_i_1__24/O}, {STAGEN[26].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__24/I0}, {w_bit_up_26 r_freeze_compare_i_1__24/I1}, {readdata_o[215] r_freeze_compare_i_1__24/I2}, {w_run_up_26 r_freeze_compare_i_1__24/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__25 - 
nets: {r_freeze_compare_i_1__25_n_0 r_freeze_compare_i_1__25/O}, {STAGEN[27].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__25/I0}, {w_bit_up_27 r_freeze_compare_i_1__25/I1}, {readdata_o[223] r_freeze_compare_i_1__25/I2}, {w_run_up_27 r_freeze_compare_i_1__25/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__26 - 
nets: {r_freeze_compare_i_1__26_n_0 r_freeze_compare_i_1__26/O}, {STAGEN[28].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__26/I0}, {w_bit_up_28 r_freeze_compare_i_1__26/I1}, {readdata_o[231] r_freeze_compare_i_1__26/I2}, {w_run_up_28 r_freeze_compare_i_1__26/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__27 - 
nets: {r_freeze_compare_i_1__27_n_0 r_freeze_compare_i_1__27/O}, {STAGEN[29].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__27/I0}, {w_bit_up_29 r_freeze_compare_i_1__27/I1}, {readdata_o[239] r_freeze_compare_i_1__27/I2}, {w_run_up_29 r_freeze_compare_i_1__27/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__28 - 
nets: {r_freeze_compare_i_1__28_n_0 r_freeze_compare_i_1__28/O}, {STAGEN[30].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__28/I0}, {w_bit_up_30 r_freeze_compare_i_1__28/I1}, {readdata_o[247] r_freeze_compare_i_1__28/I2}, {w_run_up_30 r_freeze_compare_i_1__28/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__29 - 
nets: {r_freeze_compare_i_1__29_n_0 r_freeze_compare_i_1__29/O}, {STAGEN[31].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__29/I0}, {w_bit_up_31 r_freeze_compare_i_1__29/I1}, {readdata_o[255] r_freeze_compare_i_1__29/I2}, {w_run_up_31 r_freeze_compare_i_1__29/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__3 - 
nets: {r_freeze_compare_i_1__3_n_0 r_freeze_compare_i_1__3/O}, {STAGEN[5].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__3/I0}, {w_bit_up_5 r_freeze_compare_i_1__3/I1}, {readdata_o[47] r_freeze_compare_i_1__3/I2}, {w_run_up_5 r_freeze_compare_i_1__3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__30 - 
nets: {r_freeze_compare_i_1__30_n_0 r_freeze_compare_i_1__30/O}, {STAGEN[32].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__30/I0}, {w_bit_up_32 r_freeze_compare_i_1__30/I1}, {readdata_o[263] r_freeze_compare_i_1__30/I2}, {w_run_up_32 r_freeze_compare_i_1__30/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__31 - 
nets: {r_freeze_compare_i_1__31_n_0 r_freeze_compare_i_1__31/O}, {STAGEN[33].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__31/I0}, {w_bit_up_33 r_freeze_compare_i_1__31/I1}, {readdata_o[271] r_freeze_compare_i_1__31/I2}, {w_run_up_33 r_freeze_compare_i_1__31/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__32 - 
nets: {r_freeze_compare_i_1__32_n_0 r_freeze_compare_i_1__32/O}, {STAGEN[34].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__32/I0}, {w_bit_up_34 r_freeze_compare_i_1__32/I1}, {readdata_o[279] r_freeze_compare_i_1__32/I2}, {w_run_up_34 r_freeze_compare_i_1__32/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__33 - 
nets: {r_freeze_compare_i_1__33_n_0 r_freeze_compare_i_1__33/O}, {STAGEN[35].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__33/I0}, {w_bit_up_35 r_freeze_compare_i_1__33/I1}, {readdata_o[287] r_freeze_compare_i_1__33/I2}, {w_run_up_35 r_freeze_compare_i_1__33/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__34 - 
nets: {r_freeze_compare_i_1__34_n_0 r_freeze_compare_i_1__34/O}, {STAGEN[36].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__34/I0}, {w_bit_up_36 r_freeze_compare_i_1__34/I1}, {readdata_o[295] r_freeze_compare_i_1__34/I2}, {w_run_up_36 r_freeze_compare_i_1__34/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__35 - 
nets: {r_freeze_compare_i_1__35_n_0 r_freeze_compare_i_1__35/O}, {STAGEN[37].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__35/I0}, {w_bit_up_37 r_freeze_compare_i_1__35/I1}, {readdata_o[303] r_freeze_compare_i_1__35/I2}, {w_run_up_37 r_freeze_compare_i_1__35/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__36 - 
nets: {r_freeze_compare_i_1__36_n_0 r_freeze_compare_i_1__36/O}, {STAGEN[38].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__36/I0}, {w_bit_up_38 r_freeze_compare_i_1__36/I1}, {readdata_o[311] r_freeze_compare_i_1__36/I2}, {w_run_up_38 r_freeze_compare_i_1__36/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__37 - 
nets: {r_freeze_compare_i_1__37_n_0 r_freeze_compare_i_1__37/O}, {STAGEN[39].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__37/I0}, {w_bit_up_39 r_freeze_compare_i_1__37/I1}, {readdata_o[319] r_freeze_compare_i_1__37/I2}, {w_run_up_39 r_freeze_compare_i_1__37/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__38 - 
nets: {r_freeze_compare_i_1__38_n_0 r_freeze_compare_i_1__38/O}, {STAGEN[40].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__38/I0}, {w_bit_up_40 r_freeze_compare_i_1__38/I1}, {readdata_o[327] r_freeze_compare_i_1__38/I2}, {w_run_up_40 r_freeze_compare_i_1__38/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__39 - 
nets: {r_freeze_compare_i_1__39_n_0 r_freeze_compare_i_1__39/O}, {STAGEN[41].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__39/I0}, {w_bit_up_41 r_freeze_compare_i_1__39/I1}, {readdata_o[335] r_freeze_compare_i_1__39/I2}, {w_run_up_41 r_freeze_compare_i_1__39/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__4 - 
nets: {r_freeze_compare_i_1__4_n_0 r_freeze_compare_i_1__4/O}, {STAGEN[6].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__4/I0}, {w_bit_up_6 r_freeze_compare_i_1__4/I1}, {readdata_o[55] r_freeze_compare_i_1__4/I2}, {w_run_up_6 r_freeze_compare_i_1__4/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__40 - 
nets: {r_freeze_compare_i_1__40_n_0 r_freeze_compare_i_1__40/O}, {STAGEN[42].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__40/I0}, {w_bit_up_42 r_freeze_compare_i_1__40/I1}, {readdata_o[343] r_freeze_compare_i_1__40/I2}, {w_run_up_42 r_freeze_compare_i_1__40/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__41 - 
nets: {r_freeze_compare_i_1__41_n_0 r_freeze_compare_i_1__41/O}, {STAGEN[43].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__41/I0}, {w_bit_up_43 r_freeze_compare_i_1__41/I1}, {readdata_o[351] r_freeze_compare_i_1__41/I2}, {w_run_up_43 r_freeze_compare_i_1__41/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__42 - 
nets: {r_freeze_compare_i_1__42_n_0 r_freeze_compare_i_1__42/O}, {STAGEN[44].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__42/I0}, {w_bit_up_44 r_freeze_compare_i_1__42/I1}, {readdata_o[359] r_freeze_compare_i_1__42/I2}, {w_run_up_44 r_freeze_compare_i_1__42/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__43 - 
nets: {r_freeze_compare_i_1__43_n_0 r_freeze_compare_i_1__43/O}, {STAGEN[45].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__43/I0}, {w_bit_up_45 r_freeze_compare_i_1__43/I1}, {readdata_o[367] r_freeze_compare_i_1__43/I2}, {w_run_up_45 r_freeze_compare_i_1__43/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__44 - 
nets: {r_freeze_compare_i_1__44_n_0 r_freeze_compare_i_1__44/O}, {STAGEN[46].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__44/I0}, {w_bit_up_46 r_freeze_compare_i_1__44/I1}, {readdata_o[375] r_freeze_compare_i_1__44/I2}, {w_run_up_46 r_freeze_compare_i_1__44/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__45 - 
nets: {r_freeze_compare_i_1__45_n_0 r_freeze_compare_i_1__45/O}, {STAGEN[47].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__45/I0}, {w_bit_up_47 r_freeze_compare_i_1__45/I1}, {readdata_o[383] r_freeze_compare_i_1__45/I2}, {w_run_up_47 r_freeze_compare_i_1__45/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__46 - 
nets: {r_freeze_compare_i_1__46_n_0 r_freeze_compare_i_1__46/O}, {STAGEN[48].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__46/I0}, {w_bit_up_48 r_freeze_compare_i_1__46/I1}, {readdata_o[391] r_freeze_compare_i_1__46/I2}, {w_run_up_48 r_freeze_compare_i_1__46/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__5 - 
nets: {r_freeze_compare_i_1__5_n_0 r_freeze_compare_i_1__5/O}, {STAGEN[7].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__5/I0}, {w_bit_up_7 r_freeze_compare_i_1__5/I1}, {readdata_o[63] r_freeze_compare_i_1__5/I2}, {w_run_up_7 r_freeze_compare_i_1__5/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__6 - 
nets: {r_freeze_compare_i_1__6_n_0 r_freeze_compare_i_1__6/O}, {STAGEN[8].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__6/I0}, {w_bit_up_8 r_freeze_compare_i_1__6/I1}, {readdata_o[71] r_freeze_compare_i_1__6/I2}, {w_run_up_8 r_freeze_compare_i_1__6/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__7 - 
nets: {r_freeze_compare_i_1__7_n_0 r_freeze_compare_i_1__7/O}, {STAGEN[9].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__7/I0}, {w_bit_up_9 r_freeze_compare_i_1__7/I1}, {readdata_o[79] r_freeze_compare_i_1__7/I2}, {w_run_up_9 r_freeze_compare_i_1__7/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__8 - 
nets: {r_freeze_compare_i_1__8_n_0 r_freeze_compare_i_1__8/O}, {STAGEN[10].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__8/I0}, {w_bit_up_10 r_freeze_compare_i_1__8/I1}, {readdata_o[87] r_freeze_compare_i_1__8/I2}, {w_run_up_10 r_freeze_compare_i_1__8/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_freeze_compare_i_1__9 - 
nets: {r_freeze_compare_i_1__9_n_0 r_freeze_compare_i_1__9/O}, {STAGEN[11].stage/split_module/r_freeze_compare_reg_n_0 r_freeze_compare_i_1__9/I0}, {w_bit_up_11 r_freeze_compare_i_1__9/I1}, {readdata_o[95] r_freeze_compare_i_1__9/I2}, {w_run_up_11 r_freeze_compare_i_1__9/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBE00, 
LOC: SLICE_X75Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_job_done_i_1 - 
nets: {r_job_done_i_1_n_0 r_job_done_i_1/O}, {start_i r_job_done_i_1/I0}, {run_module/r_job_done r_job_done_i_1/I1}, {done_o r_job_done_i_1/I2}, {rst r_job_done_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFF4, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_large_bit_i_1 - 
nets: {r_large_bit_i_1_n_0 r_large_bit_i_1/O}, {STAGEN[1].stage/split_module/r_bit1 r_large_bit_i_1/I0}, {STAGEN[1].stage/split_module/r_compare_result r_large_bit_i_1/I1}, {STAGEN[1].stage/split_module/r_bit2 r_large_bit_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__0 - 
nets: {r_large_bit_i_1__0_n_0 r_large_bit_i_1__0/O}, {STAGEN[2].stage/split_module/r_bit1 r_large_bit_i_1__0/I0}, {STAGEN[2].stage/split_module/r_compare_result r_large_bit_i_1__0/I1}, {STAGEN[2].stage/split_module/r_bit2 r_large_bit_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__1 - 
nets: {r_large_bit_i_1__1_n_0 r_large_bit_i_1__1/O}, {STAGEN[3].stage/split_module/r_bit1 r_large_bit_i_1__1/I0}, {STAGEN[3].stage/split_module/r_compare_result r_large_bit_i_1__1/I1}, {STAGEN[3].stage/split_module/r_bit2 r_large_bit_i_1__1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__10 - 
nets: {r_large_bit_i_1__10_n_0 r_large_bit_i_1__10/O}, {STAGEN[12].stage/split_module/r_bit1 r_large_bit_i_1__10/I0}, {STAGEN[12].stage/split_module/r_compare_result r_large_bit_i_1__10/I1}, {STAGEN[12].stage/split_module/r_bit2 r_large_bit_i_1__10/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__11 - 
nets: {r_large_bit_i_1__11_n_0 r_large_bit_i_1__11/O}, {STAGEN[13].stage/split_module/r_bit1 r_large_bit_i_1__11/I0}, {STAGEN[13].stage/split_module/r_compare_result r_large_bit_i_1__11/I1}, {STAGEN[13].stage/split_module/r_bit2 r_large_bit_i_1__11/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__12 - 
nets: {r_large_bit_i_1__12_n_0 r_large_bit_i_1__12/O}, {STAGEN[14].stage/split_module/r_bit1 r_large_bit_i_1__12/I0}, {STAGEN[14].stage/split_module/r_compare_result r_large_bit_i_1__12/I1}, {STAGEN[14].stage/split_module/r_bit2 r_large_bit_i_1__12/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__13 - 
nets: {r_large_bit_i_1__13_n_0 r_large_bit_i_1__13/O}, {STAGEN[15].stage/split_module/r_bit1 r_large_bit_i_1__13/I0}, {STAGEN[15].stage/split_module/r_compare_result r_large_bit_i_1__13/I1}, {STAGEN[15].stage/split_module/r_bit2 r_large_bit_i_1__13/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__14 - 
nets: {r_large_bit_i_1__14_n_0 r_large_bit_i_1__14/O}, {STAGEN[16].stage/split_module/r_bit1 r_large_bit_i_1__14/I0}, {STAGEN[16].stage/split_module/r_compare_result r_large_bit_i_1__14/I1}, {STAGEN[16].stage/split_module/r_bit2 r_large_bit_i_1__14/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__15 - 
nets: {r_large_bit_i_1__15_n_0 r_large_bit_i_1__15/O}, {STAGEN[17].stage/split_module/r_bit1 r_large_bit_i_1__15/I0}, {STAGEN[17].stage/split_module/r_compare_result r_large_bit_i_1__15/I1}, {STAGEN[17].stage/split_module/r_bit2 r_large_bit_i_1__15/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__16 - 
nets: {r_large_bit_i_1__16_n_0 r_large_bit_i_1__16/O}, {STAGEN[18].stage/split_module/r_bit1 r_large_bit_i_1__16/I0}, {STAGEN[18].stage/split_module/r_compare_result r_large_bit_i_1__16/I1}, {STAGEN[18].stage/split_module/r_bit2 r_large_bit_i_1__16/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__17 - 
nets: {r_large_bit_i_1__17_n_0 r_large_bit_i_1__17/O}, {STAGEN[19].stage/split_module/r_bit1 r_large_bit_i_1__17/I0}, {STAGEN[19].stage/split_module/r_compare_result r_large_bit_i_1__17/I1}, {STAGEN[19].stage/split_module/r_bit2 r_large_bit_i_1__17/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__18 - 
nets: {r_large_bit_i_1__18_n_0 r_large_bit_i_1__18/O}, {STAGEN[20].stage/split_module/r_bit1 r_large_bit_i_1__18/I0}, {STAGEN[20].stage/split_module/r_compare_result r_large_bit_i_1__18/I1}, {STAGEN[20].stage/split_module/r_bit2 r_large_bit_i_1__18/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__19 - 
nets: {r_large_bit_i_1__19_n_0 r_large_bit_i_1__19/O}, {STAGEN[21].stage/split_module/r_bit1 r_large_bit_i_1__19/I0}, {STAGEN[21].stage/split_module/r_compare_result r_large_bit_i_1__19/I1}, {STAGEN[21].stage/split_module/r_bit2 r_large_bit_i_1__19/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__2 - 
nets: {r_large_bit_i_1__2_n_0 r_large_bit_i_1__2/O}, {STAGEN[4].stage/split_module/r_bit1 r_large_bit_i_1__2/I0}, {STAGEN[4].stage/split_module/r_compare_result r_large_bit_i_1__2/I1}, {STAGEN[4].stage/split_module/r_bit2 r_large_bit_i_1__2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__20 - 
nets: {r_large_bit_i_1__20_n_0 r_large_bit_i_1__20/O}, {STAGEN[22].stage/split_module/r_bit1 r_large_bit_i_1__20/I0}, {STAGEN[22].stage/split_module/r_compare_result r_large_bit_i_1__20/I1}, {STAGEN[22].stage/split_module/r_bit2 r_large_bit_i_1__20/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__21 - 
nets: {r_large_bit_i_1__21_n_0 r_large_bit_i_1__21/O}, {STAGEN[23].stage/split_module/r_bit1 r_large_bit_i_1__21/I0}, {STAGEN[23].stage/split_module/r_compare_result r_large_bit_i_1__21/I1}, {STAGEN[23].stage/split_module/r_bit2 r_large_bit_i_1__21/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__22 - 
nets: {r_large_bit_i_1__22_n_0 r_large_bit_i_1__22/O}, {STAGEN[24].stage/split_module/r_bit1 r_large_bit_i_1__22/I0}, {STAGEN[24].stage/split_module/r_compare_result r_large_bit_i_1__22/I1}, {STAGEN[24].stage/split_module/r_bit2 r_large_bit_i_1__22/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__23 - 
nets: {r_large_bit_i_1__23_n_0 r_large_bit_i_1__23/O}, {STAGEN[25].stage/split_module/r_bit1 r_large_bit_i_1__23/I0}, {STAGEN[25].stage/split_module/r_compare_result r_large_bit_i_1__23/I1}, {STAGEN[25].stage/split_module/r_bit2 r_large_bit_i_1__23/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__24 - 
nets: {r_large_bit_i_1__24_n_0 r_large_bit_i_1__24/O}, {STAGEN[26].stage/split_module/r_bit1 r_large_bit_i_1__24/I0}, {STAGEN[26].stage/split_module/r_compare_result r_large_bit_i_1__24/I1}, {STAGEN[26].stage/split_module/r_bit2 r_large_bit_i_1__24/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__25 - 
nets: {r_large_bit_i_1__25_n_0 r_large_bit_i_1__25/O}, {STAGEN[27].stage/split_module/r_bit1 r_large_bit_i_1__25/I0}, {STAGEN[27].stage/split_module/r_compare_result r_large_bit_i_1__25/I1}, {STAGEN[27].stage/split_module/r_bit2 r_large_bit_i_1__25/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__26 - 
nets: {r_large_bit_i_1__26_n_0 r_large_bit_i_1__26/O}, {STAGEN[28].stage/split_module/r_bit1 r_large_bit_i_1__26/I0}, {STAGEN[28].stage/split_module/r_compare_result r_large_bit_i_1__26/I1}, {STAGEN[28].stage/split_module/r_bit2 r_large_bit_i_1__26/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__27 - 
nets: {r_large_bit_i_1__27_n_0 r_large_bit_i_1__27/O}, {STAGEN[29].stage/split_module/r_bit1 r_large_bit_i_1__27/I0}, {STAGEN[29].stage/split_module/r_compare_result r_large_bit_i_1__27/I1}, {STAGEN[29].stage/split_module/r_bit2 r_large_bit_i_1__27/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__28 - 
nets: {r_large_bit_i_1__28_n_0 r_large_bit_i_1__28/O}, {STAGEN[30].stage/split_module/r_bit1 r_large_bit_i_1__28/I0}, {STAGEN[30].stage/split_module/r_compare_result r_large_bit_i_1__28/I1}, {STAGEN[30].stage/split_module/r_bit2 r_large_bit_i_1__28/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__29 - 
nets: {r_large_bit_i_1__29_n_0 r_large_bit_i_1__29/O}, {STAGEN[31].stage/split_module/r_bit1 r_large_bit_i_1__29/I0}, {STAGEN[31].stage/split_module/r_compare_result r_large_bit_i_1__29/I1}, {STAGEN[31].stage/split_module/r_bit2 r_large_bit_i_1__29/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__3 - 
nets: {r_large_bit_i_1__3_n_0 r_large_bit_i_1__3/O}, {STAGEN[5].stage/split_module/r_bit1 r_large_bit_i_1__3/I0}, {STAGEN[5].stage/split_module/r_compare_result r_large_bit_i_1__3/I1}, {STAGEN[5].stage/split_module/r_bit2 r_large_bit_i_1__3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__30 - 
nets: {r_large_bit_i_1__30_n_0 r_large_bit_i_1__30/O}, {STAGEN[32].stage/split_module/r_bit1 r_large_bit_i_1__30/I0}, {STAGEN[32].stage/split_module/r_compare_result r_large_bit_i_1__30/I1}, {STAGEN[32].stage/split_module/r_bit2 r_large_bit_i_1__30/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__31 - 
nets: {r_large_bit_i_1__31_n_0 r_large_bit_i_1__31/O}, {STAGEN[33].stage/split_module/r_bit1 r_large_bit_i_1__31/I0}, {STAGEN[33].stage/split_module/r_compare_result r_large_bit_i_1__31/I1}, {STAGEN[33].stage/split_module/r_bit2 r_large_bit_i_1__31/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__32 - 
nets: {r_large_bit_i_1__32_n_0 r_large_bit_i_1__32/O}, {STAGEN[34].stage/split_module/r_bit1 r_large_bit_i_1__32/I0}, {STAGEN[34].stage/split_module/r_compare_result r_large_bit_i_1__32/I1}, {STAGEN[34].stage/split_module/r_bit2 r_large_bit_i_1__32/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__33 - 
nets: {r_large_bit_i_1__33_n_0 r_large_bit_i_1__33/O}, {STAGEN[35].stage/split_module/r_bit1 r_large_bit_i_1__33/I0}, {STAGEN[35].stage/split_module/r_compare_result r_large_bit_i_1__33/I1}, {STAGEN[35].stage/split_module/r_bit2 r_large_bit_i_1__33/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__34 - 
nets: {r_large_bit_i_1__34_n_0 r_large_bit_i_1__34/O}, {STAGEN[36].stage/split_module/r_bit1 r_large_bit_i_1__34/I0}, {STAGEN[36].stage/split_module/r_compare_result r_large_bit_i_1__34/I1}, {STAGEN[36].stage/split_module/r_bit2 r_large_bit_i_1__34/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__35 - 
nets: {r_large_bit_i_1__35_n_0 r_large_bit_i_1__35/O}, {STAGEN[37].stage/split_module/r_bit1 r_large_bit_i_1__35/I0}, {STAGEN[37].stage/split_module/r_compare_result r_large_bit_i_1__35/I1}, {STAGEN[37].stage/split_module/r_bit2 r_large_bit_i_1__35/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__36 - 
nets: {r_large_bit_i_1__36_n_0 r_large_bit_i_1__36/O}, {STAGEN[38].stage/split_module/r_bit1 r_large_bit_i_1__36/I0}, {STAGEN[38].stage/split_module/r_compare_result r_large_bit_i_1__36/I1}, {STAGEN[38].stage/split_module/r_bit2 r_large_bit_i_1__36/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__37 - 
nets: {r_large_bit_i_1__37_n_0 r_large_bit_i_1__37/O}, {STAGEN[39].stage/split_module/r_bit1 r_large_bit_i_1__37/I0}, {STAGEN[39].stage/split_module/r_compare_result r_large_bit_i_1__37/I1}, {STAGEN[39].stage/split_module/r_bit2 r_large_bit_i_1__37/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__38 - 
nets: {r_large_bit_i_1__38_n_0 r_large_bit_i_1__38/O}, {STAGEN[40].stage/split_module/r_bit1 r_large_bit_i_1__38/I0}, {STAGEN[40].stage/split_module/r_compare_result r_large_bit_i_1__38/I1}, {STAGEN[40].stage/split_module/r_bit2 r_large_bit_i_1__38/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__39 - 
nets: {r_large_bit_i_1__39_n_0 r_large_bit_i_1__39/O}, {STAGEN[41].stage/split_module/r_bit1 r_large_bit_i_1__39/I0}, {STAGEN[41].stage/split_module/r_compare_result r_large_bit_i_1__39/I1}, {STAGEN[41].stage/split_module/r_bit2 r_large_bit_i_1__39/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__4 - 
nets: {r_large_bit_i_1__4_n_0 r_large_bit_i_1__4/O}, {STAGEN[6].stage/split_module/r_bit1 r_large_bit_i_1__4/I0}, {STAGEN[6].stage/split_module/r_compare_result r_large_bit_i_1__4/I1}, {STAGEN[6].stage/split_module/r_bit2 r_large_bit_i_1__4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__40 - 
nets: {r_large_bit_i_1__40_n_0 r_large_bit_i_1__40/O}, {STAGEN[42].stage/split_module/r_bit1 r_large_bit_i_1__40/I0}, {STAGEN[42].stage/split_module/r_compare_result r_large_bit_i_1__40/I1}, {STAGEN[42].stage/split_module/r_bit2 r_large_bit_i_1__40/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__41 - 
nets: {r_large_bit_i_1__41_n_0 r_large_bit_i_1__41/O}, {STAGEN[43].stage/split_module/r_bit1 r_large_bit_i_1__41/I0}, {STAGEN[43].stage/split_module/r_compare_result r_large_bit_i_1__41/I1}, {STAGEN[43].stage/split_module/r_bit2 r_large_bit_i_1__41/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__42 - 
nets: {r_large_bit_i_1__42_n_0 r_large_bit_i_1__42/O}, {STAGEN[44].stage/split_module/r_bit1 r_large_bit_i_1__42/I0}, {STAGEN[44].stage/split_module/r_compare_result r_large_bit_i_1__42/I1}, {STAGEN[44].stage/split_module/r_bit2 r_large_bit_i_1__42/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__43 - 
nets: {r_large_bit_i_1__43_n_0 r_large_bit_i_1__43/O}, {STAGEN[45].stage/split_module/r_bit1 r_large_bit_i_1__43/I0}, {STAGEN[45].stage/split_module/r_compare_result r_large_bit_i_1__43/I1}, {STAGEN[45].stage/split_module/r_bit2 r_large_bit_i_1__43/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__44 - 
nets: {r_large_bit_i_1__44_n_0 r_large_bit_i_1__44/O}, {STAGEN[46].stage/split_module/r_bit1 r_large_bit_i_1__44/I0}, {STAGEN[46].stage/split_module/r_compare_result r_large_bit_i_1__44/I1}, {STAGEN[46].stage/split_module/r_bit2 r_large_bit_i_1__44/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__45 - 
nets: {r_large_bit_i_1__45_n_0 r_large_bit_i_1__45/O}, {STAGEN[47].stage/split_module/r_bit1 r_large_bit_i_1__45/I0}, {STAGEN[47].stage/split_module/r_compare_result r_large_bit_i_1__45/I1}, {STAGEN[47].stage/split_module/r_bit2 r_large_bit_i_1__45/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__5 - 
nets: {r_large_bit_i_1__5_n_0 r_large_bit_i_1__5/O}, {STAGEN[7].stage/split_module/r_bit1 r_large_bit_i_1__5/I0}, {STAGEN[7].stage/split_module/r_compare_result r_large_bit_i_1__5/I1}, {STAGEN[7].stage/split_module/r_bit2 r_large_bit_i_1__5/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__6 - 
nets: {r_large_bit_i_1__6_n_0 r_large_bit_i_1__6/O}, {STAGEN[8].stage/split_module/r_bit1 r_large_bit_i_1__6/I0}, {STAGEN[8].stage/split_module/r_compare_result r_large_bit_i_1__6/I1}, {STAGEN[8].stage/split_module/r_bit2 r_large_bit_i_1__6/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__7 - 
nets: {r_large_bit_i_1__7_n_0 r_large_bit_i_1__7/O}, {STAGEN[9].stage/split_module/r_bit1 r_large_bit_i_1__7/I0}, {STAGEN[9].stage/split_module/r_compare_result r_large_bit_i_1__7/I1}, {STAGEN[9].stage/split_module/r_bit2 r_large_bit_i_1__7/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__8 - 
nets: {r_large_bit_i_1__8_n_0 r_large_bit_i_1__8/O}, {STAGEN[10].stage/split_module/r_bit1 r_large_bit_i_1__8/I0}, {STAGEN[10].stage/split_module/r_compare_result r_large_bit_i_1__8/I1}, {STAGEN[10].stage/split_module/r_bit2 r_large_bit_i_1__8/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_large_bit_i_1__9 - 
nets: {r_large_bit_i_1__9_n_0 r_large_bit_i_1__9/O}, {STAGEN[11].stage/split_module/r_bit1 r_large_bit_i_1__9/I0}, {STAGEN[11].stage/split_module/r_compare_result r_large_bit_i_1__9/I1}, {STAGEN[11].stage/split_module/r_bit2 r_large_bit_i_1__9/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_pulses[0]_i_1 - 
nets: {r_pulses0[0] r_pulses[0]_i_1/O}, {interrupt_module/r_pulses_reg_n_0_[0] r_pulses[0]_i_1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

r_pulses[1]_i_1 - 
nets: {r_pulses[1]_i_1_n_0 r_pulses[1]_i_1/O}, {interrupt_module/r_pulses_reg_n_0_[0] r_pulses[1]_i_1/I0}, {interrupt_module/r_pulses_reg_n_0_[1] r_pulses[1]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_pulses[2]_i_1 - 
nets: {r_pulses[2]_i_1_n_0 r_pulses[2]_i_1/O}, {interrupt_module/r_pulses_reg_n_0_[1] r_pulses[2]_i_1/I0}, {interrupt_module/r_pulses_reg_n_0_[0] r_pulses[2]_i_1/I1}, {interrupt_module/r_pulses_reg_n_0_[2] r_pulses[2]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hE1, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_pulses[3]_i_1 - 
nets: {r_pulses[3]_i_1_n_0 r_pulses[3]_i_1/O}, {interrupt_module/r_pulses_reg_n_0_[2] r_pulses[3]_i_1/I0}, {interrupt_module/r_pulses_reg_n_0_[0] r_pulses[3]_i_1/I1}, {interrupt_module/r_pulses_reg_n_0_[1] r_pulses[3]_i_1/I2}, {interrupt_module/r_pulses_reg_n_0_[3] r_pulses[3]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hFE01, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

r_pulses[4]_i_1 - 
nets: {r_pulses[4]_i_1_n_0 r_pulses[4]_i_1/O}, {interrupt_module/r_pulses_reg_n_0_[3] r_pulses[4]_i_1/I0}, {interrupt_module/r_pulses_reg_n_0_[1] r_pulses[4]_i_1/I1}, {interrupt_module/r_pulses_reg_n_0_[0] r_pulses[4]_i_1/I2}, {interrupt_module/r_pulses_reg_n_0_[2] r_pulses[4]_i_1/I3}, {interrupt_module/r_pulses_reg_n_0_[4] r_pulses[4]_i_1/I4}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 32'hFFFE0001, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_pulses[5]_i_1 - 
nets: {r_pulses[5]_i_1_n_0 r_pulses[5]_i_1/O}, {interrupt_o r_pulses[5]_i_1/I0}, {rst r_pulses[5]_i_1/I1}, {interrupt_module/r_swap_delay r_pulses[5]_i_1/I2}, {interrupt_module/r_run_delay r_pulses[5]_i_1/I3}, {w_run_up_49 r_pulses[5]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEEEEFEEE, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

r_pulses[5]_i_2 - 
nets: {r_pulses[5]_i_2_n_0 r_pulses[5]_i_2/O}, {interrupt_module/r_run_delay r_pulses[5]_i_2/I0}, {w_run_up_49 r_pulses[5]_i_2/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X66Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_pulses[5]_i_3 - 
nets: {r_pulses[5]_i_3_n_0 r_pulses[5]_i_3/O}, {interrupt_module/r_pulses_reg_n_0_[4] r_pulses[5]_i_3/I0}, {interrupt_module/r_pulses_reg_n_0_[2] r_pulses[5]_i_3/I1}, {interrupt_module/r_pulses_reg_n_0_[0] r_pulses[5]_i_3/I2}, {interrupt_module/r_pulses_reg_n_0_[1] r_pulses[5]_i_3/I3}, {interrupt_module/r_pulses_reg_n_0_[3] r_pulses[5]_i_3/I4}, {interrupt_o r_pulses[5]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFE00000001, 
LOC: SLICE_X67Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

r_run_late_66_reg[0] - 
nets: {r_run_late_66__0[0] r_run_late_66_reg[0]/Q}, {clk r_run_late_66_reg[0]/C}, {<const1> r_run_late_66_reg[0]/CE}, {w_run_up_49 r_run_late_66_reg[0]/D}, {<const0> r_run_late_66_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_run_late_66_reg[1] - 
nets: {r_run_late_66[1] r_run_late_66_reg[1]/Q}, {clk r_run_late_66_reg[1]/C}, {<const1> r_run_late_66_reg[1]/CE}, {r_run_late_66__0[0] r_run_late_66_reg[1]/D}, {<const0> r_run_late_66_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_small_bit_i_1 - 
nets: {r_small_bit_i_1_n_0 r_small_bit_i_1/O}, {STAGEN[1].stage/split_module/r_bit2 r_small_bit_i_1/I0}, {STAGEN[1].stage/split_module/r_compare_result r_small_bit_i_1/I1}, {STAGEN[1].stage/split_module/r_bit1 r_small_bit_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X70Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__0 - 
nets: {r_small_bit_i_1__0_n_0 r_small_bit_i_1__0/O}, {STAGEN[2].stage/split_module/r_bit2 r_small_bit_i_1__0/I0}, {STAGEN[2].stage/split_module/r_compare_result r_small_bit_i_1__0/I1}, {STAGEN[2].stage/split_module/r_bit1 r_small_bit_i_1__0/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__1 - 
nets: {r_small_bit_i_1__1_n_0 r_small_bit_i_1__1/O}, {STAGEN[3].stage/split_module/r_bit2 r_small_bit_i_1__1/I0}, {STAGEN[3].stage/split_module/r_compare_result r_small_bit_i_1__1/I1}, {STAGEN[3].stage/split_module/r_bit1 r_small_bit_i_1__1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__10 - 
nets: {r_small_bit_i_1__10_n_0 r_small_bit_i_1__10/O}, {STAGEN[12].stage/split_module/r_bit2 r_small_bit_i_1__10/I0}, {STAGEN[12].stage/split_module/r_compare_result r_small_bit_i_1__10/I1}, {STAGEN[12].stage/split_module/r_bit1 r_small_bit_i_1__10/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__11 - 
nets: {r_small_bit_i_1__11_n_0 r_small_bit_i_1__11/O}, {STAGEN[13].stage/split_module/r_bit2 r_small_bit_i_1__11/I0}, {STAGEN[13].stage/split_module/r_compare_result r_small_bit_i_1__11/I1}, {STAGEN[13].stage/split_module/r_bit1 r_small_bit_i_1__11/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__12 - 
nets: {r_small_bit_i_1__12_n_0 r_small_bit_i_1__12/O}, {STAGEN[14].stage/split_module/r_bit2 r_small_bit_i_1__12/I0}, {STAGEN[14].stage/split_module/r_compare_result r_small_bit_i_1__12/I1}, {STAGEN[14].stage/split_module/r_bit1 r_small_bit_i_1__12/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X76Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__13 - 
nets: {r_small_bit_i_1__13_n_0 r_small_bit_i_1__13/O}, {STAGEN[15].stage/split_module/r_bit2 r_small_bit_i_1__13/I0}, {STAGEN[15].stage/split_module/r_compare_result r_small_bit_i_1__13/I1}, {STAGEN[15].stage/split_module/r_bit1 r_small_bit_i_1__13/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__14 - 
nets: {r_small_bit_i_1__14_n_0 r_small_bit_i_1__14/O}, {STAGEN[16].stage/split_module/r_bit2 r_small_bit_i_1__14/I0}, {STAGEN[16].stage/split_module/r_compare_result r_small_bit_i_1__14/I1}, {STAGEN[16].stage/split_module/r_bit1 r_small_bit_i_1__14/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X77Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__15 - 
nets: {r_small_bit_i_1__15_n_0 r_small_bit_i_1__15/O}, {STAGEN[17].stage/split_module/r_bit2 r_small_bit_i_1__15/I0}, {STAGEN[17].stage/split_module/r_compare_result r_small_bit_i_1__15/I1}, {STAGEN[17].stage/split_module/r_bit1 r_small_bit_i_1__15/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__16 - 
nets: {r_small_bit_i_1__16_n_0 r_small_bit_i_1__16/O}, {STAGEN[18].stage/split_module/r_bit2 r_small_bit_i_1__16/I0}, {STAGEN[18].stage/split_module/r_compare_result r_small_bit_i_1__16/I1}, {STAGEN[18].stage/split_module/r_bit1 r_small_bit_i_1__16/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__17 - 
nets: {r_small_bit_i_1__17_n_0 r_small_bit_i_1__17/O}, {STAGEN[19].stage/split_module/r_bit2 r_small_bit_i_1__17/I0}, {STAGEN[19].stage/split_module/r_compare_result r_small_bit_i_1__17/I1}, {STAGEN[19].stage/split_module/r_bit1 r_small_bit_i_1__17/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X73Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__18 - 
nets: {r_small_bit_i_1__18_n_0 r_small_bit_i_1__18/O}, {STAGEN[20].stage/split_module/r_bit2 r_small_bit_i_1__18/I0}, {STAGEN[20].stage/split_module/r_compare_result r_small_bit_i_1__18/I1}, {STAGEN[20].stage/split_module/r_bit1 r_small_bit_i_1__18/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__19 - 
nets: {r_small_bit_i_1__19_n_0 r_small_bit_i_1__19/O}, {STAGEN[21].stage/split_module/r_bit2 r_small_bit_i_1__19/I0}, {STAGEN[21].stage/split_module/r_compare_result r_small_bit_i_1__19/I1}, {STAGEN[21].stage/split_module/r_bit1 r_small_bit_i_1__19/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__2 - 
nets: {r_small_bit_i_1__2_n_0 r_small_bit_i_1__2/O}, {STAGEN[4].stage/split_module/r_bit2 r_small_bit_i_1__2/I0}, {STAGEN[4].stage/split_module/r_compare_result r_small_bit_i_1__2/I1}, {STAGEN[4].stage/split_module/r_bit1 r_small_bit_i_1__2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X73Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__20 - 
nets: {r_small_bit_i_1__20_n_0 r_small_bit_i_1__20/O}, {STAGEN[22].stage/split_module/r_bit2 r_small_bit_i_1__20/I0}, {STAGEN[22].stage/split_module/r_compare_result r_small_bit_i_1__20/I1}, {STAGEN[22].stage/split_module/r_bit1 r_small_bit_i_1__20/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__21 - 
nets: {r_small_bit_i_1__21_n_0 r_small_bit_i_1__21/O}, {STAGEN[23].stage/split_module/r_bit2 r_small_bit_i_1__21/I0}, {STAGEN[23].stage/split_module/r_compare_result r_small_bit_i_1__21/I1}, {STAGEN[23].stage/split_module/r_bit1 r_small_bit_i_1__21/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__22 - 
nets: {r_small_bit_i_1__22_n_0 r_small_bit_i_1__22/O}, {STAGEN[24].stage/split_module/r_bit2 r_small_bit_i_1__22/I0}, {STAGEN[24].stage/split_module/r_compare_result r_small_bit_i_1__22/I1}, {STAGEN[24].stage/split_module/r_bit1 r_small_bit_i_1__22/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__23 - 
nets: {r_small_bit_i_1__23_n_0 r_small_bit_i_1__23/O}, {STAGEN[25].stage/split_module/r_bit2 r_small_bit_i_1__23/I0}, {STAGEN[25].stage/split_module/r_compare_result r_small_bit_i_1__23/I1}, {STAGEN[25].stage/split_module/r_bit1 r_small_bit_i_1__23/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__24 - 
nets: {r_small_bit_i_1__24_n_0 r_small_bit_i_1__24/O}, {STAGEN[26].stage/split_module/r_bit2 r_small_bit_i_1__24/I0}, {STAGEN[26].stage/split_module/r_compare_result r_small_bit_i_1__24/I1}, {STAGEN[26].stage/split_module/r_bit1 r_small_bit_i_1__24/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__25 - 
nets: {r_small_bit_i_1__25_n_0 r_small_bit_i_1__25/O}, {STAGEN[27].stage/split_module/r_bit2 r_small_bit_i_1__25/I0}, {STAGEN[27].stage/split_module/r_compare_result r_small_bit_i_1__25/I1}, {STAGEN[27].stage/split_module/r_bit1 r_small_bit_i_1__25/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__26 - 
nets: {r_small_bit_i_1__26_n_0 r_small_bit_i_1__26/O}, {STAGEN[28].stage/split_module/r_bit2 r_small_bit_i_1__26/I0}, {STAGEN[28].stage/split_module/r_compare_result r_small_bit_i_1__26/I1}, {STAGEN[28].stage/split_module/r_bit1 r_small_bit_i_1__26/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__27 - 
nets: {r_small_bit_i_1__27_n_0 r_small_bit_i_1__27/O}, {STAGEN[29].stage/split_module/r_bit2 r_small_bit_i_1__27/I0}, {STAGEN[29].stage/split_module/r_compare_result r_small_bit_i_1__27/I1}, {STAGEN[29].stage/split_module/r_bit1 r_small_bit_i_1__27/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__28 - 
nets: {r_small_bit_i_1__28_n_0 r_small_bit_i_1__28/O}, {STAGEN[30].stage/split_module/r_bit2 r_small_bit_i_1__28/I0}, {STAGEN[30].stage/split_module/r_compare_result r_small_bit_i_1__28/I1}, {STAGEN[30].stage/split_module/r_bit1 r_small_bit_i_1__28/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__29 - 
nets: {r_small_bit_i_1__29_n_0 r_small_bit_i_1__29/O}, {STAGEN[31].stage/split_module/r_bit2 r_small_bit_i_1__29/I0}, {STAGEN[31].stage/split_module/r_compare_result r_small_bit_i_1__29/I1}, {STAGEN[31].stage/split_module/r_bit1 r_small_bit_i_1__29/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X65Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__3 - 
nets: {r_small_bit_i_1__3_n_0 r_small_bit_i_1__3/O}, {STAGEN[5].stage/split_module/r_bit2 r_small_bit_i_1__3/I0}, {STAGEN[5].stage/split_module/r_compare_result r_small_bit_i_1__3/I1}, {STAGEN[5].stage/split_module/r_bit1 r_small_bit_i_1__3/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__30 - 
nets: {r_small_bit_i_1__30_n_0 r_small_bit_i_1__30/O}, {STAGEN[32].stage/split_module/r_bit2 r_small_bit_i_1__30/I0}, {STAGEN[32].stage/split_module/r_compare_result r_small_bit_i_1__30/I1}, {STAGEN[32].stage/split_module/r_bit1 r_small_bit_i_1__30/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__31 - 
nets: {r_small_bit_i_1__31_n_0 r_small_bit_i_1__31/O}, {STAGEN[33].stage/split_module/r_bit2 r_small_bit_i_1__31/I0}, {STAGEN[33].stage/split_module/r_compare_result r_small_bit_i_1__31/I1}, {STAGEN[33].stage/split_module/r_bit1 r_small_bit_i_1__31/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__32 - 
nets: {r_small_bit_i_1__32_n_0 r_small_bit_i_1__32/O}, {STAGEN[34].stage/split_module/r_bit2 r_small_bit_i_1__32/I0}, {STAGEN[34].stage/split_module/r_compare_result r_small_bit_i_1__32/I1}, {STAGEN[34].stage/split_module/r_bit1 r_small_bit_i_1__32/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__33 - 
nets: {r_small_bit_i_1__33_n_0 r_small_bit_i_1__33/O}, {STAGEN[35].stage/split_module/r_bit2 r_small_bit_i_1__33/I0}, {STAGEN[35].stage/split_module/r_compare_result r_small_bit_i_1__33/I1}, {STAGEN[35].stage/split_module/r_bit1 r_small_bit_i_1__33/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__34 - 
nets: {r_small_bit_i_1__34_n_0 r_small_bit_i_1__34/O}, {STAGEN[36].stage/split_module/r_bit2 r_small_bit_i_1__34/I0}, {STAGEN[36].stage/split_module/r_compare_result r_small_bit_i_1__34/I1}, {STAGEN[36].stage/split_module/r_bit1 r_small_bit_i_1__34/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__35 - 
nets: {r_small_bit_i_1__35_n_0 r_small_bit_i_1__35/O}, {STAGEN[37].stage/split_module/r_bit2 r_small_bit_i_1__35/I0}, {STAGEN[37].stage/split_module/r_compare_result r_small_bit_i_1__35/I1}, {STAGEN[37].stage/split_module/r_bit1 r_small_bit_i_1__35/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__36 - 
nets: {r_small_bit_i_1__36_n_0 r_small_bit_i_1__36/O}, {STAGEN[38].stage/split_module/r_bit2 r_small_bit_i_1__36/I0}, {STAGEN[38].stage/split_module/r_compare_result r_small_bit_i_1__36/I1}, {STAGEN[38].stage/split_module/r_bit1 r_small_bit_i_1__36/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__37 - 
nets: {r_small_bit_i_1__37_n_0 r_small_bit_i_1__37/O}, {STAGEN[39].stage/split_module/r_bit2 r_small_bit_i_1__37/I0}, {STAGEN[39].stage/split_module/r_compare_result r_small_bit_i_1__37/I1}, {STAGEN[39].stage/split_module/r_bit1 r_small_bit_i_1__37/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__38 - 
nets: {r_small_bit_i_1__38_n_0 r_small_bit_i_1__38/O}, {STAGEN[40].stage/split_module/r_bit2 r_small_bit_i_1__38/I0}, {STAGEN[40].stage/split_module/r_compare_result r_small_bit_i_1__38/I1}, {STAGEN[40].stage/split_module/r_bit1 r_small_bit_i_1__38/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__39 - 
nets: {r_small_bit_i_1__39_n_0 r_small_bit_i_1__39/O}, {STAGEN[41].stage/split_module/r_bit2 r_small_bit_i_1__39/I0}, {STAGEN[41].stage/split_module/r_compare_result r_small_bit_i_1__39/I1}, {STAGEN[41].stage/split_module/r_bit1 r_small_bit_i_1__39/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__4 - 
nets: {r_small_bit_i_1__4_n_0 r_small_bit_i_1__4/O}, {STAGEN[6].stage/split_module/r_bit2 r_small_bit_i_1__4/I0}, {STAGEN[6].stage/split_module/r_compare_result r_small_bit_i_1__4/I1}, {STAGEN[6].stage/split_module/r_bit1 r_small_bit_i_1__4/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__40 - 
nets: {r_small_bit_i_1__40_n_0 r_small_bit_i_1__40/O}, {STAGEN[42].stage/split_module/r_bit2 r_small_bit_i_1__40/I0}, {STAGEN[42].stage/split_module/r_compare_result r_small_bit_i_1__40/I1}, {STAGEN[42].stage/split_module/r_bit1 r_small_bit_i_1__40/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__41 - 
nets: {r_small_bit_i_1__41_n_0 r_small_bit_i_1__41/O}, {STAGEN[43].stage/split_module/r_bit2 r_small_bit_i_1__41/I0}, {STAGEN[43].stage/split_module/r_compare_result r_small_bit_i_1__41/I1}, {STAGEN[43].stage/split_module/r_bit1 r_small_bit_i_1__41/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__42 - 
nets: {r_small_bit_i_1__42_n_0 r_small_bit_i_1__42/O}, {STAGEN[44].stage/split_module/r_bit2 r_small_bit_i_1__42/I0}, {STAGEN[44].stage/split_module/r_compare_result r_small_bit_i_1__42/I1}, {STAGEN[44].stage/split_module/r_bit1 r_small_bit_i_1__42/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__43 - 
nets: {r_small_bit_i_1__43_n_0 r_small_bit_i_1__43/O}, {STAGEN[45].stage/split_module/r_bit2 r_small_bit_i_1__43/I0}, {STAGEN[45].stage/split_module/r_compare_result r_small_bit_i_1__43/I1}, {STAGEN[45].stage/split_module/r_bit1 r_small_bit_i_1__43/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__44 - 
nets: {r_small_bit_i_1__44_n_0 r_small_bit_i_1__44/O}, {STAGEN[46].stage/split_module/r_bit2 r_small_bit_i_1__44/I0}, {STAGEN[46].stage/split_module/r_compare_result r_small_bit_i_1__44/I1}, {STAGEN[46].stage/split_module/r_bit1 r_small_bit_i_1__44/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__45 - 
nets: {r_small_bit_i_1__45_n_0 r_small_bit_i_1__45/O}, {STAGEN[47].stage/split_module/r_bit2 r_small_bit_i_1__45/I0}, {STAGEN[47].stage/split_module/r_compare_result r_small_bit_i_1__45/I1}, {STAGEN[47].stage/split_module/r_bit1 r_small_bit_i_1__45/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__46 - 
nets: {r_small_bit_i_1__46_n_0 r_small_bit_i_1__46/O}, {STAGEN[48].stage/split_module/r_bit2 r_small_bit_i_1__46/I0}, {STAGEN[48].stage/split_module/r_compare_result r_small_bit_i_1__46/I1}, {STAGEN[48].stage/split_module/r_bit1 r_small_bit_i_1__46/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__5 - 
nets: {r_small_bit_i_1__5_n_0 r_small_bit_i_1__5/O}, {STAGEN[7].stage/split_module/r_bit2 r_small_bit_i_1__5/I0}, {STAGEN[7].stage/split_module/r_compare_result r_small_bit_i_1__5/I1}, {STAGEN[7].stage/split_module/r_bit1 r_small_bit_i_1__5/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__6 - 
nets: {r_small_bit_i_1__6_n_0 r_small_bit_i_1__6/O}, {STAGEN[8].stage/split_module/r_bit2 r_small_bit_i_1__6/I0}, {STAGEN[8].stage/split_module/r_compare_result r_small_bit_i_1__6/I1}, {STAGEN[8].stage/split_module/r_bit1 r_small_bit_i_1__6/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__7 - 
nets: {r_small_bit_i_1__7_n_0 r_small_bit_i_1__7/O}, {STAGEN[9].stage/split_module/r_bit2 r_small_bit_i_1__7/I0}, {STAGEN[9].stage/split_module/r_compare_result r_small_bit_i_1__7/I1}, {STAGEN[9].stage/split_module/r_bit1 r_small_bit_i_1__7/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__8 - 
nets: {r_small_bit_i_1__8_n_0 r_small_bit_i_1__8/O}, {STAGEN[10].stage/split_module/r_bit2 r_small_bit_i_1__8/I0}, {STAGEN[10].stage/split_module/r_compare_result r_small_bit_i_1__8/I1}, {STAGEN[10].stage/split_module/r_bit1 r_small_bit_i_1__8/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_small_bit_i_1__9 - 
nets: {r_small_bit_i_1__9_n_0 r_small_bit_i_1__9/O}, {STAGEN[11].stage/split_module/r_bit2 r_small_bit_i_1__9/I0}, {STAGEN[11].stage/split_module/r_compare_result r_small_bit_i_1__9/I1}, {STAGEN[11].stage/split_module/r_bit1 r_small_bit_i_1__9/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_swap[1]_i_1 - 
nets: {STAGEN[2].stage/split_module/p_1_out[0] r_swap[1]_i_1/O}, {STAGEN[2].stage/split_module/p_0_in r_swap[1]_i_1/I0}, {STAGEN[2].stage/split_module/r_compare_result r_swap[1]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X71Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__0 - 
nets: {STAGEN[3].stage/split_module/p_1_out[0] r_swap[1]_i_1__0/O}, {STAGEN[3].stage/split_module/p_0_in r_swap[1]_i_1__0/I0}, {STAGEN[3].stage/split_module/r_compare_result r_swap[1]_i_1__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X72Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__1 - 
nets: {STAGEN[4].stage/split_module/p_1_out[0] r_swap[1]_i_1__1/O}, {STAGEN[4].stage/split_module/p_0_in r_swap[1]_i_1__1/I0}, {STAGEN[4].stage/split_module/r_compare_result r_swap[1]_i_1__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X72Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__10 - 
nets: {STAGEN[13].stage/split_module/p_1_out[0] r_swap[1]_i_1__10/O}, {STAGEN[13].stage/split_module/p_0_in r_swap[1]_i_1__10/I0}, {STAGEN[13].stage/split_module/r_compare_result r_swap[1]_i_1__10/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X76Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__11 - 
nets: {STAGEN[14].stage/split_module/p_1_out[0] r_swap[1]_i_1__11/O}, {STAGEN[14].stage/split_module/p_0_in r_swap[1]_i_1__11/I0}, {STAGEN[14].stage/split_module/r_compare_result r_swap[1]_i_1__11/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X76Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__12 - 
nets: {STAGEN[15].stage/split_module/p_1_out[0] r_swap[1]_i_1__12/O}, {STAGEN[15].stage/split_module/p_0_in r_swap[1]_i_1__12/I0}, {STAGEN[15].stage/split_module/r_compare_result r_swap[1]_i_1__12/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X76Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__13 - 
nets: {STAGEN[16].stage/split_module/p_1_out[0] r_swap[1]_i_1__13/O}, {STAGEN[16].stage/split_module/p_0_in r_swap[1]_i_1__13/I0}, {STAGEN[16].stage/split_module/r_compare_result r_swap[1]_i_1__13/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X77Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__14 - 
nets: {STAGEN[17].stage/split_module/p_1_out[0] r_swap[1]_i_1__14/O}, {STAGEN[17].stage/split_module/p_0_in r_swap[1]_i_1__14/I0}, {STAGEN[17].stage/split_module/r_compare_result r_swap[1]_i_1__14/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X76Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__15 - 
nets: {STAGEN[18].stage/split_module/p_1_out[0] r_swap[1]_i_1__15/O}, {STAGEN[18].stage/split_module/p_0_in r_swap[1]_i_1__15/I0}, {STAGEN[18].stage/split_module/r_compare_result r_swap[1]_i_1__15/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__16 - 
nets: {STAGEN[19].stage/split_module/p_1_out[0] r_swap[1]_i_1__16/O}, {STAGEN[19].stage/split_module/p_0_in r_swap[1]_i_1__16/I0}, {STAGEN[19].stage/split_module/r_compare_result r_swap[1]_i_1__16/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X74Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__17 - 
nets: {STAGEN[20].stage/split_module/p_1_out[0] r_swap[1]_i_1__17/O}, {STAGEN[20].stage/split_module/p_0_in r_swap[1]_i_1__17/I0}, {STAGEN[20].stage/split_module/r_compare_result r_swap[1]_i_1__17/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X73Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__18 - 
nets: {STAGEN[21].stage/split_module/p_1_out[0] r_swap[1]_i_1__18/O}, {STAGEN[21].stage/split_module/p_0_in r_swap[1]_i_1__18/I0}, {STAGEN[21].stage/split_module/r_compare_result r_swap[1]_i_1__18/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X74Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__19 - 
nets: {STAGEN[22].stage/split_module/p_1_out[0] r_swap[1]_i_1__19/O}, {STAGEN[22].stage/split_module/p_0_in r_swap[1]_i_1__19/I0}, {STAGEN[22].stage/split_module/r_compare_result r_swap[1]_i_1__19/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X74Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__2 - 
nets: {STAGEN[5].stage/split_module/p_1_out[0] r_swap[1]_i_1__2/O}, {STAGEN[5].stage/split_module/p_0_in r_swap[1]_i_1__2/I0}, {STAGEN[5].stage/split_module/r_compare_result r_swap[1]_i_1__2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__20 - 
nets: {STAGEN[23].stage/split_module/p_1_out[0] r_swap[1]_i_1__20/O}, {STAGEN[23].stage/split_module/p_0_in r_swap[1]_i_1__20/I0}, {STAGEN[23].stage/split_module/r_compare_result r_swap[1]_i_1__20/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X73Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__21 - 
nets: {STAGEN[24].stage/split_module/p_1_out[0] r_swap[1]_i_1__21/O}, {STAGEN[24].stage/split_module/p_0_in r_swap[1]_i_1__21/I0}, {STAGEN[24].stage/split_module/r_compare_result r_swap[1]_i_1__21/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X71Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__22 - 
nets: {STAGEN[25].stage/split_module/p_1_out[0] r_swap[1]_i_1__22/O}, {STAGEN[25].stage/split_module/p_0_in r_swap[1]_i_1__22/I0}, {STAGEN[25].stage/split_module/r_compare_result r_swap[1]_i_1__22/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X67Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__23 - 
nets: {STAGEN[26].stage/split_module/p_1_out[0] r_swap[1]_i_1__23/O}, {STAGEN[26].stage/split_module/p_0_in r_swap[1]_i_1__23/I0}, {STAGEN[26].stage/split_module/r_compare_result r_swap[1]_i_1__23/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__24 - 
nets: {STAGEN[27].stage/split_module/p_1_out[0] r_swap[1]_i_1__24/O}, {STAGEN[27].stage/split_module/p_0_in r_swap[1]_i_1__24/I0}, {STAGEN[27].stage/split_module/r_compare_result r_swap[1]_i_1__24/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__25 - 
nets: {STAGEN[28].stage/split_module/p_1_out[0] r_swap[1]_i_1__25/O}, {STAGEN[28].stage/split_module/p_0_in r_swap[1]_i_1__25/I0}, {STAGEN[28].stage/split_module/r_compare_result r_swap[1]_i_1__25/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__26 - 
nets: {STAGEN[29].stage/split_module/p_1_out[0] r_swap[1]_i_1__26/O}, {STAGEN[29].stage/split_module/p_0_in r_swap[1]_i_1__26/I0}, {STAGEN[29].stage/split_module/r_compare_result r_swap[1]_i_1__26/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__27 - 
nets: {STAGEN[30].stage/split_module/p_1_out[0] r_swap[1]_i_1__27/O}, {STAGEN[30].stage/split_module/p_0_in r_swap[1]_i_1__27/I0}, {STAGEN[30].stage/split_module/r_compare_result r_swap[1]_i_1__27/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__28 - 
nets: {STAGEN[31].stage/split_module/p_1_out[0] r_swap[1]_i_1__28/O}, {STAGEN[31].stage/split_module/p_0_in r_swap[1]_i_1__28/I0}, {STAGEN[31].stage/split_module/r_compare_result r_swap[1]_i_1__28/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__29 - 
nets: {STAGEN[32].stage/split_module/p_1_out[0] r_swap[1]_i_1__29/O}, {STAGEN[32].stage/split_module/p_0_in r_swap[1]_i_1__29/I0}, {STAGEN[32].stage/split_module/r_compare_result r_swap[1]_i_1__29/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__3 - 
nets: {STAGEN[6].stage/split_module/p_1_out[0] r_swap[1]_i_1__3/O}, {STAGEN[6].stage/split_module/p_0_in r_swap[1]_i_1__3/I0}, {STAGEN[6].stage/split_module/r_compare_result r_swap[1]_i_1__3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X76Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__30 - 
nets: {STAGEN[33].stage/split_module/p_1_out[0] r_swap[1]_i_1__30/O}, {STAGEN[33].stage/split_module/p_0_in r_swap[1]_i_1__30/I0}, {STAGEN[33].stage/split_module/r_compare_result r_swap[1]_i_1__30/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__31 - 
nets: {STAGEN[34].stage/split_module/p_1_out[0] r_swap[1]_i_1__31/O}, {STAGEN[34].stage/split_module/p_0_in r_swap[1]_i_1__31/I0}, {STAGEN[34].stage/split_module/r_compare_result r_swap[1]_i_1__31/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__32 - 
nets: {STAGEN[35].stage/split_module/p_1_out[0] r_swap[1]_i_1__32/O}, {STAGEN[35].stage/split_module/p_0_in r_swap[1]_i_1__32/I0}, {STAGEN[35].stage/split_module/r_compare_result r_swap[1]_i_1__32/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__33 - 
nets: {STAGEN[36].stage/split_module/p_1_out[0] r_swap[1]_i_1__33/O}, {STAGEN[36].stage/split_module/p_0_in r_swap[1]_i_1__33/I0}, {STAGEN[36].stage/split_module/r_compare_result r_swap[1]_i_1__33/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__34 - 
nets: {STAGEN[37].stage/split_module/p_1_out[0] r_swap[1]_i_1__34/O}, {STAGEN[37].stage/split_module/p_0_in r_swap[1]_i_1__34/I0}, {STAGEN[37].stage/split_module/r_compare_result r_swap[1]_i_1__34/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X63Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__35 - 
nets: {STAGEN[38].stage/split_module/p_1_out[0] r_swap[1]_i_1__35/O}, {STAGEN[38].stage/split_module/p_0_in r_swap[1]_i_1__35/I0}, {STAGEN[38].stage/split_module/r_compare_result r_swap[1]_i_1__35/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__36 - 
nets: {STAGEN[39].stage/split_module/p_1_out[0] r_swap[1]_i_1__36/O}, {STAGEN[39].stage/split_module/p_0_in r_swap[1]_i_1__36/I0}, {STAGEN[39].stage/split_module/r_compare_result r_swap[1]_i_1__36/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__37 - 
nets: {STAGEN[40].stage/split_module/p_1_out[0] r_swap[1]_i_1__37/O}, {STAGEN[40].stage/split_module/p_0_in r_swap[1]_i_1__37/I0}, {STAGEN[40].stage/split_module/r_compare_result r_swap[1]_i_1__37/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__38 - 
nets: {STAGEN[41].stage/split_module/p_1_out[0] r_swap[1]_i_1__38/O}, {STAGEN[41].stage/split_module/p_0_in r_swap[1]_i_1__38/I0}, {STAGEN[41].stage/split_module/r_compare_result r_swap[1]_i_1__38/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__39 - 
nets: {STAGEN[42].stage/split_module/p_1_out[0] r_swap[1]_i_1__39/O}, {STAGEN[42].stage/split_module/p_0_in r_swap[1]_i_1__39/I0}, {STAGEN[42].stage/split_module/r_compare_result r_swap[1]_i_1__39/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y103, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__4 - 
nets: {STAGEN[7].stage/split_module/p_1_out[0] r_swap[1]_i_1__4/O}, {STAGEN[7].stage/split_module/p_0_in r_swap[1]_i_1__4/I0}, {STAGEN[7].stage/split_module/r_compare_result r_swap[1]_i_1__4/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X74Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__40 - 
nets: {STAGEN[43].stage/split_module/p_1_out[0] r_swap[1]_i_1__40/O}, {STAGEN[43].stage/split_module/p_0_in r_swap[1]_i_1__40/I0}, {STAGEN[43].stage/split_module/r_compare_result r_swap[1]_i_1__40/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__41 - 
nets: {STAGEN[44].stage/split_module/p_1_out[0] r_swap[1]_i_1__41/O}, {STAGEN[44].stage/split_module/p_0_in r_swap[1]_i_1__41/I0}, {STAGEN[44].stage/split_module/r_compare_result r_swap[1]_i_1__41/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X67Y104, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__42 - 
nets: {STAGEN[45].stage/split_module/p_1_out[0] r_swap[1]_i_1__42/O}, {STAGEN[45].stage/split_module/p_0_in r_swap[1]_i_1__42/I0}, {STAGEN[45].stage/split_module/r_compare_result r_swap[1]_i_1__42/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y105, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__43 - 
nets: {STAGEN[46].stage/split_module/p_1_out[0] r_swap[1]_i_1__43/O}, {STAGEN[46].stage/split_module/p_0_in r_swap[1]_i_1__43/I0}, {STAGEN[46].stage/split_module/r_compare_result r_swap[1]_i_1__43/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X63Y106, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__44 - 
nets: {STAGEN[47].stage/split_module/p_1_out[0] r_swap[1]_i_1__44/O}, {STAGEN[47].stage/split_module/p_0_in r_swap[1]_i_1__44/I0}, {STAGEN[47].stage/split_module/r_compare_result r_swap[1]_i_1__44/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X64Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__45 - 
nets: {STAGEN[48].stage/split_module/p_1_out[0] r_swap[1]_i_1__45/O}, {STAGEN[48].stage/split_module/p_0_in r_swap[1]_i_1__45/I0}, {STAGEN[48].stage/split_module/r_compare_result r_swap[1]_i_1__45/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X65Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__5 - 
nets: {STAGEN[8].stage/split_module/p_1_out[0] r_swap[1]_i_1__5/O}, {STAGEN[8].stage/split_module/p_0_in r_swap[1]_i_1__5/I0}, {STAGEN[8].stage/split_module/r_compare_result r_swap[1]_i_1__5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__6 - 
nets: {STAGEN[9].stage/split_module/p_1_out[0] r_swap[1]_i_1__6/O}, {STAGEN[9].stage/split_module/p_0_in r_swap[1]_i_1__6/I0}, {STAGEN[9].stage/split_module/r_compare_result r_swap[1]_i_1__6/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y102, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__7 - 
nets: {STAGEN[10].stage/split_module/p_1_out[0] r_swap[1]_i_1__7/O}, {STAGEN[10].stage/split_module/p_0_in r_swap[1]_i_1__7/I0}, {STAGEN[10].stage/split_module/r_compare_result r_swap[1]_i_1__7/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X74Y101, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__8 - 
nets: {STAGEN[11].stage/split_module/p_1_out[0] r_swap[1]_i_1__8/O}, {STAGEN[11].stage/split_module/p_0_in r_swap[1]_i_1__8/I0}, {STAGEN[11].stage/split_module/r_compare_result r_swap[1]_i_1__8/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_swap[1]_i_1__9 - 
nets: {STAGEN[12].stage/split_module/p_1_out[0] r_swap[1]_i_1__9/O}, {STAGEN[12].stage/split_module/p_0_in r_swap[1]_i_1__9/I0}, {STAGEN[12].stage/split_module/r_compare_result r_swap[1]_i_1__9/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X75Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_value_66_reg[0]_srl2 - 
nets: {r_value_66_reg[0]_srl2_n_0 r_value_66_reg[0]_srl2/Q}, {<const1> r_value_66_reg[0]_srl2/A0}, {<const0> r_value_66_reg[0]_srl2/A1}, {<const0> r_value_66_reg[0]_srl2/A2}, {<const0> r_value_66_reg[0]_srl2/A3}, {<const1> r_value_66_reg[0]_srl2/CE}, {clk r_value_66_reg[0]_srl2/CLK}, {r_value_66_reg[0]_srl2_i_1_n_0 r_value_66_reg[0]_srl2/D}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0000, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: DMEM, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: srl, 
PRIMITIVE_TYPE: DMEM.srl.SRL16E, 
REF_NAME: SRL16E, 

r_value_66_reg[0]_srl2_i_1 - 
nets: {r_value_66_reg[0]_srl2_i_1_n_0 r_value_66_reg[0]_srl2_i_1/O}, {STAGEN[48].stage/split_module/r_bit1 r_value_66_reg[0]_srl2_i_1/I0}, {STAGEN[48].stage/split_module/r_compare_result r_value_66_reg[0]_srl2_i_1/I1}, {STAGEN[48].stage/split_module/r_bit2 r_value_66_reg[0]_srl2_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X65Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

r_value_66_reg[1] - 
nets: {r_value_66[1] r_value_66_reg[1]/Q}, {clk r_value_66_reg[1]/C}, {<const1> r_value_66_reg[1]/CE}, {r_value_66_reg[0]_srl2_n_0 r_value_66_reg[1]/D}, {<const0> r_value_66_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y107, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count[0]_i_1 - 
nets: {run_module/r_count[0]_i_1_n_0 run_module/r_count[0]_i_1/O}, {p_2_in[0] run_module/r_count[0]_i_1/I0}, {rst run_module/r_count[0]_i_1/I1}, {w_run run_module/r_count[0]_i_1/I2}, {run_module/r_job_done run_module/r_count[0]_i_1/I3}, {start_i run_module/r_count[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00002022, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

run_module/r_count[10]_i_1 - 
nets: {run_module/r_count[10]_i_1_n_0 run_module/r_count[10]_i_1/O}, {p_2_in[10] run_module/r_count[10]_i_1/I0}, {start_i run_module/r_count[10]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[11]_i_1 - 
nets: {run_module/r_count[11]_i_1_n_0 run_module/r_count[11]_i_1/O}, {p_2_in[11] run_module/r_count[11]_i_1/I0}, {start_i run_module/r_count[11]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[4]_i_1 - 
nets: {run_module/r_count[4]_i_1_n_0 run_module/r_count[4]_i_1/O}, {p_2_in[4] run_module/r_count[4]_i_1/I0}, {start_i run_module/r_count[4]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[5]_i_1 - 
nets: {run_module/r_count[5]_i_1_n_0 run_module/r_count[5]_i_1/O}, {p_2_in[5] run_module/r_count[5]_i_1/I0}, {start_i run_module/r_count[5]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[6]_i_1 - 
nets: {run_module/r_count[6]_i_1_n_0 run_module/r_count[6]_i_1/O}, {p_2_in[6] run_module/r_count[6]_i_1/I0}, {start_i run_module/r_count[6]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[7]_i_1 - 
nets: {run_module/r_count[7]_i_1_n_0 run_module/r_count[7]_i_1/O}, {p_2_in[7] run_module/r_count[7]_i_1/I0}, {start_i run_module/r_count[7]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[8]_i_1 - 
nets: {run_module/r_count[8]_i_1_n_0 run_module/r_count[8]_i_1/O}, {p_2_in[8] run_module/r_count[8]_i_1/I0}, {start_i run_module/r_count[8]_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count[9]_i_1 - 
nets: {run_module/r_count[9]_i_1_n_0 run_module/r_count[9]_i_1/O}, {p_2_in[9] run_module/r_count[9]_i_1/I0}, {start_i run_module/r_count[9]_i_1/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

run_module/r_count_reg[0] - 
nets: {w_run run_module/r_count_reg[0]/Q}, {clk run_module/r_count_reg[0]/C}, {<const1> run_module/r_count_reg[0]/CE}, {run_module/r_count[0]_i_1_n_0 run_module/r_count_reg[0]/D}, {<const0> run_module/r_count_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[10] - 
nets: {p_2_in[11] run_module/r_count_reg[10]/Q}, {clk run_module/r_count_reg[10]/C}, {<const1> run_module/r_count_reg[10]/CE}, {run_module/r_count[10]_i_1_n_0 run_module/r_count_reg[10]/D}, {rst run_module/r_count_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[11] - 
nets: {p_2_in[0] run_module/r_count_reg[11]/Q}, {clk run_module/r_count_reg[11]/C}, {<const1> run_module/r_count_reg[11]/CE}, {run_module/r_count[11]_i_1_n_0 run_module/r_count_reg[11]/D}, {rst run_module/r_count_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[1] - 
nets: {p_2_in[2] run_module/r_count_reg[1]/Q}, {clk run_module/r_count_reg[1]/C}, {<const1> run_module/r_count_reg[1]/CE}, {w_run run_module/r_count_reg[1]/D}, {r_count[3]_i_1_n_0 run_module/r_count_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[2] - 
nets: {p_2_in[3] run_module/r_count_reg[2]/Q}, {clk run_module/r_count_reg[2]/C}, {<const1> run_module/r_count_reg[2]/CE}, {p_2_in[2] run_module/r_count_reg[2]/D}, {r_count[3]_i_1_n_0 run_module/r_count_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[3] - 
nets: {p_2_in[4] run_module/r_count_reg[3]/Q}, {clk run_module/r_count_reg[3]/C}, {<const1> run_module/r_count_reg[3]/CE}, {p_2_in[3] run_module/r_count_reg[3]/D}, {r_count[3]_i_1_n_0 run_module/r_count_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[4] - 
nets: {p_2_in[5] run_module/r_count_reg[4]/Q}, {clk run_module/r_count_reg[4]/C}, {<const1> run_module/r_count_reg[4]/CE}, {run_module/r_count[4]_i_1_n_0 run_module/r_count_reg[4]/D}, {rst run_module/r_count_reg[4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[5] - 
nets: {p_2_in[6] run_module/r_count_reg[5]/Q}, {clk run_module/r_count_reg[5]/C}, {<const1> run_module/r_count_reg[5]/CE}, {run_module/r_count[5]_i_1_n_0 run_module/r_count_reg[5]/D}, {rst run_module/r_count_reg[5]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[6] - 
nets: {p_2_in[7] run_module/r_count_reg[6]/Q}, {clk run_module/r_count_reg[6]/C}, {<const1> run_module/r_count_reg[6]/CE}, {run_module/r_count[6]_i_1_n_0 run_module/r_count_reg[6]/D}, {rst run_module/r_count_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[7] - 
nets: {p_2_in[8] run_module/r_count_reg[7]/Q}, {clk run_module/r_count_reg[7]/C}, {<const1> run_module/r_count_reg[7]/CE}, {run_module/r_count[7]_i_1_n_0 run_module/r_count_reg[7]/D}, {rst run_module/r_count_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[8] - 
nets: {p_2_in[9] run_module/r_count_reg[8]/Q}, {clk run_module/r_count_reg[8]/C}, {<const1> run_module/r_count_reg[8]/CE}, {run_module/r_count[8]_i_1_n_0 run_module/r_count_reg[8]/D}, {rst run_module/r_count_reg[8]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_count_reg[9] - 
nets: {p_2_in[10] run_module/r_count_reg[9]/Q}, {clk run_module/r_count_reg[9]/C}, {<const1> run_module/r_count_reg[9]/CE}, {run_module/r_count[9]_i_1_n_0 run_module/r_count_reg[9]/D}, {rst run_module/r_count_reg[9]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

run_module/r_job_done_reg - 
nets: {run_module/r_job_done run_module/r_job_done_reg/Q}, {clk run_module/r_job_done_reg/C}, {<const1> run_module/r_job_done_reg/CE}, {r_job_done_i_1_n_0 run_module/r_job_done_reg/D}, {<const0> run_module/r_job_done_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
clk, 
done_o, 
interrupt_o, 
load_i[0], 
load_i[10], 
load_i[11], 
load_i[12], 
load_i[13], 
load_i[14], 
load_i[15], 
load_i[16], 
load_i[17], 
load_i[18], 
load_i[19], 
load_i[1], 
load_i[20], 
load_i[21], 
load_i[22], 
load_i[23], 
load_i[24], 
load_i[25], 
load_i[26], 
load_i[27], 
load_i[28], 
load_i[29], 
load_i[2], 
load_i[30], 
load_i[31], 
load_i[32], 
load_i[33], 
load_i[34], 
load_i[35], 
load_i[36], 
load_i[37], 
load_i[38], 
load_i[39], 
load_i[3], 
load_i[40], 
load_i[41], 
load_i[42], 
load_i[43], 
load_i[44], 
load_i[45], 
load_i[46], 
load_i[47], 
load_i[48], 
load_i[4], 
load_i[5], 
load_i[6], 
load_i[7], 
load_i[8], 
load_i[9], 
readdata_o[0], 
readdata_o[100], 
readdata_o[101], 
readdata_o[102], 
readdata_o[103], 
readdata_o[104], 
readdata_o[105], 
readdata_o[106], 
readdata_o[107], 
readdata_o[108], 
readdata_o[109], 
readdata_o[10], 
readdata_o[110], 
readdata_o[111], 
readdata_o[112], 
readdata_o[113], 
readdata_o[114], 
readdata_o[115], 
readdata_o[116], 
readdata_o[117], 
readdata_o[118], 
readdata_o[119], 
readdata_o[11], 
readdata_o[120], 
readdata_o[121], 
readdata_o[122], 
readdata_o[123], 
readdata_o[124], 
readdata_o[125], 
readdata_o[126], 
readdata_o[127], 
readdata_o[128], 
readdata_o[129], 
readdata_o[12], 
readdata_o[130], 
readdata_o[131], 
readdata_o[132], 
readdata_o[133], 
readdata_o[134], 
readdata_o[135], 
readdata_o[136], 
readdata_o[137], 
readdata_o[138], 
readdata_o[139], 
readdata_o[13], 
readdata_o[140], 
readdata_o[141], 
readdata_o[142], 
readdata_o[143], 
readdata_o[144], 
readdata_o[145], 
readdata_o[146], 
readdata_o[147], 
readdata_o[148], 
readdata_o[149], 
readdata_o[14], 
readdata_o[150], 
readdata_o[151], 
readdata_o[152], 
readdata_o[153], 
readdata_o[154], 
readdata_o[155], 
readdata_o[156], 
readdata_o[157], 
readdata_o[158], 
readdata_o[159], 
readdata_o[15], 
readdata_o[160], 
readdata_o[161], 
readdata_o[162], 
readdata_o[163], 
readdata_o[164], 
readdata_o[165], 
readdata_o[166], 
readdata_o[167], 
readdata_o[168], 
readdata_o[169], 
readdata_o[16], 
readdata_o[170], 
readdata_o[171], 
readdata_o[172], 
readdata_o[173], 
readdata_o[174], 
readdata_o[175], 
readdata_o[176], 
readdata_o[177], 
readdata_o[178], 
readdata_o[179], 
readdata_o[17], 
readdata_o[180], 
readdata_o[181], 
readdata_o[182], 
readdata_o[183], 
readdata_o[184], 
readdata_o[185], 
readdata_o[186], 
readdata_o[187], 
readdata_o[188], 
readdata_o[189], 
readdata_o[18], 
readdata_o[190], 
readdata_o[191], 
readdata_o[192], 
readdata_o[193], 
readdata_o[194], 
readdata_o[195], 
readdata_o[196], 
readdata_o[197], 
readdata_o[198], 
readdata_o[199], 
readdata_o[19], 
readdata_o[1], 
readdata_o[200], 
readdata_o[201], 
readdata_o[202], 
readdata_o[203], 
readdata_o[204], 
readdata_o[205], 
readdata_o[206], 
readdata_o[207], 
readdata_o[208], 
readdata_o[209], 
readdata_o[20], 
readdata_o[210], 
readdata_o[211], 
readdata_o[212], 
readdata_o[213], 
readdata_o[214], 
readdata_o[215], 
readdata_o[216], 
readdata_o[217], 
readdata_o[218], 
readdata_o[219], 
readdata_o[21], 
readdata_o[220], 
readdata_o[221], 
readdata_o[222], 
readdata_o[223], 
readdata_o[224], 
readdata_o[225], 
readdata_o[226], 
readdata_o[227], 
readdata_o[228], 
readdata_o[229], 
readdata_o[22], 
readdata_o[230], 
readdata_o[231], 
readdata_o[232], 
readdata_o[233], 
readdata_o[234], 
readdata_o[235], 
readdata_o[236], 
readdata_o[237], 
readdata_o[238], 
readdata_o[239], 
readdata_o[23], 
readdata_o[240], 
readdata_o[241], 
readdata_o[242], 
readdata_o[243], 
readdata_o[244], 
readdata_o[245], 
readdata_o[246], 
readdata_o[247], 
readdata_o[248], 
readdata_o[249], 
readdata_o[24], 
readdata_o[250], 
readdata_o[251], 
readdata_o[252], 
readdata_o[253], 
readdata_o[254], 
readdata_o[255], 
readdata_o[256], 
readdata_o[257], 
readdata_o[258], 
readdata_o[259], 
readdata_o[25], 
readdata_o[260], 
readdata_o[261], 
readdata_o[262], 
readdata_o[263], 
readdata_o[264], 
readdata_o[265], 
readdata_o[266], 
readdata_o[267], 
readdata_o[268], 
readdata_o[269], 
readdata_o[26], 
readdata_o[270], 
readdata_o[271], 
readdata_o[272], 
readdata_o[273], 
readdata_o[274], 
readdata_o[275], 
readdata_o[276], 
readdata_o[277], 
readdata_o[278], 
readdata_o[279], 
readdata_o[27], 
readdata_o[280], 
readdata_o[281], 
readdata_o[282], 
readdata_o[283], 
readdata_o[284], 
readdata_o[285], 
readdata_o[286], 
readdata_o[287], 
readdata_o[288], 
readdata_o[289], 
readdata_o[28], 
readdata_o[290], 
readdata_o[291], 
readdata_o[292], 
readdata_o[293], 
readdata_o[294], 
readdata_o[295], 
readdata_o[296], 
readdata_o[297], 
readdata_o[298], 
readdata_o[299], 
readdata_o[29], 
readdata_o[2], 
readdata_o[300], 
readdata_o[301], 
readdata_o[302], 
readdata_o[303], 
readdata_o[304], 
readdata_o[305], 
readdata_o[306], 
readdata_o[307], 
readdata_o[308], 
readdata_o[309], 
readdata_o[30], 
readdata_o[310], 
readdata_o[311], 
readdata_o[312], 
readdata_o[313], 
readdata_o[314], 
readdata_o[315], 
readdata_o[316], 
readdata_o[317], 
readdata_o[318], 
readdata_o[319], 
readdata_o[31], 
readdata_o[320], 
readdata_o[321], 
readdata_o[322], 
readdata_o[323], 
readdata_o[324], 
readdata_o[325], 
readdata_o[326], 
readdata_o[327], 
readdata_o[328], 
readdata_o[329], 
readdata_o[32], 
readdata_o[330], 
readdata_o[331], 
readdata_o[332], 
readdata_o[333], 
readdata_o[334], 
readdata_o[335], 
readdata_o[336], 
readdata_o[337], 
readdata_o[338], 
readdata_o[339], 
readdata_o[33], 
readdata_o[340], 
readdata_o[341], 
readdata_o[342], 
readdata_o[343], 
readdata_o[344], 
readdata_o[345], 
readdata_o[346], 
readdata_o[347], 
readdata_o[348], 
readdata_o[349], 
readdata_o[34], 
readdata_o[350], 
readdata_o[351], 
readdata_o[352], 
readdata_o[353], 
readdata_o[354], 
readdata_o[355], 
readdata_o[356], 
readdata_o[357], 
readdata_o[358], 
readdata_o[359], 
readdata_o[35], 
readdata_o[360], 
readdata_o[361], 
readdata_o[362], 
readdata_o[363], 
readdata_o[364], 
readdata_o[365], 
readdata_o[366], 
readdata_o[367], 
readdata_o[368], 
readdata_o[369], 
readdata_o[36], 
readdata_o[370], 
readdata_o[371], 
readdata_o[372], 
readdata_o[373], 
readdata_o[374], 
readdata_o[375], 
readdata_o[376], 
readdata_o[377], 
readdata_o[378], 
readdata_o[379], 
readdata_o[37], 
readdata_o[380], 
readdata_o[381], 
readdata_o[382], 
readdata_o[383], 
readdata_o[384], 
readdata_o[385], 
readdata_o[386], 
readdata_o[387], 
readdata_o[388], 
readdata_o[389], 
readdata_o[38], 
readdata_o[390], 
readdata_o[391], 
readdata_o[39], 
readdata_o[3], 
readdata_o[40], 
readdata_o[41], 
readdata_o[42], 
readdata_o[43], 
readdata_o[44], 
readdata_o[45], 
readdata_o[46], 
readdata_o[47], 
readdata_o[48], 
readdata_o[49], 
readdata_o[4], 
readdata_o[50], 
readdata_o[51], 
readdata_o[52], 
readdata_o[53], 
readdata_o[54], 
readdata_o[55], 
readdata_o[56], 
readdata_o[57], 
readdata_o[58], 
readdata_o[59], 
readdata_o[5], 
readdata_o[60], 
readdata_o[61], 
readdata_o[62], 
readdata_o[63], 
readdata_o[64], 
readdata_o[65], 
readdata_o[66], 
readdata_o[67], 
readdata_o[68], 
readdata_o[69], 
readdata_o[6], 
readdata_o[70], 
readdata_o[71], 
readdata_o[72], 
readdata_o[73], 
readdata_o[74], 
readdata_o[75], 
readdata_o[76], 
readdata_o[77], 
readdata_o[78], 
readdata_o[79], 
readdata_o[7], 
readdata_o[80], 
readdata_o[81], 
readdata_o[82], 
readdata_o[83], 
readdata_o[84], 
readdata_o[85], 
readdata_o[86], 
readdata_o[87], 
readdata_o[88], 
readdata_o[89], 
readdata_o[8], 
readdata_o[90], 
readdata_o[91], 
readdata_o[92], 
readdata_o[93], 
readdata_o[94], 
readdata_o[95], 
readdata_o[96], 
readdata_o[97], 
readdata_o[98], 
readdata_o[99], 
readdata_o[9], 
rst, 
start_i, 
writedata_i[0], 
writedata_i[100], 
writedata_i[101], 
writedata_i[102], 
writedata_i[103], 
writedata_i[104], 
writedata_i[105], 
writedata_i[106], 
writedata_i[107], 
writedata_i[108], 
writedata_i[109], 
writedata_i[10], 
writedata_i[110], 
writedata_i[111], 
writedata_i[112], 
writedata_i[113], 
writedata_i[114], 
writedata_i[115], 
writedata_i[116], 
writedata_i[117], 
writedata_i[118], 
writedata_i[119], 
writedata_i[11], 
writedata_i[120], 
writedata_i[121], 
writedata_i[122], 
writedata_i[123], 
writedata_i[124], 
writedata_i[125], 
writedata_i[126], 
writedata_i[127], 
writedata_i[128], 
writedata_i[129], 
writedata_i[12], 
writedata_i[130], 
writedata_i[131], 
writedata_i[132], 
writedata_i[133], 
writedata_i[134], 
writedata_i[135], 
writedata_i[136], 
writedata_i[137], 
writedata_i[138], 
writedata_i[139], 
writedata_i[13], 
writedata_i[140], 
writedata_i[141], 
writedata_i[142], 
writedata_i[143], 
writedata_i[144], 
writedata_i[145], 
writedata_i[146], 
writedata_i[147], 
writedata_i[148], 
writedata_i[149], 
writedata_i[14], 
writedata_i[150], 
writedata_i[151], 
writedata_i[152], 
writedata_i[153], 
writedata_i[154], 
writedata_i[155], 
writedata_i[156], 
writedata_i[157], 
writedata_i[158], 
writedata_i[159], 
writedata_i[15], 
writedata_i[160], 
writedata_i[161], 
writedata_i[162], 
writedata_i[163], 
writedata_i[164], 
writedata_i[165], 
writedata_i[166], 
writedata_i[167], 
writedata_i[168], 
writedata_i[169], 
writedata_i[16], 
writedata_i[170], 
writedata_i[171], 
writedata_i[172], 
writedata_i[173], 
writedata_i[174], 
writedata_i[175], 
writedata_i[176], 
writedata_i[177], 
writedata_i[178], 
writedata_i[179], 
writedata_i[17], 
writedata_i[180], 
writedata_i[181], 
writedata_i[182], 
writedata_i[183], 
writedata_i[184], 
writedata_i[185], 
writedata_i[186], 
writedata_i[187], 
writedata_i[188], 
writedata_i[189], 
writedata_i[18], 
writedata_i[190], 
writedata_i[191], 
writedata_i[192], 
writedata_i[193], 
writedata_i[194], 
writedata_i[195], 
writedata_i[196], 
writedata_i[197], 
writedata_i[198], 
writedata_i[199], 
writedata_i[19], 
writedata_i[1], 
writedata_i[200], 
writedata_i[201], 
writedata_i[202], 
writedata_i[203], 
writedata_i[204], 
writedata_i[205], 
writedata_i[206], 
writedata_i[207], 
writedata_i[208], 
writedata_i[209], 
writedata_i[20], 
writedata_i[210], 
writedata_i[211], 
writedata_i[212], 
writedata_i[213], 
writedata_i[214], 
writedata_i[215], 
writedata_i[216], 
writedata_i[217], 
writedata_i[218], 
writedata_i[219], 
writedata_i[21], 
writedata_i[220], 
writedata_i[221], 
writedata_i[222], 
writedata_i[223], 
writedata_i[224], 
writedata_i[225], 
writedata_i[226], 
writedata_i[227], 
writedata_i[228], 
writedata_i[229], 
writedata_i[22], 
writedata_i[230], 
writedata_i[231], 
writedata_i[232], 
writedata_i[233], 
writedata_i[234], 
writedata_i[235], 
writedata_i[236], 
writedata_i[237], 
writedata_i[238], 
writedata_i[239], 
writedata_i[23], 
writedata_i[240], 
writedata_i[241], 
writedata_i[242], 
writedata_i[243], 
writedata_i[244], 
writedata_i[245], 
writedata_i[246], 
writedata_i[247], 
writedata_i[248], 
writedata_i[249], 
writedata_i[24], 
writedata_i[250], 
writedata_i[251], 
writedata_i[252], 
writedata_i[253], 
writedata_i[254], 
writedata_i[255], 
writedata_i[256], 
writedata_i[257], 
writedata_i[258], 
writedata_i[259], 
writedata_i[25], 
writedata_i[260], 
writedata_i[261], 
writedata_i[262], 
writedata_i[263], 
writedata_i[264], 
writedata_i[265], 
writedata_i[266], 
writedata_i[267], 
writedata_i[268], 
writedata_i[269], 
writedata_i[26], 
writedata_i[270], 
writedata_i[271], 
writedata_i[272], 
writedata_i[273], 
writedata_i[274], 
writedata_i[275], 
writedata_i[276], 
writedata_i[277], 
writedata_i[278], 
writedata_i[279], 
writedata_i[27], 
writedata_i[280], 
writedata_i[281], 
writedata_i[282], 
writedata_i[283], 
writedata_i[284], 
writedata_i[285], 
writedata_i[286], 
writedata_i[287], 
writedata_i[288], 
writedata_i[289], 
writedata_i[28], 
writedata_i[290], 
writedata_i[291], 
writedata_i[292], 
writedata_i[293], 
writedata_i[294], 
writedata_i[295], 
writedata_i[296], 
writedata_i[297], 
writedata_i[298], 
writedata_i[299], 
writedata_i[29], 
writedata_i[2], 
writedata_i[300], 
writedata_i[301], 
writedata_i[302], 
writedata_i[303], 
writedata_i[304], 
writedata_i[305], 
writedata_i[306], 
writedata_i[307], 
writedata_i[308], 
writedata_i[309], 
writedata_i[30], 
writedata_i[310], 
writedata_i[311], 
writedata_i[312], 
writedata_i[313], 
writedata_i[314], 
writedata_i[315], 
writedata_i[316], 
writedata_i[317], 
writedata_i[318], 
writedata_i[319], 
writedata_i[31], 
writedata_i[320], 
writedata_i[321], 
writedata_i[322], 
writedata_i[323], 
writedata_i[324], 
writedata_i[325], 
writedata_i[326], 
writedata_i[327], 
writedata_i[328], 
writedata_i[329], 
writedata_i[32], 
writedata_i[330], 
writedata_i[331], 
writedata_i[332], 
writedata_i[333], 
writedata_i[334], 
writedata_i[335], 
writedata_i[336], 
writedata_i[337], 
writedata_i[338], 
writedata_i[339], 
writedata_i[33], 
writedata_i[340], 
writedata_i[341], 
writedata_i[342], 
writedata_i[343], 
writedata_i[344], 
writedata_i[345], 
writedata_i[346], 
writedata_i[347], 
writedata_i[348], 
writedata_i[349], 
writedata_i[34], 
writedata_i[350], 
writedata_i[351], 
writedata_i[352], 
writedata_i[353], 
writedata_i[354], 
writedata_i[355], 
writedata_i[356], 
writedata_i[357], 
writedata_i[358], 
writedata_i[359], 
writedata_i[35], 
writedata_i[360], 
writedata_i[361], 
writedata_i[362], 
writedata_i[363], 
writedata_i[364], 
writedata_i[365], 
writedata_i[366], 
writedata_i[367], 
writedata_i[368], 
writedata_i[369], 
writedata_i[36], 
writedata_i[370], 
writedata_i[371], 
writedata_i[372], 
writedata_i[373], 
writedata_i[374], 
writedata_i[375], 
writedata_i[376], 
writedata_i[377], 
writedata_i[378], 
writedata_i[379], 
writedata_i[37], 
writedata_i[380], 
writedata_i[381], 
writedata_i[382], 
writedata_i[383], 
writedata_i[384], 
writedata_i[385], 
writedata_i[386], 
writedata_i[387], 
writedata_i[388], 
writedata_i[389], 
writedata_i[38], 
writedata_i[390], 
writedata_i[391], 
writedata_i[39], 
writedata_i[3], 
writedata_i[40], 
writedata_i[41], 
writedata_i[42], 
writedata_i[43], 
writedata_i[44], 
writedata_i[45], 
writedata_i[46], 
writedata_i[47], 
writedata_i[48], 
writedata_i[49], 
writedata_i[4], 
writedata_i[50], 
writedata_i[51], 
writedata_i[52], 
writedata_i[53], 
writedata_i[54], 
writedata_i[55], 
writedata_i[56], 
writedata_i[57], 
writedata_i[58], 
writedata_i[59], 
writedata_i[5], 
writedata_i[60], 
writedata_i[61], 
writedata_i[62], 
writedata_i[63], 
writedata_i[64], 
writedata_i[65], 
writedata_i[66], 
writedata_i[67], 
writedata_i[68], 
writedata_i[69], 
writedata_i[6], 
writedata_i[70], 
writedata_i[71], 
writedata_i[72], 
writedata_i[73], 
writedata_i[74], 
writedata_i[75], 
writedata_i[76], 
writedata_i[77], 
writedata_i[78], 
writedata_i[79], 
writedata_i[7], 
writedata_i[80], 
writedata_i[81], 
writedata_i[82], 
writedata_i[83], 
writedata_i[84], 
writedata_i[85], 
writedata_i[86], 
writedata_i[87], 
writedata_i[88], 
writedata_i[89], 
writedata_i[8], 
writedata_i[90], 
writedata_i[91], 
writedata_i[92], 
writedata_i[93], 
writedata_i[94], 
writedata_i[95], 
writedata_i[96], 
writedata_i[97], 
writedata_i[98], 
writedata_i[99], 
writedata_i[9], 

r_data[7]_i_1_n_0 - 
wires: CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y108/CLBLM_M_C CLBLM_R_X43Y109/CLBLM_FAN7 CLBLM_R_X43Y109/CLBLM_M_CE INT_R_X43Y108/LOGIC_OUTS14 INT_R_X43Y108/NR1BEG2 INT_R_X43Y109/FAN7 INT_R_X43Y109/FAN_ALT7 INT_R_X43Y109/NR1END2 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y109/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X43Y108/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X43Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y109/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 884, 

r_data[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[0].stage/split_module/r_bit2 - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_ER1BEG3 BRAM_L_X44Y105/BRAM_ER1BEG3_3 BRAM_L_X44Y105/BRAM_WL1END2_2 CLBLM_R_X43Y107/CLBLM_WL1END2 CLBLM_R_X43Y108/CLBLM_ER1BEG3 CLBLM_R_X43Y108/CLBLM_IMUX43 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y108/CLBLM_M_CQ CLBLM_R_X43Y108/CLBLM_M_D6 INT_L_X44Y107/SL1END3 INT_L_X44Y107/WL1BEG2 INT_L_X44Y108/ER1END3 INT_L_X44Y108/SL1BEG3 INT_L_X44Y109/ER1END_N3_3 INT_R_X43Y107/NL1BEG2 INT_R_X43Y107/WL1END2 INT_R_X43Y108/ER1BEG3 INT_R_X43Y108/IMUX43 INT_R_X43Y108/LOGIC_OUTS6 INT_R_X43Y108/NL1END2 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X44Y107/INT_L.SL1END3->>WL1BEG2 INT_L_X44Y108/INT_L.ER1END3->>SL1BEG3 INT_R_X43Y107/INT_R.WL1END2->>NL1BEG2 INT_R_X43Y108/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X43Y108/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 504, 

w_bit_up_1 - 
wires: CLBLM_R_X43Y108/CLBLM_BYP3 CLBLM_R_X43Y108/CLBLM_IMUX2 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y108/CLBLM_M_A2 CLBLM_R_X43Y108/CLBLM_M_CX CLBLM_R_X43Y108/CLBLM_M_DQ INT_R_X43Y108/BYP3 INT_R_X43Y108/BYP_ALT3 INT_R_X43Y108/BYP_ALT4 INT_R_X43Y108/BYP_BOUNCE4 INT_R_X43Y108/IMUX2 INT_R_X43Y108/LOGIC_OUTS7 INT_R_X43Y108/SR1BEG_S0 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X43Y108/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y108/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y108/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X43Y108/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X43Y108/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X43Y108/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

STAGEN[0].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X42Y108/CLBLL_BYP5 CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y108/CLBLL_L_AMUX CLBLL_L_X42Y108/CLBLL_L_BX INT_L_X42Y108/BYP_ALT5 INT_L_X42Y108/BYP_L5 INT_L_X42Y108/FAN_ALT5 INT_L_X42Y108/FAN_BOUNCE5 INT_L_X42Y108/LOGIC_OUTS_L16 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y108/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y108/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y108/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y108/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X42Y108/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run - 
wires: CLBLL_L_X42Y108/CLBLL_BYP0 CLBLL_L_X42Y108/CLBLL_BYP1 CLBLL_L_X42Y108/CLBLL_IMUX0 CLBLL_L_X42Y108/CLBLL_LL_AX CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y108/CLBLL_L_A3 CLBLL_L_X42Y108/CLBLL_L_AQ CLBLL_L_X42Y108/CLBLL_L_AX CLBLM_R_X43Y108/CLBLM_IMUX31 CLBLM_R_X43Y108/CLBLM_M_C5 INT_L_X42Y107/EL1BEG3 INT_L_X42Y108/BYP_ALT0 INT_L_X42Y108/BYP_ALT1 INT_L_X42Y108/BYP_BOUNCE0 INT_L_X42Y108/BYP_L0 INT_L_X42Y108/BYP_L1 INT_L_X42Y108/EL1BEG_N3 INT_L_X42Y108/IMUX_L0 INT_L_X42Y108/LOGIC_OUTS_L0 INT_R_X43Y107/EL1END3 INT_R_X43Y107/NR1BEG3 INT_R_X43Y108/IMUX31 INT_R_X43Y108/NR1END3 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y108/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y108/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X42Y108/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X42Y108/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y108/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y108/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X42Y108/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X42Y108/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X42Y108/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X43Y107/INT_R.EL1END3->>NR1BEG3 INT_R_X43Y108/INT_R.NR1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

w_run_up_1 - 
wires: CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y108/CLBLL_L_BMUX CLBLM_R_X43Y107/CLBLM_BYP1 CLBLM_R_X43Y107/CLBLM_M_AX CLBLM_R_X43Y108/CLBLM_IMUX11 CLBLM_R_X43Y108/CLBLM_IMUX41 CLBLM_R_X43Y108/CLBLM_L_D1 CLBLM_R_X43Y108/CLBLM_M_A4 INT_L_X42Y108/ER1BEG1 INT_L_X42Y108/ER1BEG_S0 INT_L_X42Y108/LOGIC_OUTS_L17 INT_L_X42Y108/SR1BEG_S0 INT_L_X42Y109/ER1BEG0 INT_R_X43Y107/BYP1 INT_R_X43Y107/BYP_ALT1 INT_R_X43Y107/FAN_BOUNCE_S3_6 INT_R_X43Y107/SS2END0 INT_R_X43Y108/ER1END1 INT_R_X43Y108/FAN_ALT6 INT_R_X43Y108/FAN_BOUNCE6 INT_R_X43Y108/IMUX11 INT_R_X43Y108/IMUX41 INT_R_X43Y108/SS2A0 INT_R_X43Y109/ER1END0 INT_R_X43Y109/SS2BEG0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X42Y108/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_L_X42Y108/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y108/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X43Y107/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y107/INT_R.SS2END0->>BYP_ALT1 INT_R_X43Y108/INT_R.ER1END1->>FAN_ALT6 INT_R_X43Y108/INT_R.ER1END1->>IMUX11 INT_R_X43Y108/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X43Y108/INT_R.FAN_BOUNCE6->>IMUX41 INT_R_X43Y109/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_data[7]_i_1__9_n_0 - 
wires: CLBLL_R_X45Y101/CLBLL_FAN6 CLBLL_R_X45Y101/CLBLL_FAN7 CLBLL_R_X45Y101/CLBLL_LL_CE CLBLL_R_X45Y101/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y101/CLBLL_L_CE CLBLL_R_X45Y101/CLBLL_L_D INT_R_X45Y101/BYP_ALT4 INT_R_X45Y101/BYP_BOUNCE4 INT_R_X45Y101/FAN6 INT_R_X45Y101/FAN7 INT_R_X45Y101/FAN_ALT1 INT_R_X45Y101/FAN_ALT6 INT_R_X45Y101/FAN_ALT7 INT_R_X45Y101/FAN_BOUNCE1 INT_R_X45Y101/LOGIC_OUTS11 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y101/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y101/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X45Y101/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y101/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X45Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y101/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y101/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y101/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X45Y101/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X45Y101/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[10].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX28 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y101/CLBLM_M_AMUX CLBLM_L_X46Y101/CLBLM_M_C4 INT_L_X46Y101/IMUX_L28 INT_L_X46Y101/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y101/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

w_bit_up_10 - 
wires: CLBLM_L_X46Y101/CLBLM_BYP1 CLBLM_L_X46Y101/CLBLM_IMUX17 CLBLM_L_X46Y101/CLBLM_M_AX CLBLM_L_X46Y101/CLBLM_M_B3 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y102/CLBLM_L_AQ INT_L_X46Y101/BYP_ALT1 INT_L_X46Y101/BYP_L1 INT_L_X46Y101/IMUX_L17 INT_L_X46Y101/SL1END0 INT_L_X46Y102/LOGIC_OUTS_L0 INT_L_X46Y102/SL1BEG0 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y102/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y101/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y101/INT_L.SL1END0->>BYP_ALT1 INT_L_X46Y101/INT_L.SL1END0->>IMUX_L17 INT_L_X46Y102/INT_L.LOGIC_OUTS_L0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

STAGEN[10].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX22 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y101/CLBLM_M_C3 CLBLM_L_X46Y101/CLBLM_M_DQ INT_L_X46Y101/IMUX_L22 INT_L_X46Y101/LOGIC_OUTS_L7 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y101/INT_L.LOGIC_OUTS_L7->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[10].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX2 CLBLM_L_X46Y101/CLBLM_IMUX24 CLBLM_L_X46Y101/CLBLM_IMUX32 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y101/CLBLM_M_A2 CLBLM_L_X46Y101/CLBLM_M_B5 CLBLM_L_X46Y101/CLBLM_M_BQ CLBLM_L_X46Y101/CLBLM_M_C1 INT_L_X46Y100/FAN_BOUNCE_S3_2 INT_L_X46Y101/FAN_ALT2 INT_L_X46Y101/FAN_BOUNCE2 INT_L_X46Y101/IMUX_L2 INT_L_X46Y101/IMUX_L24 INT_L_X46Y101/IMUX_L32 INT_L_X46Y101/LOGIC_OUTS_L5 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y101/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y101/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X46Y101/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X46Y101/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X46Y101/INT_L.LOGIC_OUTS_L5->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[10].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX15 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y101/CLBLM_M_B1 CLBLM_L_X46Y101/CLBLM_M_BMUX INT_L_X46Y101/IMUX_L15 INT_L_X46Y101/LOGIC_OUTS_L21 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y101/INT_L.LOGIC_OUTS_L21->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_11 - 
wires: CLBLM_L_X46Y100/CLBLM_BYP5 CLBLM_L_X46Y100/CLBLM_L_BX CLBLM_L_X46Y101/CLBLM_IMUX6 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y101/CLBLM_L_A1 CLBLM_L_X46Y101/CLBLM_M_CQ INT_L_X46Y100/BYP_ALT5 INT_L_X46Y100/BYP_L5 INT_L_X46Y100/NL1BEG1 INT_L_X46Y100/SE2A2 INT_L_X46Y100/WL1END1 INT_L_X46Y101/BYP_ALT4 INT_L_X46Y101/BYP_BOUNCE4 INT_L_X46Y101/IMUX_L6 INT_L_X46Y101/LOGIC_OUTS_L6 INT_L_X46Y101/NL1END1 INT_L_X46Y101/SE2BEG2 INT_R_X47Y100/SE2END2 INT_R_X47Y100/WL1BEG1 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y100/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y100/INT_L.WL1END1->>BYP_ALT5 INT_L_X46Y100/INT_L.WL1END1->>NL1BEG1 INT_L_X46Y101/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y101/INT_L.BYP_BOUNCE4->>IMUX_L6 INT_L_X46Y101/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X46Y101/INT_L.NL1END1->>BYP_ALT4 INT_R_X47Y100/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[10].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX34 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y101/CLBLM_L_BQ CLBLM_L_X46Y101/CLBLM_L_C6 INT_L_X46Y100/NR1BEG1 INT_L_X46Y100/SS2END1 INT_L_X46Y101/IMUX_L34 INT_L_X46Y101/LOGIC_OUTS_L1 INT_L_X46Y101/NN2BEG1 INT_L_X46Y101/NR1END1 INT_L_X46Y101/SS2A1 INT_L_X46Y102/NN2A1 INT_L_X46Y102/SR1END1 INT_L_X46Y102/SS2BEG1 INT_L_X46Y103/NN2END1 INT_L_X46Y103/SR1BEG1 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y100/INT_L.SS2END1->>NR1BEG1 INT_L_X46Y101/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X46Y101/INT_L.NR1END1->>IMUX_L34 INT_L_X46Y102/INT_L.SR1END1->>SS2BEG1 INT_L_X46Y103/INT_L.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_10 - 
wires: CLBLL_R_X45Y101/CLBLL_IMUX46 CLBLL_R_X45Y101/CLBLL_L_D5 CLBLL_R_X45Y102/CLBLL_SW2A1 CLBLM_L_X46Y101/CLBLM_IMUX19 CLBLM_L_X46Y101/CLBLM_IMUX27 CLBLM_L_X46Y101/CLBLM_L_B2 CLBLM_L_X46Y101/CLBLM_M_B4 CLBLM_L_X46Y102/CLBLM_SW2A1 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y103/CLBLM_L_DMUX CLBLM_L_X46Y104/CLBLM_IMUX41 CLBLM_L_X46Y104/CLBLM_L_D1 INT_L_X46Y101/IMUX_L19 INT_L_X46Y101/IMUX_L27 INT_L_X46Y101/SS2END1 INT_L_X46Y102/SS2A1 INT_L_X46Y102/SW2A1 INT_L_X46Y103/LOGIC_OUTS_L19 INT_L_X46Y103/NR1BEG1 INT_L_X46Y103/SS2BEG1 INT_L_X46Y103/SW2BEG1 INT_L_X46Y104/GFAN0 INT_L_X46Y104/IMUX_L41 INT_L_X46Y104/NR1END1 INT_R_X45Y101/IMUX46 INT_R_X45Y101/SR1END2 INT_R_X45Y102/SR1BEG2 INT_R_X45Y102/SW2END1 VBRK_X113Y107/VBRK_SW2A1 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X46Y101/INT_L.SS2END1->>IMUX_L19 INT_L_X46Y101/INT_L.SS2END1->>IMUX_L27 INT_L_X46Y103/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X46Y103/INT_L.LOGIC_OUTS_L19->>SS2BEG1 INT_L_X46Y103/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_L_X46Y104/INT_L.GFAN0->>IMUX_L41 INT_L_X46Y104/INT_L.NR1END1->>GFAN0 INT_R_X45Y101/INT_R.SR1END2->>IMUX46 INT_R_X45Y102/INT_R.SW2END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

w_run_up_11 - 
wires: CLBLM_L_X46Y101/CLBLM_BYP5 CLBLM_L_X46Y101/CLBLM_IMUX10 CLBLM_L_X46Y101/CLBLM_IMUX16 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y101/CLBLM_L_A4 CLBLM_L_X46Y101/CLBLM_L_B3 CLBLM_L_X46Y101/CLBLM_L_BX CLBLM_L_X46Y101/CLBLM_L_CQ CLBLM_L_X46Y103/CLBLM_IMUX26 CLBLM_L_X46Y103/CLBLM_L_B4 INT_L_X46Y101/BYP_ALT0 INT_L_X46Y101/BYP_ALT5 INT_L_X46Y101/BYP_BOUNCE0 INT_L_X46Y101/BYP_L5 INT_L_X46Y101/FAN_ALT7 INT_L_X46Y101/FAN_BOUNCE7 INT_L_X46Y101/IMUX_L10 INT_L_X46Y101/IMUX_L16 INT_L_X46Y101/LOGIC_OUTS_L2 INT_L_X46Y101/NL1BEG1 INT_L_X46Y102/NL1END1 INT_L_X46Y102/NR1BEG1 INT_L_X46Y103/IMUX_L26 INT_L_X46Y103/NR1END1 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X46Y101/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y101/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y101/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X46Y101/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y101/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X46Y101/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X46Y101/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X46Y101/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 INT_L_X46Y101/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X46Y102/INT_L.NL1END1->>NR1BEG1 INT_L_X46Y103/INT_L.NR1END1->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[10].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y101/CLBLM_M_CMUX CLBLM_L_X46Y103/CLBLM_IMUX1 CLBLM_L_X46Y103/CLBLM_M_A3 INT_L_X46Y101/LOGIC_OUTS_L22 INT_L_X46Y101/NN2BEG0 INT_L_X46Y102/NN2A0 INT_L_X46Y102/NN2END_S2_0 INT_L_X46Y103/IMUX_L1 INT_L_X46Y103/NN2END0 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y101/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X46Y103/INT_L.NN2END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[10].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX11 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y101/CLBLM_M_A4 CLBLM_L_X46Y101/CLBLM_M_DMUX INT_L_X46Y101/IMUX_L11 INT_L_X46Y101/LOGIC_OUTS_L23 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y101/INT_L.LOGIC_OUTS_L23->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_10 - 
wires: CLBLM_L_X46Y101/CLBLM_BYP6 CLBLM_L_X46Y101/CLBLM_M_DX CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y102/CLBLM_L_CQ INT_L_X46Y101/BYP_ALT3 INT_L_X46Y101/BYP_ALT6 INT_L_X46Y101/BYP_BOUNCE3 INT_L_X46Y101/BYP_L6 INT_L_X46Y101/SL1END2 INT_L_X46Y102/BYP_BOUNCE_N3_3 INT_L_X46Y102/LOGIC_OUTS_L2 INT_L_X46Y102/SL1BEG2 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y102/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y101/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y101/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y101/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X46Y101/INT_L.SL1END2->>BYP_ALT3 INT_L_X46Y102/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_11 - 
wires: CLBLM_L_X46Y100/CLBLM_BYP2 CLBLM_L_X46Y100/CLBLM_L_CX CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y101/CLBLM_M_AQ INT_L_X46Y100/BYP_ALT2 INT_L_X46Y100/BYP_L2 INT_L_X46Y100/SR1END1 INT_L_X46Y101/LOGIC_OUTS_L4 INT_L_X46Y101/SR1BEG1 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y101/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y100/INT_L.SR1END1->>BYP_ALT2 INT_L_X46Y101/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[10].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__10_n_0 - 
wires: CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y101/CLBLM_L_B CLBLM_R_X47Y101/CLBLM_FAN7 CLBLM_R_X47Y101/CLBLM_M_CE INT_L_X46Y101/EL1BEG0 INT_L_X46Y101/LOGIC_OUTS_L9 INT_R_X47Y100/EL1END_S3_0 INT_R_X47Y101/BYP_ALT0 INT_R_X47Y101/BYP_BOUNCE0 INT_R_X47Y101/EL1END0 INT_R_X47Y101/FAN7 INT_R_X47Y101/FAN_ALT7 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y101/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y101/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X47Y101/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X47Y101/INT_R.BYP_BOUNCE0->>FAN_ALT7 INT_R_X47Y101/INT_R.EL1END0->>BYP_ALT0 INT_R_X47Y101/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[11].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX10 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y100/CLBLM_L_A4 CLBLM_L_X46Y100/CLBLM_L_BMUX INT_L_X46Y100/FAN_ALT1 INT_L_X46Y100/FAN_BOUNCE1 INT_L_X46Y100/IMUX_L10 INT_L_X46Y100/LOGIC_OUTS_L17 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y100/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y100/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X46Y100/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[11].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX6 CLBLM_L_X46Y100/CLBLM_L_A1 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y101/CLBLM_L_DQ INT_L_X46Y100/IMUX_L6 INT_L_X46Y100/SL1END3 INT_L_X46Y101/LOGIC_OUTS_L3 INT_L_X46Y101/SL1BEG3 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y100/INT_L.SL1END3->>IMUX_L6 INT_L_X46Y101/INT_L.LOGIC_OUTS_L3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[11].stage/split_module/r_compare_result - 
wires: CLBLL_R_X45Y100/CLBLL_ER1BEG1 CLBLL_R_X45Y100/CLBLL_SW2A0 CLBLM_L_X46Y100/CLBLM_ER1BEG1 CLBLM_L_X46Y100/CLBLM_IMUX19 CLBLM_L_X46Y100/CLBLM_IMUX3 CLBLM_L_X46Y100/CLBLM_L_A2 CLBLM_L_X46Y100/CLBLM_L_B2 CLBLM_L_X46Y100/CLBLM_SW2A0 CLBLM_L_X46Y101/CLBLM_IMUX0 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y101/CLBLM_L_A3 CLBLM_L_X46Y101/CLBLM_L_AQ INT_L_X46Y100/ER1END1 INT_L_X46Y100/IMUX_L19 INT_L_X46Y100/IMUX_L3 INT_L_X46Y100/SW2A0 INT_L_X46Y101/IMUX_L0 INT_L_X46Y101/LOGIC_OUTS_L0 INT_L_X46Y101/SW2BEG0 INT_R_X45Y100/ER1BEG1 INT_R_X45Y100/SW2END0 VBRK_X113Y105/VBRK_ER1BEG1 VBRK_X113Y105/VBRK_SW2A0 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y100/INT_L.ER1END1->>IMUX_L19 INT_L_X46Y100/INT_L.ER1END1->>IMUX_L3 INT_L_X46Y101/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y101/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X45Y100/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[11].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y101/CLBLM_IMUX3 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y101/CLBLM_L_A2 CLBLM_L_X46Y101/CLBLM_L_AMUX INT_L_X46Y101/FAN_ALT5 INT_L_X46Y101/FAN_BOUNCE5 INT_L_X46Y101/IMUX_L3 INT_L_X46Y101/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y101/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X46Y101/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_12 - 
wires: CLBLM_L_X46Y100/CLBLM_BYP3 CLBLM_L_X46Y100/CLBLM_IMUX8 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y100/CLBLM_L_AQ CLBLM_L_X46Y100/CLBLM_M_A5 CLBLM_L_X46Y100/CLBLM_M_CX INT_L_X46Y100/BYP_ALT3 INT_L_X46Y100/BYP_L3 INT_L_X46Y100/IMUX_L8 INT_L_X46Y100/LOGIC_OUTS_L0 INT_L_X46Y100/NL1BEG_N3 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y100/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y100/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X46Y100/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y100/INT_L.NL1BEG_N3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[11].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y101/CLBLM_BYP2 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y101/CLBLM_L_BMUX CLBLM_L_X46Y101/CLBLM_L_CX INT_L_X46Y101/BYP_ALT2 INT_L_X46Y101/BYP_L2 INT_L_X46Y101/FAN_ALT1 INT_L_X46Y101/FAN_BOUNCE1 INT_L_X46Y101/LOGIC_OUTS_L17 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y101/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y101/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y101/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X46Y101/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_12 - 
wires: BRKH_INT_X46Y99/BRKH_INT_SS2END0 CLBLL_R_X45Y101/CLBLL_IMUX41 CLBLL_R_X45Y101/CLBLL_L_D1 CLBLL_R_X45Y101/CLBLL_WR1END1 CLBLM_L_X46Y100/CLBLM_IMUX1 CLBLM_L_X46Y100/CLBLM_M_A3 CLBLM_L_X46Y101/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y101/CLBLM_L_CMUX CLBLM_L_X46Y101/CLBLM_WR1END1 CLBLM_L_X46Y102/CLBLM_BYP1 CLBLM_L_X46Y102/CLBLM_M_AX CLBLM_L_X46Y99/CLBLM_IMUX32 CLBLM_L_X46Y99/CLBLM_M_C1 INT_L_X46Y100/IMUX_L1 INT_L_X46Y100/SL1END0 INT_L_X46Y100/SS2A0 INT_L_X46Y101/LOGIC_OUTS_L18 INT_L_X46Y101/NR1BEG0 INT_L_X46Y101/SL1BEG0 INT_L_X46Y101/SS2BEG0 INT_L_X46Y101/WR1BEG1 INT_L_X46Y102/BYP_ALT1 INT_L_X46Y102/BYP_L1 INT_L_X46Y102/NR1END0 INT_L_X46Y99/IMUX_L32 INT_L_X46Y99/SS2END0 INT_R_X45Y101/IMUX41 INT_R_X45Y101/WR1END1 VBRK_X113Y106/VBRK_WR1END1 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y101/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X46Y100/INT_L.SL1END0->>IMUX_L1 INT_L_X46Y101/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X46Y101/INT_L.LOGIC_OUTS_L18->>SL1BEG0 INT_L_X46Y101/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_L_X46Y101/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_L_X46Y102/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y102/INT_L.NR1END0->>BYP_ALT1 INT_L_X46Y99/INT_L.SS2END0->>IMUX_L32 INT_R_X45Y101/INT_R.WR1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[11].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_R_X45Y101/CLBLL_IMUX3 CLBLL_R_X45Y101/CLBLL_L_A2 CLBLL_R_X45Y101/CLBLL_NW2A2 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y100/CLBLM_L_AMUX CLBLM_L_X46Y101/CLBLM_NW2A2 INT_L_X46Y100/LOGIC_OUTS_L16 INT_L_X46Y100/NW2BEG2 INT_L_X46Y101/NW2A2 INT_R_X45Y101/IMUX3 INT_R_X45Y101/NW2END2 VBRK_X113Y106/VBRK_NW2A2 
pips: CLBLL_R_X45Y101/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y100/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X45Y101/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[11].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX25 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y100/CLBLM_L_B5 CLBLM_L_X46Y100/CLBLM_L_CMUX INT_L_X46Y100/IMUX_L25 INT_L_X46Y100/LOGIC_OUTS_L18 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y100/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_12 - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX42 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y100/CLBLM_L_BQ CLBLM_L_X46Y100/CLBLM_L_D6 INT_L_X46Y100/IMUX_L42 INT_L_X46Y100/LOGIC_OUTS_L1 INT_L_X46Y100/NN2BEG1 INT_L_X46Y100/SL1END1 INT_L_X46Y101/NN2A1 INT_L_X46Y101/SL1BEG1 INT_L_X46Y101/SR1END1 INT_L_X46Y102/NN2END1 INT_L_X46Y102/SR1BEG1 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y100/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X46Y100/INT_L.SL1END1->>IMUX_L42 INT_L_X46Y101/INT_L.SR1END1->>SL1BEG1 INT_L_X46Y102/INT_L.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[11].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__11_n_0 - 
wires: CLBLL_R_X45Y99/CLBLL_FAN6 CLBLL_R_X45Y99/CLBLL_L_CE CLBLL_R_X45Y99/CLBLL_WL1END1 CLBLM_L_X46Y99/CLBLM_FAN7 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y99/CLBLM_M_C CLBLM_L_X46Y99/CLBLM_M_CE CLBLM_L_X46Y99/CLBLM_WL1END1 INT_L_X46Y99/FAN_ALT7 INT_L_X46Y99/FAN_L7 INT_L_X46Y99/LOGIC_OUTS_L14 INT_L_X46Y99/WL1BEG1 INT_R_X45Y99/FAN6 INT_R_X45Y99/FAN_ALT6 INT_R_X45Y99/WL1END1 VBRK_X113Y103/VBRK_WL1END1 
pips: CLBLL_R_X45Y99/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X46Y99/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y99/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y99/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y99/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X46Y99/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X45Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y99/INT_R.WL1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[12].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX27 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y100/CLBLM_M_B4 CLBLM_L_X46Y100/CLBLM_M_CQ INT_L_X46Y100/FAN_ALT5 INT_L_X46Y100/FAN_BOUNCE5 INT_L_X46Y100/IMUX_L27 INT_L_X46Y100/LOGIC_OUTS_L6 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y100/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y100/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X46Y100/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[12].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX18 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y100/CLBLM_M_B2 CLBLM_L_X46Y100/CLBLM_M_DQ INT_L_X46Y100/IMUX_L18 INT_L_X46Y100/LOGIC_OUTS_L7 INT_L_X46Y100/SR1BEG_S0 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y100/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X46Y100/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[12].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX11 CLBLM_L_X46Y100/CLBLM_IMUX17 CLBLM_L_X46Y100/CLBLM_IMUX33 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y100/CLBLM_L_C1 CLBLM_L_X46Y100/CLBLM_M_A4 CLBLM_L_X46Y100/CLBLM_M_AQ CLBLM_L_X46Y100/CLBLM_M_B3 INT_L_X46Y100/BYP_ALT1 INT_L_X46Y100/BYP_BOUNCE1 INT_L_X46Y100/IMUX_L11 INT_L_X46Y100/IMUX_L17 INT_L_X46Y100/IMUX_L33 INT_L_X46Y100/LOGIC_OUTS_L4 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y100/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y100/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X46Y100/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X46Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X46Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[12].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX2 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y100/CLBLM_M_A2 CLBLM_L_X46Y100/CLBLM_M_AMUX INT_L_X46Y100/FAN_ALT7 INT_L_X46Y100/FAN_BOUNCE7 INT_L_X46Y100/IMUX_L2 INT_L_X46Y100/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y100/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y100/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X46Y100/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_13 - 
wires: BRKH_INT_X46Y99/BRKH_INT_SE2A1 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y100/CLBLM_M_BQ CLBLM_L_X46Y99/CLBLM_IMUX10 CLBLM_L_X46Y99/CLBLM_IMUX34 CLBLM_L_X46Y99/CLBLM_L_A4 CLBLM_L_X46Y99/CLBLM_L_C6 INT_L_X46Y100/LOGIC_OUTS_L5 INT_L_X46Y100/SE2BEG1 INT_L_X46Y99/BYP_ALT0 INT_L_X46Y99/BYP_BOUNCE0 INT_L_X46Y99/IMUX_L10 INT_L_X46Y99/IMUX_L34 INT_L_X46Y99/SE2A1 INT_L_X46Y99/WL1END0 INT_R_X47Y99/SE2END1 INT_R_X47Y99/WL1BEG0 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y100/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X46Y99/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y99/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X46Y99/INT_L.WL1END0->>BYP_ALT0 INT_L_X46Y99/INT_L.WL1END0->>IMUX_L10 INT_R_X47Y99/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[12].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y102/CLBLM_BYP4 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y102/CLBLM_M_AQ CLBLM_L_X46Y102/CLBLM_M_BX INT_L_X46Y101/SE2A0 INT_L_X46Y102/BYP_ALT4 INT_L_X46Y102/BYP_L4 INT_L_X46Y102/LOGIC_OUTS_L4 INT_L_X46Y102/SE2BEG0 INT_L_X46Y102/WR1END1 INT_R_X47Y101/NR1BEG0 INT_R_X47Y101/SE2END0 INT_R_X47Y102/NR1END0 INT_R_X47Y102/WR1BEG1 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y102/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y102/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X46Y102/INT_L.WR1END1->>BYP_ALT4 INT_R_X47Y101/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y102/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_13 - 
wires: BRKH_INT_X46Y99/BRKH_INT_SS2END1 CLBLM_L_X46Y101/CLBLM_IMUX26 CLBLM_L_X46Y101/CLBLM_L_B4 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y102/CLBLM_M_BQ CLBLM_L_X46Y99/CLBLM_BYP2 CLBLM_L_X46Y99/CLBLM_IMUX3 CLBLM_L_X46Y99/CLBLM_L_A2 CLBLM_L_X46Y99/CLBLM_L_CX CLBLM_R_X47Y99/CLBLM_IMUX22 CLBLM_R_X47Y99/CLBLM_M_C3 INT_L_X46Y100/SS2A1 INT_L_X46Y101/IMUX_L26 INT_L_X46Y101/SL1END1 INT_L_X46Y101/SS2BEG1 INT_L_X46Y102/LOGIC_OUTS_L5 INT_L_X46Y102/SL1BEG1 INT_L_X46Y99/BYP_ALT2 INT_L_X46Y99/BYP_ALT5 INT_L_X46Y99/BYP_BOUNCE5 INT_L_X46Y99/BYP_L2 INT_L_X46Y99/ER1BEG2 INT_L_X46Y99/IMUX_L3 INT_L_X46Y99/SS2END1 INT_R_X47Y99/ER1END2 INT_R_X47Y99/IMUX22 
pips: CLBLM_L_X46Y101/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y99/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y99/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X46Y101/INT_L.SL1END1->>IMUX_L26 INT_L_X46Y101/INT_L.SL1END1->>SS2BEG1 INT_L_X46Y102/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X46Y99/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y99/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y99/INT_L.BYP_BOUNCE5->>BYP_ALT2 INT_L_X46Y99/INT_L.SS2END1->>BYP_ALT5 INT_L_X46Y99/INT_L.SS2END1->>ER1BEG2 INT_L_X46Y99/INT_L.SS2END1->>IMUX_L3 INT_R_X47Y99/INT_R.ER1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[12].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y100/CLBLM_M_BMUX CLBLM_R_X47Y101/CLBLM_IMUX1 CLBLM_R_X47Y101/CLBLM_M_A3 INT_L_X46Y100/ER1BEG_S0 INT_L_X46Y100/LOGIC_OUTS_L21 INT_L_X46Y101/ER1BEG0 INT_R_X47Y101/ER1END0 INT_R_X47Y101/IMUX1 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y101/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y100/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_R_X47Y101/INT_R.ER1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[12].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y100/CLBLM_IMUX23 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y100/CLBLM_L_C3 CLBLM_L_X46Y100/CLBLM_L_DQ INT_L_X46Y100/IMUX_L23 INT_L_X46Y100/LOGIC_OUTS_L3 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y100/INT_L.LOGIC_OUTS_L3->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_13 - 
wires: CLBLM_L_X46Y100/CLBLM_BYP7 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y100/CLBLM_L_CQ CLBLM_L_X46Y100/CLBLM_L_DX INT_L_X46Y100/BYP_ALT7 INT_L_X46Y100/BYP_L7 INT_L_X46Y100/LOGIC_OUTS_L2 INT_L_X46Y100/NN2BEG2 INT_L_X46Y100/SR1END3 INT_L_X46Y101/NN2A2 INT_L_X46Y101/SR1BEG3 INT_L_X46Y101/SR1END2 INT_L_X46Y101/SR1END_N3_3 INT_L_X46Y102/NN2END2 INT_L_X46Y102/SR1BEG2 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y100/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y100/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X46Y100/INT_L.SR1END3->>BYP_ALT7 INT_L_X46Y101/INT_L.SR1END2->>SR1BEG3 INT_L_X46Y102/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[12].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__12_n_0 - 
wires: CLBLM_R_X47Y99/CLBLM_FAN6 CLBLM_R_X47Y99/CLBLM_FAN7 CLBLM_R_X47Y99/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y99/CLBLM_L_CE CLBLM_R_X47Y99/CLBLM_M_C CLBLM_R_X47Y99/CLBLM_M_CE INT_R_X47Y99/FAN6 INT_R_X47Y99/FAN7 INT_R_X47Y99/FAN_ALT6 INT_R_X47Y99/FAN_ALT7 INT_R_X47Y99/FAN_BOUNCE7 INT_R_X47Y99/LOGIC_OUTS14 
pips: CLBLM_R_X47Y99/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y99/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y99/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y99/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y99/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X47Y99/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[13].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y99/CLBLM_IMUX25 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y99/CLBLM_L_B5 CLBLM_L_X46Y99/CLBLM_L_CQ INT_L_X46Y98/BYP_ALT3 INT_L_X46Y98/BYP_BOUNCE3 INT_L_X46Y98/SL1END2 INT_L_X46Y99/BYP_BOUNCE_N3_3 INT_L_X46Y99/IMUX_L25 INT_L_X46Y99/LOGIC_OUTS_L2 INT_L_X46Y99/SL1BEG2 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y98/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y98/INT_L.SL1END2->>BYP_ALT3 INT_L_X46Y99/INT_L.BYP_BOUNCE_N3_3->>IMUX_L25 INT_L_X46Y99/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[13].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y99/CLBLM_IMUX19 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y99/CLBLM_L_B2 CLBLM_L_X46Y99/CLBLM_L_DQ INT_L_X46Y99/FAN_ALT3 INT_L_X46Y99/FAN_BOUNCE3 INT_L_X46Y99/IMUX_L19 INT_L_X46Y99/LOGIC_OUTS_L3 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y99/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y99/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X46Y99/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[13].stage/split_module/r_compare_result - 
wires: BRKH_INT_X46Y99/BRKH_INT_NE2BEG0 BRKH_INT_X47Y99/BRKH_INT_NE2END_S3_0 CLBLM_L_X46Y99/CLBLM_IMUX0 CLBLM_L_X46Y99/CLBLM_IMUX16 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y99/CLBLM_L_A3 CLBLM_L_X46Y99/CLBLM_L_AQ CLBLM_L_X46Y99/CLBLM_L_B3 CLBLM_R_X47Y100/CLBLM_IMUX1 CLBLM_R_X47Y100/CLBLM_M_A3 INT_L_X46Y100/NE2A0 INT_L_X46Y99/IMUX_L0 INT_L_X46Y99/IMUX_L16 INT_L_X46Y99/LOGIC_OUTS_L0 INT_L_X46Y99/NE2BEG0 INT_R_X47Y100/IMUX1 INT_R_X47Y100/NE2END0 INT_R_X47Y99/NE2END_S3_0 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y100/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y99/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y99/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X46Y99/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X47Y100/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[13].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y99/CLBLM_IMUX9 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y99/CLBLM_L_A5 CLBLM_L_X46Y99/CLBLM_L_AMUX INT_L_X46Y99/FAN_ALT5 INT_L_X46Y99/FAN_BOUNCE5 INT_L_X46Y99/IMUX_L9 INT_L_X46Y99/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y99/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y99/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X46Y99/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_14 - 
wires: CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y99/CLBLM_L_BQ CLBLM_R_X47Y98/CLBLM_BYP0 CLBLM_R_X47Y98/CLBLM_IMUX2 CLBLM_R_X47Y98/CLBLM_L_AX CLBLM_R_X47Y98/CLBLM_M_A2 INT_L_X46Y98/SE2A1 INT_L_X46Y99/LOGIC_OUTS_L1 INT_L_X46Y99/SE2BEG1 INT_R_X47Y97/FAN_BOUNCE_S3_2 INT_R_X47Y98/BYP0 INT_R_X47Y98/BYP_ALT0 INT_R_X47Y98/FAN_ALT2 INT_R_X47Y98/FAN_BOUNCE2 INT_R_X47Y98/IMUX2 INT_R_X47Y98/SE2END1 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y98/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X46Y99/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X47Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y98/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y98/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X47Y98/INT_R.SE2END1->>FAN_ALT2 INT_R_X47Y98/INT_R.SE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[13].stage/split_module/r_run_reg_n_0_[0] - 
wires: BRKH_INT_X46Y99/BRKH_INT_BYP_BOUNCE6 CLBLM_L_X46Y99/CLBLM_BYP7 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y99/CLBLM_L_CMUX CLBLM_L_X46Y99/CLBLM_L_DX INT_L_X46Y100/BYP_BOUNCE_N3_6 INT_L_X46Y99/BYP_ALT6 INT_L_X46Y99/BYP_ALT7 INT_L_X46Y99/BYP_BOUNCE6 INT_L_X46Y99/BYP_L7 INT_L_X46Y99/LOGIC_OUTS_L18 INT_L_X46Y99/NL1BEG_N3 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y99/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X46Y99/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y99/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X46Y99/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X46Y99/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_14 - 
wires: CLBLM_L_X46Y98/CLBLM_IMUX11 CLBLM_L_X46Y98/CLBLM_M_A4 CLBLM_L_X46Y99/CLBLM_IMUX22 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y99/CLBLM_L_DMUX CLBLM_L_X46Y99/CLBLM_M_C3 CLBLM_R_X47Y98/CLBLM_BYP2 CLBLM_R_X47Y98/CLBLM_IMUX7 CLBLM_R_X47Y98/CLBLM_L_CX CLBLM_R_X47Y98/CLBLM_M_A1 INT_L_X46Y98/ER1BEG2 INT_L_X46Y98/IMUX_L11 INT_L_X46Y98/SL1END1 INT_L_X46Y99/BYP_ALT4 INT_L_X46Y99/BYP_BOUNCE4 INT_L_X46Y99/IMUX_L22 INT_L_X46Y99/LOGIC_OUTS_L19 INT_L_X46Y99/SL1BEG1 INT_R_X47Y98/BYP2 INT_R_X47Y98/BYP_ALT2 INT_R_X47Y98/BYP_ALT3 INT_R_X47Y98/BYP_BOUNCE3 INT_R_X47Y98/ER1END2 INT_R_X47Y98/IMUX7 INT_R_X47Y99/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y98/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y98/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y98/INT_L.SL1END1->>IMUX_L11 INT_L_X46Y99/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y99/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X46Y99/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 INT_L_X46Y99/INT_L.LOGIC_OUTS_L19->>SL1BEG1 INT_R_X47Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y98/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y98/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X47Y98/INT_R.ER1END2->>BYP_ALT2 INT_R_X47Y98/INT_R.ER1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[13].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y99/CLBLM_IMUX1 CLBLM_L_X46Y99/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y99/CLBLM_L_BMUX CLBLM_L_X46Y99/CLBLM_M_A3 INT_L_X46Y99/IMUX_L1 INT_L_X46Y99/LOGIC_OUTS_L17 INT_L_X46Y99/SR1BEG_S0 
pips: CLBLM_L_X46Y99/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y99/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y99/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X46Y99/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[13].stage/split_module/p_0_in - 
wires: BRKH_INT_X47Y99/BRKH_INT_EL1END_S3_0 CLBLM_L_X46Y100/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y100/CLBLM_L_DMUX CLBLM_R_X47Y100/CLBLM_IMUX8 CLBLM_R_X47Y100/CLBLM_M_A5 INT_L_X46Y100/EL1BEG0 INT_L_X46Y100/LOGIC_OUTS_L19 INT_R_X47Y100/EL1END0 INT_R_X47Y100/IMUX8 INT_R_X47Y99/EL1END_S3_0 
pips: CLBLM_L_X46Y100/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y100/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X47Y100/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_14 - 
wires: BRKH_INT_X47Y99/BRKH_INT_SS2A0 CLBLM_R_X47Y100/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y100/CLBLM_M_AQ CLBLM_R_X47Y97/CLBLM_BYP0 CLBLM_R_X47Y97/CLBLM_L_AX INT_R_X47Y100/LOGIC_OUTS4 INT_R_X47Y100/SS2BEG0 INT_R_X47Y97/BYP0 INT_R_X47Y97/BYP_ALT0 INT_R_X47Y97/SL1END0 INT_R_X47Y98/SL1BEG0 INT_R_X47Y98/SS2END0 INT_R_X47Y99/SS2A0 
pips: CLBLM_R_X47Y100/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y97/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_R_X47Y100/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X47Y97/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y97/INT_R.SL1END0->>BYP_ALT0 INT_R_X47Y98/INT_R.SS2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[13].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__13_n_0 - 
wires: CLBLM_L_X46Y98/CLBLM_FAN6 CLBLM_L_X46Y98/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y98/CLBLM_L_CE CLBLM_L_X46Y98/CLBLM_M_A INT_L_X46Y98/FAN_ALT1 INT_L_X46Y98/FAN_ALT6 INT_L_X46Y98/FAN_BOUNCE1 INT_L_X46Y98/FAN_L6 INT_L_X46Y98/LOGIC_OUTS_L12 INT_L_X46Y98/NL1BEG_N3 
pips: CLBLM_L_X46Y98/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y98/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y98/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y98/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X46Y98/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X46Y98/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[14].stage/split_module/r_bit1 - 
wires: CLBLM_R_X47Y98/CLBLM_IMUX24 CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y98/CLBLM_L_AQ CLBLM_R_X47Y98/CLBLM_M_B5 INT_R_X47Y98/IMUX24 INT_R_X47Y98/LOGIC_OUTS0 
pips: CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y98/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X47Y98/INT_R.LOGIC_OUTS0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[14].stage/split_module/r_bit2 - 
wires: CLBLM_R_X47Y98/CLBLM_IMUX27 CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y98/CLBLM_L_BQ CLBLM_R_X47Y98/CLBLM_M_B4 INT_R_X47Y98/IMUX27 INT_R_X47Y98/LOGIC_OUTS1 
pips: CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y98/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X47Y98/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[14].stage/split_module/r_compare_result - 
wires: CLBLM_R_X47Y97/CLBLM_IMUX11 CLBLM_R_X47Y97/CLBLM_M_A4 CLBLM_R_X47Y98/CLBLM_IMUX1 CLBLM_R_X47Y98/CLBLM_IMUX17 CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y98/CLBLM_M_A3 CLBLM_R_X47Y98/CLBLM_M_AQ CLBLM_R_X47Y98/CLBLM_M_B3 INT_R_X47Y97/IMUX11 INT_R_X47Y97/SR1END1 INT_R_X47Y98/IMUX1 INT_R_X47Y98/IMUX17 INT_R_X47Y98/LOGIC_OUTS4 INT_R_X47Y98/SR1BEG1 
pips: CLBLM_R_X47Y97/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y97/INT_R.SR1END1->>IMUX11 INT_R_X47Y98/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y98/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X47Y98/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[14].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X47Y98/CLBLM_IMUX8 CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y98/CLBLM_M_A5 CLBLM_R_X47Y98/CLBLM_M_AMUX INT_R_X47Y98/FAN_ALT7 INT_R_X47Y98/FAN_BOUNCE7 INT_R_X47Y98/IMUX8 INT_R_X47Y98/LOGIC_OUTS20 
pips: CLBLM_R_X47Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y98/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y98/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y98/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X47Y98/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_15 - 
wires: CLBLM_L_X46Y97/CLBLM_IMUX20 CLBLM_L_X46Y97/CLBLM_IMUX3 CLBLM_L_X46Y97/CLBLM_L_A2 CLBLM_L_X46Y97/CLBLM_L_C2 CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y98/CLBLM_M_BQ INT_L_X46Y97/IMUX_L20 INT_L_X46Y97/IMUX_L3 INT_L_X46Y97/WL1END1 INT_R_X47Y97/SR1END2 INT_R_X47Y97/WL1BEG1 INT_R_X47Y98/LOGIC_OUTS5 INT_R_X47Y98/SR1BEG2 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y98/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y97/INT_L.WL1END1->>IMUX_L20 INT_L_X46Y97/INT_L.WL1END1->>IMUX_L3 INT_R_X47Y97/INT_R.SR1END2->>WL1BEG1 INT_R_X47Y98/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[14].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X47Y98/CLBLM_BYP7 CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y98/CLBLM_L_CQ CLBLM_R_X47Y98/CLBLM_L_DX CLBLM_R_X47Y99/CLBLM_NE2A2 CLBLM_R_X47Y99/CLBLM_WR1END3 DSP_L_X48Y95/DSP_NE2A2_4 DSP_L_X48Y95/DSP_WR1END3_4 INT_INTERFACE_L_X48Y99/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y99/INT_INTERFACE_WR1END3 INT_L_X48Y99/NE2END2 INT_L_X48Y99/WR1BEG3 INT_R_X47Y98/BYP7 INT_R_X47Y98/BYP_ALT7 INT_R_X47Y98/LOGIC_OUTS2 INT_R_X47Y98/NE2BEG2 INT_R_X47Y98/SR1END3 INT_R_X47Y99/NE2A2 INT_R_X47Y99/SR1BEG3 INT_R_X47Y99/SR1END_N3_3 INT_R_X47Y99/WR1END3 VBRK_X118Y103/VBRK_NE2A2 VBRK_X118Y103/VBRK_WR1END3 
pips: CLBLM_R_X47Y98/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y98/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X48Y99/INT_L.NE2END2->>WR1BEG3 INT_R_X47Y98/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y98/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X47Y98/INT_R.SR1END3->>BYP_ALT7 INT_R_X47Y99/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_15 - 
wires: CLBLM_L_X46Y97/CLBLM_BYP2 CLBLM_L_X46Y97/CLBLM_IMUX23 CLBLM_L_X46Y97/CLBLM_IMUX9 CLBLM_L_X46Y97/CLBLM_L_A5 CLBLM_L_X46Y97/CLBLM_L_C3 CLBLM_L_X46Y97/CLBLM_L_CX CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y98/CLBLM_L_DQ CLBLM_R_X47Y99/CLBLM_IMUX31 CLBLM_R_X47Y99/CLBLM_M_C5 INT_L_X46Y97/BYP_ALT1 INT_L_X46Y97/BYP_ALT2 INT_L_X46Y97/BYP_BOUNCE1 INT_L_X46Y97/BYP_L2 INT_L_X46Y97/IMUX_L23 INT_L_X46Y97/IMUX_L9 INT_L_X46Y97/SR1BEG_S0 INT_L_X46Y97/SW2END3 INT_L_X46Y98/SW2END_N0_3 INT_R_X47Y97/SW2A3 INT_R_X47Y98/LOGIC_OUTS3 INT_R_X47Y98/NR1BEG3 INT_R_X47Y98/SW2BEG3 INT_R_X47Y99/IMUX31 INT_R_X47Y99/NR1END3 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y98/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y99/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y97/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y97/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y97/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X46Y97/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X46Y97/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X46Y97/INT_L.SW2END3->>IMUX_L23 INT_L_X46Y97/INT_L.SW2END3->>SR1BEG_S0 INT_R_X47Y98/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X47Y98/INT_R.LOGIC_OUTS3->>SW2BEG3 INT_R_X47Y99/INT_R.NR1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[14].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_R_X47Y98/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y98/CLBLM_M_BMUX CLBLM_R_X47Y99/CLBLM_IMUX3 CLBLM_R_X47Y99/CLBLM_L_A2 INT_R_X47Y98/LOGIC_OUTS21 INT_R_X47Y98/NL1BEG2 INT_R_X47Y99/IMUX3 INT_R_X47Y99/NL1END2 
pips: CLBLM_R_X47Y98/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y99/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X47Y98/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X47Y99/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[14].stage/split_module/p_0_in - 
wires: CLBLM_R_X47Y97/CLBLM_IMUX8 CLBLM_R_X47Y97/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y97/CLBLM_L_AQ CLBLM_R_X47Y97/CLBLM_M_A5 INT_R_X47Y97/IMUX8 INT_R_X47Y97/LOGIC_OUTS0 
pips: CLBLM_R_X47Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y97/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X47Y97/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_15 - 
wires: CLBLM_R_X47Y97/CLBLM_BYP1 CLBLM_R_X47Y97/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y97/CLBLM_M_AQ CLBLM_R_X47Y97/CLBLM_M_AX INT_R_X47Y97/BYP1 INT_R_X47Y97/BYP_ALT1 INT_R_X47Y97/LOGIC_OUTS4 
pips: CLBLM_R_X47Y97/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y97/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y97/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y97/INT_R.LOGIC_OUTS4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[14].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__14_n_0 - 
wires: CLBLL_R_X45Y97/CLBLL_FAN6 CLBLL_R_X45Y97/CLBLL_L_CE CLBLL_R_X45Y97/CLBLL_WL1END1 CLBLM_L_X46Y97/CLBLM_FAN7 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y97/CLBLM_L_C CLBLM_L_X46Y97/CLBLM_M_CE CLBLM_L_X46Y97/CLBLM_WL1END1 INT_L_X46Y97/FAN_ALT5 INT_L_X46Y97/FAN_ALT7 INT_L_X46Y97/FAN_BOUNCE5 INT_L_X46Y97/FAN_L7 INT_L_X46Y97/LOGIC_OUTS_L10 INT_L_X46Y97/WL1BEG1 INT_R_X45Y97/FAN6 INT_R_X45Y97/FAN_ALT6 INT_R_X45Y97/WL1END1 VBRK_X113Y101/VBRK_WL1END1 
pips: CLBLL_R_X45Y97/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X46Y97/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y97/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y97/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y97/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X46Y97/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 INT_L_X46Y97/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_R_X45Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y97/INT_R.WL1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[15].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y97/CLBLM_IMUX25 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y97/CLBLM_L_B5 CLBLM_L_X46Y97/CLBLM_L_CQ INT_L_X46Y95/NR1BEG2 INT_L_X46Y95/SS2END2 INT_L_X46Y96/NL1BEG1 INT_L_X46Y96/NR1END2 INT_L_X46Y96/SS2A2 INT_L_X46Y97/IMUX_L25 INT_L_X46Y97/LOGIC_OUTS_L2 INT_L_X46Y97/NL1END1 INT_L_X46Y97/SS2BEG2 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y95/INT_L.SS2END2->>NR1BEG2 INT_L_X46Y96/INT_L.NR1END2->>NL1BEG1 INT_L_X46Y97/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X46Y97/INT_L.NL1END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[15].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y97/CLBLM_IMUX19 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y97/CLBLM_L_B2 CLBLM_L_X46Y97/CLBLM_L_DQ INT_L_X46Y97/FAN_ALT3 INT_L_X46Y97/FAN_BOUNCE3 INT_L_X46Y97/IMUX_L19 INT_L_X46Y97/LOGIC_OUTS_L3 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y97/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y97/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X46Y97/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[15].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y97/CLBLM_IMUX10 CLBLM_L_X46Y97/CLBLM_IMUX26 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y97/CLBLM_L_A4 CLBLM_L_X46Y97/CLBLM_L_AQ CLBLM_L_X46Y97/CLBLM_L_B4 CLBLM_R_X47Y97/CLBLM_IMUX27 CLBLM_R_X47Y97/CLBLM_M_B4 INT_L_X46Y97/BYP_ALT0 INT_L_X46Y97/BYP_BOUNCE0 INT_L_X46Y97/ER1BEG1 INT_L_X46Y97/IMUX_L10 INT_L_X46Y97/IMUX_L26 INT_L_X46Y97/LOGIC_OUTS_L0 INT_R_X47Y97/ER1END1 INT_R_X47Y97/IMUX27 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y97/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y97/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y97/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X46Y97/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X46Y97/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X46Y97/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X47Y97/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[15].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_R_X45Y96/CLBLL_ER1BEG3 CLBLL_R_X45Y96/CLBLL_SW2A2 CLBLM_L_X46Y96/CLBLM_ER1BEG3 CLBLM_L_X46Y96/CLBLM_SW2A2 CLBLM_L_X46Y97/CLBLM_IMUX0 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y97/CLBLM_L_A3 CLBLM_L_X46Y97/CLBLM_L_AMUX INT_L_X46Y96/ER1END3 INT_L_X46Y96/SW2A2 INT_L_X46Y97/ER1END_N3_3 INT_L_X46Y97/IMUX_L0 INT_L_X46Y97/LOGIC_OUTS_L16 INT_L_X46Y97/SW2BEG2 INT_R_X45Y96/ER1BEG3 INT_R_X45Y96/SW2END2 VBRK_X113Y100/VBRK_ER1BEG3 VBRK_X113Y100/VBRK_SW2A2 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y97/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X46Y97/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X45Y96/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_16 - 
wires: CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y97/CLBLM_L_BQ CLBLM_R_X47Y96/CLBLM_IMUX34 CLBLM_R_X47Y96/CLBLM_IMUX6 CLBLM_R_X47Y96/CLBLM_L_A1 CLBLM_R_X47Y96/CLBLM_L_C6 INT_L_X46Y96/ER1BEG2 INT_L_X46Y96/SL1END1 INT_L_X46Y97/LOGIC_OUTS_L1 INT_L_X46Y97/SL1BEG1 INT_R_X47Y96/ER1END2 INT_R_X47Y96/FAN_ALT1 INT_R_X47Y96/FAN_BOUNCE1 INT_R_X47Y96/IMUX34 INT_R_X47Y96/IMUX6 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y96/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y97/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X47Y96/INT_R.ER1END2->>FAN_ALT1 INT_R_X47Y96/INT_R.ER1END2->>IMUX6 INT_R_X47Y96/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y96/INT_R.FAN_BOUNCE1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[15].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y97/CLBLM_BYP7 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y97/CLBLM_L_CMUX CLBLM_L_X46Y97/CLBLM_L_DX INT_L_X46Y97/BYP_ALT6 INT_L_X46Y97/BYP_ALT7 INT_L_X46Y97/BYP_BOUNCE6 INT_L_X46Y97/BYP_L7 INT_L_X46Y97/LOGIC_OUTS_L18 INT_L_X46Y97/NL1BEG_N3 INT_L_X46Y98/BYP_BOUNCE_N3_6 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y97/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X46Y97/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y97/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X46Y97/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X46Y97/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_16 - 
wires: CLBLM_L_X46Y96/CLBLM_IMUX5 CLBLM_L_X46Y96/CLBLM_L_A6 CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y97/CLBLM_L_DMUX CLBLM_L_X46Y98/CLBLM_IMUX8 CLBLM_L_X46Y98/CLBLM_M_A5 CLBLM_R_X47Y96/CLBLM_BYP2 CLBLM_R_X47Y96/CLBLM_IMUX3 CLBLM_R_X47Y96/CLBLM_L_A2 CLBLM_R_X47Y96/CLBLM_L_CX INT_L_X46Y96/IMUX_L5 INT_L_X46Y96/SE2A1 INT_L_X46Y96/SR1END2 INT_L_X46Y97/LOGIC_OUTS_L19 INT_L_X46Y97/NL1BEG0 INT_L_X46Y97/NL1END_S3_0 INT_L_X46Y97/SE2BEG1 INT_L_X46Y97/SR1BEG2 INT_L_X46Y98/IMUX_L8 INT_L_X46Y98/NL1END0 INT_R_X47Y96/BYP2 INT_R_X47Y96/BYP_ALT2 INT_R_X47Y96/BYP_ALT5 INT_R_X47Y96/BYP_BOUNCE5 INT_R_X47Y96/IMUX3 INT_R_X47Y96/SE2END1 
pips: CLBLM_L_X46Y96/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y96/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X46Y96/INT_L.SR1END2->>IMUX_L5 INT_L_X46Y97/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X46Y97/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_L_X46Y97/INT_L.LOGIC_OUTS_L19->>SR1BEG2 INT_L_X46Y98/INT_L.NL1END0->>IMUX_L8 INT_R_X47Y96/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y96/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X47Y96/INT_R.BYP_BOUNCE5->>BYP_ALT2 INT_R_X47Y96/INT_R.SE2END1->>BYP_ALT5 INT_R_X47Y96/INT_R.SE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[15].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y97/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y97/CLBLM_L_BMUX CLBLM_L_X46Y98/CLBLM_IMUX6 CLBLM_L_X46Y98/CLBLM_L_A1 INT_L_X46Y97/LOGIC_OUTS_L17 INT_L_X46Y97/NR1BEG3 INT_L_X46Y98/IMUX_L6 INT_L_X46Y98/NR1END3 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y98/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y97/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X46Y98/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[15].stage/split_module/p_0_in - 
wires: CLBLM_R_X47Y97/CLBLM_IMUX12 CLBLM_R_X47Y97/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y97/CLBLM_M_AMUX CLBLM_R_X47Y97/CLBLM_M_B6 INT_R_X47Y97/IMUX12 INT_R_X47Y97/LOGIC_OUTS20 
pips: CLBLM_R_X47Y97/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y97/INT_R.LOGIC_OUTS20->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_16 - 
wires: CLBLM_R_X47Y97/CLBLM_BYP4 CLBLM_R_X47Y97/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y97/CLBLM_M_BQ CLBLM_R_X47Y97/CLBLM_M_BX INT_R_X47Y97/BYP4 INT_R_X47Y97/BYP_ALT4 INT_R_X47Y97/LOGIC_OUTS5 
pips: CLBLM_R_X47Y97/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y97/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X47Y97/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y97/INT_R.LOGIC_OUTS5->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[15].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__15_n_0 - 
wires: CLBLM_L_X46Y96/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y96/CLBLM_L_A CLBLM_R_X47Y96/CLBLM_FAN7 CLBLM_R_X47Y96/CLBLM_M_CE INT_L_X46Y96/ER1BEG1 INT_L_X46Y96/LOGIC_OUTS_L8 INT_R_X47Y96/ER1END1 INT_R_X47Y96/FAN7 INT_R_X47Y96/FAN_ALT7 
pips: CLBLM_L_X46Y96/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y96/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y96/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X47Y96/INT_R.ER1END1->>FAN_ALT7 INT_R_X47Y96/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[16].stage/split_module/r_bit1 - 
wires: CLBLM_R_X47Y96/CLBLM_IMUX26 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y96/CLBLM_L_B4 CLBLM_R_X47Y96/CLBLM_L_CQ INT_R_X47Y95/SR1END3 INT_R_X47Y96/BYP_ALT0 INT_R_X47Y96/BYP_BOUNCE0 INT_R_X47Y96/IMUX26 INT_R_X47Y96/LOGIC_OUTS2 INT_R_X47Y96/SR1BEG3 INT_R_X47Y96/SR1END_N3_3 
pips: CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X47Y96/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X47Y96/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X47Y96/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X47Y96/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[16].stage/split_module/r_bit2 - 
wires: CLBLM_R_X47Y96/CLBLM_IMUX19 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y96/CLBLM_L_B2 CLBLM_R_X47Y96/CLBLM_L_DQ INT_R_X47Y96/FAN_ALT3 INT_R_X47Y96/FAN_BOUNCE3 INT_R_X47Y96/IMUX19 INT_R_X47Y96/LOGIC_OUTS3 
pips: CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X47Y96/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y96/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X47Y96/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[16].stage/split_module/r_compare_result - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX3 CLBLM_R_X47Y95/CLBLM_L_A2 CLBLM_R_X47Y96/CLBLM_IMUX0 CLBLM_R_X47Y96/CLBLM_IMUX16 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y96/CLBLM_L_A3 CLBLM_R_X47Y96/CLBLM_L_AQ CLBLM_R_X47Y96/CLBLM_L_B3 INT_R_X47Y95/IMUX3 INT_R_X47Y95/SR1END1 INT_R_X47Y96/IMUX0 INT_R_X47Y96/IMUX16 INT_R_X47Y96/LOGIC_OUTS0 INT_R_X47Y96/SR1BEG1 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X47Y95/INT_R.SR1END1->>IMUX3 INT_R_X47Y96/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X47Y96/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X47Y96/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[16].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X47Y96/CLBLM_IMUX9 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y96/CLBLM_L_A5 CLBLM_R_X47Y96/CLBLM_L_AMUX INT_R_X47Y96/FAN_ALT5 INT_R_X47Y96/FAN_BOUNCE5 INT_R_X47Y96/IMUX9 INT_R_X47Y96/LOGIC_OUTS16 
pips: CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y96/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y96/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X47Y96/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_17 - 
wires: CLBLM_R_X47Y95/CLBLM_BYP0 CLBLM_R_X47Y95/CLBLM_IMUX2 CLBLM_R_X47Y95/CLBLM_L_AX CLBLM_R_X47Y95/CLBLM_M_A2 CLBLM_R_X47Y95/CLBLM_SE2A1 CLBLM_R_X47Y95/CLBLM_WL1END0 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y96/CLBLM_L_BQ DSP_L_X48Y95/DSP_SE2A1_0 DSP_L_X48Y95/DSP_WL1END0_0 INT_INTERFACE_L_X48Y95/INT_INTERFACE_SE2A1 INT_INTERFACE_L_X48Y95/INT_INTERFACE_WL1END0 INT_L_X48Y95/SE2END1 INT_L_X48Y95/WL1BEG0 INT_R_X47Y95/BYP0 INT_R_X47Y95/BYP_ALT0 INT_R_X47Y95/IMUX2 INT_R_X47Y95/SE2A1 INT_R_X47Y95/WL1END0 INT_R_X47Y96/LOGIC_OUTS1 INT_R_X47Y96/SE2BEG1 VBRK_X118Y99/VBRK_SE2A1 VBRK_X118Y99/VBRK_WL1END0 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X48Y95/INT_L.SE2END1->>WL1BEG0 INT_R_X47Y95/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y95/INT_R.WL1END0->>BYP_ALT0 INT_R_X47Y95/INT_R.WL1END0->>IMUX2 INT_R_X47Y96/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[16].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X47Y96/CLBLM_BYP7 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y96/CLBLM_L_CMUX CLBLM_R_X47Y96/CLBLM_L_DX INT_R_X47Y96/BYP7 INT_R_X47Y96/BYP_ALT1 INT_R_X47Y96/BYP_ALT7 INT_R_X47Y96/BYP_BOUNCE1 INT_R_X47Y96/GFAN1 INT_R_X47Y96/LOGIC_OUTS18 
pips: CLBLM_R_X47Y96/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X47Y96/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y96/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y96/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X47Y96/INT_R.GFAN1->>BYP_ALT7 INT_R_X47Y96/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_17 - 
wires: CLBLM_L_X46Y94/CLBLM_BYP1 CLBLM_L_X46Y94/CLBLM_M_AX CLBLM_L_X46Y95/CLBLM_IMUX24 CLBLM_L_X46Y95/CLBLM_M_B5 CLBLM_L_X46Y97/CLBLM_IMUX33 CLBLM_L_X46Y97/CLBLM_L_C1 CLBLM_R_X47Y95/CLBLM_IMUX11 CLBLM_R_X47Y95/CLBLM_M_A4 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y96/CLBLM_L_DMUX INT_L_X46Y94/BYP_ALT1 INT_L_X46Y94/BYP_L1 INT_L_X46Y94/WL1END0 INT_L_X46Y95/IMUX_L24 INT_L_X46Y95/WL1END0 INT_L_X46Y97/IMUX_L33 INT_L_X46Y97/NW2END1 INT_R_X47Y94/SL1END1 INT_R_X47Y94/WL1BEG0 INT_R_X47Y95/IMUX11 INT_R_X47Y95/SL1BEG1 INT_R_X47Y95/SL1END1 INT_R_X47Y95/WL1BEG0 INT_R_X47Y96/LOGIC_OUTS19 INT_R_X47Y96/NW2BEG1 INT_R_X47Y96/SL1BEG1 INT_R_X47Y97/NW2A1 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y94/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y94/INT_L.WL1END0->>BYP_ALT1 INT_L_X46Y95/INT_L.WL1END0->>IMUX_L24 INT_L_X46Y97/INT_L.NW2END1->>IMUX_L33 INT_R_X47Y94/INT_R.SL1END1->>WL1BEG0 INT_R_X47Y95/INT_R.SL1END1->>IMUX11 INT_R_X47Y95/INT_R.SL1END1->>SL1BEG1 INT_R_X47Y95/INT_R.SL1END1->>WL1BEG0 INT_R_X47Y96/INT_R.LOGIC_OUTS19->>NW2BEG1 INT_R_X47Y96/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[16].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y97/CLBLM_IMUX8 CLBLM_L_X46Y97/CLBLM_M_A5 CLBLM_R_X47Y96/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y96/CLBLM_L_BMUX INT_L_X46Y96/WR1END_S1_0 INT_L_X46Y97/IMUX_L8 INT_L_X46Y97/WR1END0 INT_R_X47Y96/LOGIC_OUTS17 INT_R_X47Y96/WR1BEG_S0 INT_R_X47Y97/WR1BEG0 
pips: CLBLM_L_X46Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y96/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y97/INT_L.WR1END0->>IMUX_L8 INT_R_X47Y96/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[16].stage/split_module/p_0_in - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX6 CLBLM_R_X47Y95/CLBLM_L_A1 CLBLM_R_X47Y97/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y97/CLBLM_M_BMUX INT_R_X47Y95/IMUX6 INT_R_X47Y95/SL1END3 INT_R_X47Y96/SL1BEG3 INT_R_X47Y96/SL1END3 INT_R_X47Y97/LOGIC_OUTS21 INT_R_X47Y97/SL1BEG3 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y97/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y95/INT_R.SL1END3->>IMUX6 INT_R_X47Y96/INT_R.SL1END3->>SL1BEG3 INT_R_X47Y97/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_17 - 
wires: CLBLL_R_X45Y95/CLBLL_ER1BEG1 CLBLL_R_X45Y95/CLBLL_WW2END0 CLBLM_L_X46Y95/CLBLM_ER1BEG1 CLBLM_L_X46Y95/CLBLM_WW2END0 CLBLM_R_X47Y95/CLBLM_BYP2 CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y95/CLBLM_L_AQ CLBLM_R_X47Y95/CLBLM_L_CX INT_L_X46Y95/ER1BEG2 INT_L_X46Y95/ER1END1 INT_L_X46Y95/WW2A0 INT_R_X45Y95/ER1BEG1 INT_R_X45Y95/WW2END0 INT_R_X47Y95/BYP2 INT_R_X47Y95/BYP_ALT2 INT_R_X47Y95/ER1END2 INT_R_X47Y95/LOGIC_OUTS0 INT_R_X47Y95/WW2BEG0 VBRK_X113Y99/VBRK_ER1BEG1 VBRK_X113Y99/VBRK_WW2END0 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y95/INT_L.ER1END1->>ER1BEG2 INT_R_X45Y95/INT_R.WW2END0->>ER1BEG1 INT_R_X47Y95/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y95/INT_R.ER1END2->>BYP_ALT2 INT_R_X47Y95/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[16].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__16_n_0 - 
wires: CLBLM_L_X46Y95/CLBLM_FAN6 CLBLM_L_X46Y95/CLBLM_FAN7 CLBLM_L_X46Y95/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y95/CLBLM_L_CE CLBLM_L_X46Y95/CLBLM_M_B CLBLM_L_X46Y95/CLBLM_M_CE INT_L_X46Y95/BYP_ALT5 INT_L_X46Y95/BYP_BOUNCE5 INT_L_X46Y95/FAN_ALT5 INT_L_X46Y95/FAN_ALT6 INT_L_X46Y95/FAN_ALT7 INT_L_X46Y95/FAN_BOUNCE5 INT_L_X46Y95/FAN_L6 INT_L_X46Y95/FAN_L7 INT_L_X46Y95/LOGIC_OUTS_L13 
pips: CLBLM_L_X46Y95/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y95/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y95/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y95/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y95/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X46Y95/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y95/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X46Y95/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 INT_L_X46Y95/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[17].stage/split_module/r_bit1 - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX15 CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y95/CLBLM_L_AMUX CLBLM_R_X47Y95/CLBLM_M_B1 INT_R_X47Y95/BYP_ALT3 INT_R_X47Y95/BYP_BOUNCE3 INT_R_X47Y95/IMUX15 INT_R_X47Y95/LOGIC_OUTS16 INT_R_X47Y96/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y95/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y95/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X47Y95/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[17].stage/split_module/r_bit2 - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX27 CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y95/CLBLM_L_BQ CLBLM_R_X47Y95/CLBLM_M_B4 INT_R_X47Y95/IMUX27 INT_R_X47Y95/LOGIC_OUTS1 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y95/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X47Y95/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[17].stage/split_module/r_compare_result - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX1 CLBLM_R_X47Y95/CLBLM_IMUX17 CLBLM_R_X47Y95/CLBLM_IMUX29 CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y95/CLBLM_M_A3 CLBLM_R_X47Y95/CLBLM_M_AQ CLBLM_R_X47Y95/CLBLM_M_B3 CLBLM_R_X47Y95/CLBLM_M_C2 INT_R_X47Y95/IMUX1 INT_R_X47Y95/IMUX17 INT_R_X47Y95/IMUX29 INT_R_X47Y95/LOGIC_OUTS4 INT_R_X47Y95/NL1BEG_N3 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y95/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y95/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y95/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X47Y95/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X47Y95/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[17].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX8 CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y95/CLBLM_M_A5 CLBLM_R_X47Y95/CLBLM_M_AMUX INT_R_X47Y95/FAN_ALT7 INT_R_X47Y95/FAN_BOUNCE7 INT_R_X47Y95/IMUX8 INT_R_X47Y95/LOGIC_OUTS20 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y95/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y95/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y95/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X47Y95/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_18 - 
wires: CLBLM_L_X46Y94/CLBLM_BYP2 CLBLM_L_X46Y94/CLBLM_IMUX3 CLBLM_L_X46Y94/CLBLM_L_A2 CLBLM_L_X46Y94/CLBLM_L_CX CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y95/CLBLM_M_BQ INT_L_X46Y94/BYP_ALT2 INT_L_X46Y94/BYP_ALT5 INT_L_X46Y94/BYP_BOUNCE5 INT_L_X46Y94/BYP_L2 INT_L_X46Y94/IMUX_L3 INT_L_X46Y94/WL1END1 INT_R_X47Y94/SR1END2 INT_R_X47Y94/WL1BEG1 INT_R_X47Y95/LOGIC_OUTS5 INT_R_X47Y95/SR1BEG2 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y95/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y94/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y94/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y94/INT_L.BYP_BOUNCE5->>BYP_ALT2 INT_L_X46Y94/INT_L.WL1END1->>BYP_ALT5 INT_L_X46Y94/INT_L.WL1END1->>IMUX_L3 INT_R_X47Y94/INT_R.SR1END2->>WL1BEG1 INT_R_X47Y95/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[17].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX12 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y94/CLBLM_M_AMUX CLBLM_L_X46Y94/CLBLM_M_B6 INT_L_X46Y94/IMUX_L12 INT_L_X46Y94/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y94/INT_L.LOGIC_OUTS_L20->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_18 - 
wires: CLBLM_L_X46Y93/CLBLM_IMUX38 CLBLM_L_X46Y93/CLBLM_M_D3 CLBLM_L_X46Y94/CLBLM_IMUX10 CLBLM_L_X46Y94/CLBLM_IMUX35 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y94/CLBLM_L_A4 CLBLM_L_X46Y94/CLBLM_M_BQ CLBLM_L_X46Y94/CLBLM_M_C6 CLBLM_L_X46Y96/CLBLM_IMUX3 CLBLM_L_X46Y96/CLBLM_L_A2 INT_L_X46Y93/FAN_BOUNCE_S3_2 INT_L_X46Y93/IMUX_L38 INT_L_X46Y94/FAN_ALT2 INT_L_X46Y94/FAN_BOUNCE2 INT_L_X46Y94/IMUX_L10 INT_L_X46Y94/IMUX_L35 INT_L_X46Y94/LOGIC_OUTS_L5 INT_L_X46Y94/NN2BEG1 INT_L_X46Y94/SL1END1 INT_L_X46Y95/NN2A1 INT_L_X46Y95/SL1BEG1 INT_L_X46Y95/SR1END1 INT_L_X46Y96/IMUX_L3 INT_L_X46Y96/NN2END1 INT_L_X46Y96/SR1BEG1 
pips: CLBLM_L_X46Y93/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y96/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X46Y93/INT_L.FAN_BOUNCE_S3_2->>IMUX_L38 INT_L_X46Y94/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y94/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X46Y94/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X46Y94/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X46Y94/INT_L.SL1END1->>IMUX_L35 INT_L_X46Y95/INT_L.SR1END1->>SL1BEG1 INT_L_X46Y96/INT_L.NN2END1->>IMUX_L3 INT_L_X46Y96/INT_L.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[17].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y95/CLBLM_M_BMUX CLBLM_R_X47Y96/CLBLM_IMUX11 CLBLM_R_X47Y96/CLBLM_M_A4 INT_R_X47Y95/LOGIC_OUTS21 INT_R_X47Y95/NL1BEG2 INT_R_X47Y96/IMUX11 INT_R_X47Y96/NL1END2 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y96/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X47Y95/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X47Y96/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[17].stage/split_module/p_0_in - 
wires: CLBLM_R_X47Y95/CLBLM_IMUX28 CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y95/CLBLM_L_CQ CLBLM_R_X47Y95/CLBLM_M_C4 INT_R_X47Y95/IMUX28 INT_R_X47Y95/LOGIC_OUTS2 
pips: CLBLM_R_X47Y95/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y95/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X47Y95/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_18 - 
wires: CLBLM_L_X46Y94/CLBLM_BYP7 CLBLM_L_X46Y94/CLBLM_L_DX CLBLM_R_X47Y95/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y95/CLBLM_M_CQ INT_L_X46Y94/BYP_ALT7 INT_L_X46Y94/BYP_L7 INT_L_X46Y94/SR1END3 INT_L_X46Y95/SR1BEG3 INT_L_X46Y95/SR1END2 INT_L_X46Y95/SR1END_N3_3 INT_L_X46Y96/NW2END2 INT_L_X46Y96/SR1BEG2 INT_R_X47Y95/LOGIC_OUTS6 INT_R_X47Y95/NW2BEG2 INT_R_X47Y96/NW2A2 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y95/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y94/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y94/INT_L.SR1END3->>BYP_ALT7 INT_L_X46Y95/INT_L.SR1END2->>SR1BEG3 INT_L_X46Y96/INT_L.NW2END2->>SR1BEG2 INT_R_X47Y95/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[17].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__17_n_0 - 
wires: CLBLM_L_X46Y93/CLBLM_FAN6 CLBLM_L_X46Y93/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y93/CLBLM_L_CE CLBLM_L_X46Y93/CLBLM_M_D CLBLM_L_X46Y93/CLBLM_M_DMUX INT_L_X46Y93/FAN_ALT6 INT_L_X46Y93/FAN_L6 INT_L_X46Y93/LOGIC_OUTS_L23 
pips: CLBLM_L_X46Y93/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y93/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X46Y93/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y93/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y93/INT_L.LOGIC_OUTS_L23->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[18].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX25 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y94/CLBLM_L_B5 CLBLM_L_X46Y94/CLBLM_L_CMUX INT_L_X46Y94/IMUX_L25 INT_L_X46Y94/LOGIC_OUTS_L18 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y94/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[18].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX26 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y94/CLBLM_L_B4 CLBLM_L_X46Y94/CLBLM_L_DQ INT_L_X46Y94/IMUX_L26 INT_L_X46Y94/LOGIC_OUTS_L3 INT_L_X46Y94/SR1BEG_S0 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y94/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X46Y94/INT_L.SR1BEG_S0->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[18].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX0 CLBLM_L_X46Y94/CLBLM_IMUX16 CLBLM_L_X46Y94/CLBLM_IMUX20 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y94/CLBLM_L_A3 CLBLM_L_X46Y94/CLBLM_L_AQ CLBLM_L_X46Y94/CLBLM_L_B3 CLBLM_L_X46Y94/CLBLM_L_C2 INT_L_X46Y94/BYP_ALT0 INT_L_X46Y94/BYP_BOUNCE0 INT_L_X46Y94/IMUX_L0 INT_L_X46Y94/IMUX_L16 INT_L_X46Y94/IMUX_L20 INT_L_X46Y94/LOGIC_OUTS_L0 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y94/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y94/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X46Y94/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X46Y94/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y94/INT_L.LOGIC_OUTS_L0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[18].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX9 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y94/CLBLM_L_A5 CLBLM_L_X46Y94/CLBLM_L_AMUX INT_L_X46Y94/FAN_ALT5 INT_L_X46Y94/FAN_BOUNCE5 INT_L_X46Y94/IMUX_L9 INT_L_X46Y94/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y94/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X46Y94/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_19 - 
wires: CLBLL_R_X45Y93/CLBLL_BYP2 CLBLL_R_X45Y93/CLBLL_IMUX3 CLBLL_R_X45Y93/CLBLL_L_A2 CLBLL_R_X45Y93/CLBLL_L_CX CLBLL_R_X45Y93/CLBLL_SW2A1 CLBLM_L_X46Y93/CLBLM_SW2A1 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y94/CLBLM_L_BQ INT_L_X46Y93/SW2A1 INT_L_X46Y94/LOGIC_OUTS_L1 INT_L_X46Y94/SW2BEG1 INT_R_X45Y93/BYP2 INT_R_X45Y93/BYP_ALT2 INT_R_X45Y93/BYP_ALT5 INT_R_X45Y93/BYP_BOUNCE5 INT_R_X45Y93/IMUX3 INT_R_X45Y93/SW2END1 VBRK_X113Y97/VBRK_SW2A1 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y94/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X45Y93/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y93/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y93/INT_R.BYP_BOUNCE5->>BYP_ALT2 INT_R_X45Y93/INT_R.SW2END1->>BYP_ALT5 INT_R_X45Y93/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[18].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y94/CLBLL_ER1BEG3 CLBLL_R_X45Y95/CLBLL_NW2A2 CLBLM_L_X46Y94/CLBLM_BYP6 CLBLM_L_X46Y94/CLBLM_ER1BEG3 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y94/CLBLM_M_CQ CLBLM_L_X46Y94/CLBLM_M_DX CLBLM_L_X46Y95/CLBLM_NW2A2 INT_L_X46Y94/BYP_ALT6 INT_L_X46Y94/BYP_L6 INT_L_X46Y94/ER1END3 INT_L_X46Y94/LOGIC_OUTS_L6 INT_L_X46Y94/NW2BEG2 INT_L_X46Y95/ER1END_N3_3 INT_L_X46Y95/NW2A2 INT_R_X45Y94/ER1BEG3 INT_R_X45Y94/SR1END2 INT_R_X45Y95/NW2END2 INT_R_X45Y95/SR1BEG2 VBRK_X113Y98/VBRK_ER1BEG3 VBRK_X113Y99/VBRK_NW2A2 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y94/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y94/INT_L.ER1END3->>BYP_ALT6 INT_L_X46Y94/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X45Y94/INT_R.SR1END2->>ER1BEG3 INT_R_X45Y95/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_19 - 
wires: CLBLL_R_X45Y92/CLBLL_BYP1 CLBLL_R_X45Y92/CLBLL_LL_AX CLBLL_R_X45Y93/CLBLL_IMUX10 CLBLL_R_X45Y93/CLBLL_IMUX15 CLBLL_R_X45Y93/CLBLL_LL_B1 CLBLL_R_X45Y93/CLBLL_L_A4 CLBLL_R_X45Y93/CLBLL_SW2A3 CLBLM_L_X46Y93/CLBLM_SW2A3 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y94/CLBLM_M_DQ CLBLM_L_X46Y95/CLBLM_IMUX12 CLBLM_L_X46Y95/CLBLM_M_B6 INT_L_X46Y93/SW2A3 INT_L_X46Y94/LOGIC_OUTS_L7 INT_L_X46Y94/NL1BEG2 INT_L_X46Y94/SW2BEG3 INT_L_X46Y95/IMUX_L12 INT_L_X46Y95/NL1END2 INT_R_X45Y92/BYP1 INT_R_X45Y92/BYP_ALT1 INT_R_X45Y92/SL1END0 INT_R_X45Y93/IMUX10 INT_R_X45Y93/IMUX15 INT_R_X45Y93/SL1BEG0 INT_R_X45Y93/SR1BEG_S0 INT_R_X45Y93/SW2END3 INT_R_X45Y94/SW2END_N0_3 VBRK_X113Y97/VBRK_SW2A3 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y94/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X46Y94/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_L_X46Y95/INT_L.NL1END2->>IMUX_L12 INT_R_X45Y92/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y92/INT_R.SL1END0->>BYP_ALT1 INT_R_X45Y93/INT_R.SR1BEG_S0->>IMUX10 INT_R_X45Y93/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X45Y93/INT_R.SW2END3->>IMUX15 INT_R_X45Y93/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[18].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y94/CLBLM_L_BMUX CLBLM_L_X46Y95/CLBLM_IMUX7 CLBLM_L_X46Y95/CLBLM_M_A1 INT_L_X46Y94/LOGIC_OUTS_L17 INT_L_X46Y94/NR1BEG3 INT_L_X46Y95/IMUX_L7 INT_L_X46Y95/NR1END3 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y95/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y94/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X46Y95/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[18].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX34 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y94/CLBLM_L_C6 CLBLM_L_X46Y94/CLBLM_L_DMUX INT_L_X46Y94/IMUX_L34 INT_L_X46Y94/LOGIC_OUTS_L19 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y94/INT_L.LOGIC_OUTS_L19->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_19 - 
wires: CLBLM_L_X46Y94/CLBLM_BYP4 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y94/CLBLM_L_CQ CLBLM_L_X46Y94/CLBLM_M_BX INT_L_X46Y94/BYP_ALT4 INT_L_X46Y94/BYP_L4 INT_L_X46Y94/FAN_ALT7 INT_L_X46Y94/FAN_BOUNCE7 INT_L_X46Y94/LOGIC_OUTS_L2 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y94/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y94/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y94/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y94/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X46Y94/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[18].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__18_n_0 - 
wires: CLBLL_R_X45Y93/CLBLL_EL1BEG2 CLBLL_R_X45Y93/CLBLL_FAN7 CLBLL_R_X45Y93/CLBLL_LL_B CLBLL_R_X45Y93/CLBLL_LL_BMUX CLBLL_R_X45Y93/CLBLL_LL_CE CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y93/CLBLM_EL1BEG2 CLBLM_L_X46Y93/CLBLM_FAN7 CLBLM_L_X46Y93/CLBLM_M_CE INT_L_X46Y93/EL1END2 INT_L_X46Y93/FAN_ALT7 INT_L_X46Y93/FAN_L7 INT_R_X45Y93/EL1BEG2 INT_R_X45Y93/FAN7 INT_R_X45Y93/FAN_ALT3 INT_R_X45Y93/FAN_ALT7 INT_R_X45Y93/FAN_BOUNCE3 INT_R_X45Y93/LOGIC_OUTS21 VBRK_X113Y97/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y93/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X45Y93/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y93/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y93/INT_L.EL1END2->>FAN_ALT7 INT_L_X46Y93/INT_L.FAN_ALT7->>FAN_L7 INT_R_X45Y93/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y93/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y93/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X45Y93/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X45Y93/INT_R.LOGIC_OUTS21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[19].stage/split_module/r_bit1 - 
wires: CLBLL_R_X45Y93/CLBLL_IMUX26 CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y93/CLBLL_L_B4 CLBLL_R_X45Y93/CLBLL_L_CQ INT_R_X45Y92/SR1END3 INT_R_X45Y93/BYP_ALT0 INT_R_X45Y93/BYP_BOUNCE0 INT_R_X45Y93/IMUX26 INT_R_X45Y93/LOGIC_OUTS2 INT_R_X45Y93/SR1BEG3 INT_R_X45Y93/SR1END_N3_3 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y93/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X45Y93/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y93/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X45Y93/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X45Y93/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[19].stage/split_module/r_bit2 - 
wires: CLBLL_R_X45Y93/CLBLL_IMUX25 CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y93/CLBLL_L_B5 CLBLL_R_X45Y93/CLBLL_L_DQ INT_L_X44Y92/ER1BEG_S0 INT_L_X44Y92/SW2END3 INT_L_X44Y93/ER1BEG0 INT_L_X44Y93/SW2END_N0_3 INT_R_X45Y92/SW2A3 INT_R_X45Y93/ER1END0 INT_R_X45Y93/IMUX25 INT_R_X45Y93/LOGIC_OUTS3 INT_R_X45Y93/SW2BEG3 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y93/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X44Y92/INT_L.SW2END3->>ER1BEG_S0 INT_R_X45Y93/INT_R.ER1END0->>IMUX25 INT_R_X45Y93/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[19].stage/split_module/r_compare_result - 
wires: CLBLL_R_X45Y93/CLBLL_IMUX0 CLBLL_R_X45Y93/CLBLL_IMUX16 CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y93/CLBLL_L_A3 CLBLL_R_X45Y93/CLBLL_L_AQ CLBLL_R_X45Y93/CLBLL_L_B3 CLBLL_R_X45Y94/CLBLL_NE2A0 CLBLM_L_X46Y94/CLBLM_IMUX1 CLBLM_L_X46Y94/CLBLM_M_A3 CLBLM_L_X46Y94/CLBLM_NE2A0 INT_L_X46Y93/NE2END_S3_0 INT_L_X46Y94/IMUX_L1 INT_L_X46Y94/NE2END0 INT_R_X45Y93/IMUX0 INT_R_X45Y93/IMUX16 INT_R_X45Y93/LOGIC_OUTS0 INT_R_X45Y93/NE2BEG0 INT_R_X45Y94/NE2A0 VBRK_X113Y98/VBRK_NE2A0 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y93/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y94/INT_L.NE2END0->>IMUX_L1 INT_R_X45Y93/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X45Y93/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X45Y93/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[19].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_R_X45Y93/CLBLL_IMUX9 CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y93/CLBLL_L_A5 CLBLL_R_X45Y93/CLBLL_L_AMUX INT_R_X45Y93/FAN_ALT5 INT_R_X45Y93/FAN_BOUNCE5 INT_R_X45Y93/IMUX9 INT_R_X45Y93/LOGIC_OUTS16 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y93/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y93/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X45Y93/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_20 - 
wires: CLBLL_R_X45Y92/CLBLL_SE2A1 CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y93/CLBLL_L_BQ CLBLM_L_X46Y92/CLBLM_BYP2 CLBLM_L_X46Y92/CLBLM_IMUX10 CLBLM_L_X46Y92/CLBLM_L_A4 CLBLM_L_X46Y92/CLBLM_L_CX CLBLM_L_X46Y92/CLBLM_SE2A1 INT_L_X46Y92/BYP_ALT2 INT_L_X46Y92/BYP_ALT5 INT_L_X46Y92/BYP_BOUNCE5 INT_L_X46Y92/BYP_L2 INT_L_X46Y92/IMUX_L10 INT_L_X46Y92/SE2END1 INT_R_X45Y92/SE2A1 INT_R_X45Y93/LOGIC_OUTS1 INT_R_X45Y93/SE2BEG1 VBRK_X113Y96/VBRK_SE2A1 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y92/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X46Y92/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y92/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y92/INT_L.BYP_BOUNCE5->>BYP_ALT2 INT_L_X46Y92/INT_L.SE2END1->>BYP_ALT5 INT_L_X46Y92/INT_L.SE2END1->>IMUX_L10 INT_R_X45Y93/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[19].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y92/CLBLL_BYP4 CLBLL_R_X45Y92/CLBLL_LL_AQ CLBLL_R_X45Y92/CLBLL_LL_BX CLBLL_R_X45Y92/CLBLL_LOGIC_OUTS4 INT_R_X45Y92/BYP4 INT_R_X45Y92/BYP_ALT4 INT_R_X45Y92/FAN_ALT1 INT_R_X45Y92/FAN_BOUNCE1 INT_R_X45Y92/LOGIC_OUTS4 INT_R_X45Y92/NL1BEG_N3 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y92/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y92/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y92/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y92/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X45Y92/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y92/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_20 - 
wires: CLBLL_R_X45Y92/CLBLL_BYP3 CLBLL_R_X45Y92/CLBLL_EL1BEG0 CLBLL_R_X45Y92/CLBLL_LL_BQ CLBLL_R_X45Y92/CLBLL_LL_CX CLBLL_R_X45Y92/CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y92/CLBLM_EL1BEG0 CLBLM_L_X46Y92/CLBLM_IMUX32 CLBLM_L_X46Y92/CLBLM_IMUX9 CLBLM_L_X46Y92/CLBLM_L_A5 CLBLM_L_X46Y92/CLBLM_M_C1 CLBLM_L_X46Y93/CLBLM_IMUX40 CLBLM_L_X46Y93/CLBLM_M_D1 INT_L_X46Y91/EL1END_S3_0 INT_L_X46Y92/EL1END0 INT_L_X46Y92/IMUX_L32 INT_L_X46Y92/IMUX_L9 INT_L_X46Y92/NR1BEG0 INT_L_X46Y93/IMUX_L40 INT_L_X46Y93/NR1END0 INT_R_X45Y92/BYP3 INT_R_X45Y92/BYP_ALT3 INT_R_X45Y92/EL1BEG0 INT_R_X45Y92/FAN_ALT3 INT_R_X45Y92/FAN_BOUNCE3 INT_R_X45Y92/LOGIC_OUTS5 INT_R_X45Y92/NL1BEG0 INT_R_X45Y92/NL1END_S3_0 INT_R_X45Y93/NL1END0 VBRK_X113Y96/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y92/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y93/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y92/INT_L.EL1END0->>IMUX_L32 INT_L_X46Y92/INT_L.EL1END0->>IMUX_L9 INT_L_X46Y92/INT_L.EL1END0->>NR1BEG0 INT_L_X46Y93/INT_L.NR1END0->>IMUX_L40 INT_R_X45Y92/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y92/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y92/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X45Y92/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X45Y92/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X45Y92/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[19].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_R_X45Y93/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y93/CLBLL_L_BMUX CLBLL_R_X45Y94/CLBLL_NE2A3 CLBLM_L_X46Y93/CLBLM_IMUX6 CLBLM_L_X46Y93/CLBLM_L_A1 CLBLM_L_X46Y94/CLBLM_NE2A3 INT_L_X46Y93/IMUX_L6 INT_L_X46Y93/SL1END3 INT_L_X46Y94/NE2END3 INT_L_X46Y94/SL1BEG3 INT_R_X45Y93/LOGIC_OUTS17 INT_R_X45Y93/NE2BEG3 INT_R_X45Y94/NE2A3 VBRK_X113Y98/VBRK_NE2A3 
pips: CLBLL_R_X45Y93/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y93/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y93/INT_L.SL1END3->>IMUX_L6 INT_L_X46Y94/INT_L.NE2END3->>SL1BEG3 INT_R_X45Y93/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[19].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y94/CLBLM_IMUX7 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y94/CLBLM_M_A1 CLBLM_L_X46Y94/CLBLM_M_BMUX INT_L_X46Y94/IMUX_L7 INT_L_X46Y94/LOGIC_OUTS_L21 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y94/INT_L.LOGIC_OUTS_L21->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_20 - 
wires: CLBLL_R_X45Y94/CLBLL_EL1BEG3 CLBLL_R_X45Y95/CLBLL_NW2A0 CLBLM_L_X46Y94/CLBLM_BYP3 CLBLM_L_X46Y94/CLBLM_EL1BEG3 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y94/CLBLM_M_AQ CLBLM_L_X46Y94/CLBLM_M_CX CLBLM_L_X46Y95/CLBLM_NW2A0 INT_L_X46Y94/BYP_ALT3 INT_L_X46Y94/BYP_L3 INT_L_X46Y94/EL1END3 INT_L_X46Y94/LOGIC_OUTS_L4 INT_L_X46Y94/NW2BEG0 INT_L_X46Y95/NW2A0 INT_R_X45Y94/EL1BEG3 INT_R_X45Y94/NW2END_S0_0 INT_R_X45Y95/EL1BEG_N3 INT_R_X45Y95/NW2END0 VBRK_X113Y98/VBRK_EL1BEG3 VBRK_X113Y99/VBRK_NW2A0 
pips: CLBLM_L_X46Y94/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y94/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y94/INT_L.EL1END3->>BYP_ALT3 INT_L_X46Y94/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X45Y95/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[19].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__0_n_0 - 
wires: CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y108/CLBLM_L_D CLBLM_R_X43Y109/CLBLM_FAN6 CLBLM_R_X43Y109/CLBLM_L_CE INT_R_X43Y108/LOGIC_OUTS11 INT_R_X43Y108/NL1BEG2 INT_R_X43Y109/FAN6 INT_R_X43Y109/FAN_ALT6 INT_R_X43Y109/NL1END2 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y109/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_R_X43Y108/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X43Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y109/INT_R.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[1].stage/split_module/r_bit1 - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX24 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y108/CLBLM_M_B5 CLBLM_R_X43Y108/CLBLM_M_CMUX INT_R_X43Y108/IMUX24 INT_R_X43Y108/LOGIC_OUTS22 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y108/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[1].stage/split_module/r_bit2 - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX27 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y108/CLBLM_M_B4 CLBLM_R_X43Y108/CLBLM_M_DMUX INT_R_X43Y108/IMUX27 INT_R_X43Y108/LOGIC_OUTS23 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X43Y108/INT_R.LOGIC_OUTS23->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[1].stage/split_module/r_compare_result - 
wires: CLBLM_R_X43Y108/CLBLM_BYP2 CLBLM_R_X43Y108/CLBLM_IMUX1 CLBLM_R_X43Y108/CLBLM_IMUX17 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y108/CLBLM_L_CX CLBLM_R_X43Y108/CLBLM_M_A3 CLBLM_R_X43Y108/CLBLM_M_AQ CLBLM_R_X43Y108/CLBLM_M_B3 INT_L_X42Y108/EL1BEG3 INT_L_X42Y108/NW2END_S0_0 INT_L_X42Y109/EL1BEG_N3 INT_L_X42Y109/NW2END0 INT_R_X43Y108/BYP2 INT_R_X43Y108/BYP_ALT2 INT_R_X43Y108/EL1END3 INT_R_X43Y108/FAN_ALT1 INT_R_X43Y108/FAN_BOUNCE1 INT_R_X43Y108/IMUX1 INT_R_X43Y108/IMUX17 INT_R_X43Y108/LOGIC_OUTS4 INT_R_X43Y108/NW2BEG0 INT_R_X43Y109/NW2A0 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y109/INT_L.NW2END0->>EL1BEG_N3 INT_R_X43Y108/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y108/INT_R.EL1END3->>FAN_ALT1 INT_R_X43Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y108/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X43Y108/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y108/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X43Y108/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[1].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX8 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y108/CLBLM_M_A5 CLBLM_R_X43Y108/CLBLM_M_AMUX INT_R_X43Y107/SR1END3 INT_R_X43Y108/IMUX8 INT_R_X43Y108/LOGIC_OUTS20 INT_R_X43Y108/SR1BEG3 INT_R_X43Y108/SR1END_N3_3 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X43Y108/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X43Y108/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_2 - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WL1END0 BRAM_L_X44Y105/BRAM_SE2A1_2 BRAM_L_X44Y105/BRAM_WL1END0_2 CLBLM_R_X43Y107/CLBLM_BYP0 CLBLM_R_X43Y107/CLBLM_L_AX CLBLM_R_X43Y107/CLBLM_SE2A1 CLBLM_R_X43Y107/CLBLM_WL1END0 CLBLM_R_X43Y108/CLBLM_IMUX10 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y108/CLBLM_L_A4 CLBLM_R_X43Y108/CLBLM_M_BQ INT_L_X44Y107/SE2END1 INT_L_X44Y107/WL1BEG0 INT_R_X43Y107/BYP0 INT_R_X43Y107/BYP_ALT0 INT_R_X43Y107/SE2A1 INT_R_X43Y107/WL1END0 INT_R_X43Y108/IMUX10 INT_R_X43Y108/LOGIC_OUTS5 INT_R_X43Y108/SE2BEG1 
pips: CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X44Y107/INT_L.SE2END1->>WL1BEG0 INT_R_X43Y107/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y107/INT_R.WL1END0->>BYP_ALT0 INT_R_X43Y108/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X43Y108/INT_R.LOGIC_OUTS5->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[1].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X43Y107/CLBLM_BYP4 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y107/CLBLM_M_AQ CLBLM_R_X43Y107/CLBLM_M_BX INT_R_X43Y107/BYP4 INT_R_X43Y107/BYP_ALT4 INT_R_X43Y107/FAN_ALT1 INT_R_X43Y107/FAN_BOUNCE1 INT_R_X43Y107/LOGIC_OUTS4 INT_R_X43Y107/NL1BEG_N3 
pips: CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y107/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y107/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y107/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X43Y107/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y107/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_2 - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_NE2A0 BRAM_L_X44Y105/BRAM_NE2A0_4 CLBLL_R_X45Y109/CLBLL_EE2A0 CLBLM_L_X46Y109/CLBLM_EE2A0 CLBLM_L_X46Y109/CLBLM_IMUX1 CLBLM_L_X46Y109/CLBLM_M_A3 CLBLM_R_X43Y107/CLBLM_BYP3 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y107/CLBLM_M_BQ CLBLM_R_X43Y107/CLBLM_M_CX CLBLM_R_X43Y108/CLBLM_IMUX0 CLBLM_R_X43Y108/CLBLM_IMUX32 CLBLM_R_X43Y108/CLBLM_L_A3 CLBLM_R_X43Y108/CLBLM_M_C1 CLBLM_R_X43Y109/CLBLM_NE2A0 INT_L_X44Y108/NE2END_S3_0 INT_L_X44Y109/EE2BEG0 INT_L_X44Y109/NE2END0 INT_L_X46Y109/EE2END0 INT_L_X46Y109/IMUX_L1 INT_R_X43Y107/BYP3 INT_R_X43Y107/BYP_ALT3 INT_R_X43Y107/FAN_ALT3 INT_R_X43Y107/FAN_BOUNCE3 INT_R_X43Y107/LOGIC_OUTS5 INT_R_X43Y107/NL1BEG0 INT_R_X43Y107/NL1END_S3_0 INT_R_X43Y108/IMUX0 INT_R_X43Y108/IMUX32 INT_R_X43Y108/NE2BEG0 INT_R_X43Y108/NL1END0 INT_R_X43Y109/NE2A0 INT_R_X45Y109/EE2A0 VBRK_X113Y114/VBRK_EE2A0 
pips: CLBLM_L_X46Y109/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X44Y109/INT_L.NE2END0->>EE2BEG0 INT_L_X46Y109/INT_L.EE2END0->>IMUX_L1 INT_R_X43Y107/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y107/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y107/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X43Y107/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X43Y107/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X43Y108/INT_R.NL1END0->>IMUX0 INT_R_X43Y108/INT_R.NL1END0->>IMUX32 INT_R_X43Y108/INT_R.NL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_small_bit - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_WR1END0 BRAM_L_X44Y105/BRAM_SE2A3_2 BRAM_L_X44Y105/BRAM_WR1END0_4 CLBLM_R_X43Y107/CLBLM_SE2A3 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y108/CLBLM_M_BMUX CLBLM_R_X43Y109/CLBLM_IMUX1 CLBLM_R_X43Y109/CLBLM_M_A3 CLBLM_R_X43Y109/CLBLM_WR1END0 INT_L_X44Y107/NR1BEG3 INT_L_X44Y107/SE2END3 INT_L_X44Y108/NR1END3 INT_L_X44Y108/WR1BEG_S0 INT_L_X44Y109/WR1BEG0 INT_R_X43Y107/SE2A3 INT_R_X43Y108/LOGIC_OUTS21 INT_R_X43Y108/SE2BEG3 INT_R_X43Y108/WR1END_S1_0 INT_R_X43Y109/IMUX1 INT_R_X43Y109/WR1END0 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y109/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X44Y107/INT_L.SE2END3->>NR1BEG3 INT_L_X44Y108/INT_L.NR1END3->>WR1BEG_S0 INT_R_X43Y108/INT_R.LOGIC_OUTS21->>SE2BEG3 INT_R_X43Y109/INT_R.WR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_2 - 
wires: CLBLM_R_X43Y108/CLBLM_BYP7 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y108/CLBLM_L_CMUX CLBLM_R_X43Y108/CLBLM_L_DX INT_R_X43Y108/BYP7 INT_R_X43Y108/BYP_ALT1 INT_R_X43Y108/BYP_ALT7 INT_R_X43Y108/BYP_BOUNCE1 INT_R_X43Y108/GFAN1 INT_R_X43Y108/LOGIC_OUTS18 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X43Y108/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y108/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y108/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X43Y108/INT_R.GFAN1->>BYP_ALT7 INT_R_X43Y108/INT_R.LOGIC_OUTS18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__19_n_0 - 
wires: CLBLM_L_X46Y92/CLBLM_FAN7 CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y92/CLBLM_M_C CLBLM_L_X46Y92/CLBLM_M_CE CLBLM_R_X47Y92/CLBLM_FAN7 CLBLM_R_X47Y92/CLBLM_M_CE INT_L_X46Y92/FAN_ALT7 INT_L_X46Y92/FAN_L7 INT_L_X46Y92/LOGIC_OUTS_L14 INT_L_X46Y92/NE2BEG2 INT_L_X46Y93/NE2A2 INT_R_X47Y92/FAN7 INT_R_X47Y92/FAN_ALT7 INT_R_X47Y92/SL1END2 INT_R_X47Y93/NE2END2 INT_R_X47Y93/SL1BEG2 
pips: CLBLM_L_X46Y92/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y92/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y92/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y92/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X46Y92/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_R_X47Y92/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y92/INT_R.SL1END2->>FAN_ALT7 INT_R_X47Y93/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[20].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y92/CLBLM_IMUX16 CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y92/CLBLM_L_B3 CLBLM_L_X46Y92/CLBLM_L_CQ INT_L_X46Y91/SR1END3 INT_L_X46Y92/IMUX_L16 INT_L_X46Y92/LOGIC_OUTS_L2 INT_L_X46Y92/SR1BEG3 INT_L_X46Y92/SR1END_N3_3 
pips: CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y92/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y92/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X46Y92/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[20].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y92/CLBLM_IMUX19 CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y92/CLBLM_L_B2 CLBLM_L_X46Y92/CLBLM_L_DQ INT_L_X46Y92/FAN_ALT3 INT_L_X46Y92/FAN_BOUNCE3 INT_L_X46Y92/IMUX_L19 INT_L_X46Y92/LOGIC_OUTS_L3 
pips: CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y92/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y92/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y92/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X46Y92/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[20].stage/split_module/r_compare_result - 
wires: CLBLL_R_X45Y92/CLBLL_IMUX3 CLBLL_R_X45Y92/CLBLL_L_A2 CLBLL_R_X45Y92/CLBLL_WR1END1 CLBLM_L_X46Y92/CLBLM_IMUX0 CLBLM_L_X46Y92/CLBLM_IMUX14 CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y92/CLBLM_L_A3 CLBLM_L_X46Y92/CLBLM_L_AQ CLBLM_L_X46Y92/CLBLM_L_B1 CLBLM_L_X46Y92/CLBLM_WR1END1 INT_L_X46Y92/IMUX_L0 INT_L_X46Y92/IMUX_L14 INT_L_X46Y92/LOGIC_OUTS_L0 INT_L_X46Y92/NL1BEG_N3 INT_L_X46Y92/WR1BEG1 INT_R_X45Y92/IMUX3 INT_R_X45Y92/WR1END1 VBRK_X113Y96/VBRK_WR1END1 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y92/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y92/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y92/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y92/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_L_X46Y92/INT_L.NL1BEG_N3->>IMUX_L14 INT_R_X45Y92/INT_R.WR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[20].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y92/CLBLM_IMUX3 CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y92/CLBLM_L_A2 CLBLM_L_X46Y92/CLBLM_L_AMUX INT_L_X46Y92/FAN_ALT5 INT_L_X46Y92/FAN_BOUNCE5 INT_L_X46Y92/IMUX_L3 INT_L_X46Y92/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y92/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y92/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y92/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X46Y92/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_21 - 
wires: CLBLM_L_X46Y91/CLBLM_BYP0 CLBLM_L_X46Y91/CLBLM_IMUX8 CLBLM_L_X46Y91/CLBLM_L_AX CLBLM_L_X46Y91/CLBLM_M_A5 CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y92/CLBLM_L_BQ INT_L_X46Y90/FAN_BOUNCE_S3_2 INT_L_X46Y91/BYP_ALT0 INT_L_X46Y91/BYP_L0 INT_L_X46Y91/FAN_ALT2 INT_L_X46Y91/FAN_BOUNCE2 INT_L_X46Y91/IMUX_L8 INT_L_X46Y91/SL1END1 INT_L_X46Y92/LOGIC_OUTS_L1 INT_L_X46Y92/SL1BEG1 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y92/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y91/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y91/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y91/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X46Y91/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X46Y91/INT_L.SL1END1->>FAN_ALT2 INT_L_X46Y92/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[20].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y92/CLBLL_BYP6 CLBLL_R_X45Y92/CLBLL_LL_CQ CLBLL_R_X45Y92/CLBLL_LL_DX CLBLL_R_X45Y92/CLBLL_LOGIC_OUTS6 INT_R_X45Y92/BYP6 INT_R_X45Y92/BYP_ALT5 INT_R_X45Y92/BYP_ALT6 INT_R_X45Y92/BYP_BOUNCE5 INT_R_X45Y92/FAN_ALT5 INT_R_X45Y92/FAN_BOUNCE5 INT_R_X45Y92/LOGIC_OUTS6 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y92/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X45Y92/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y92/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y92/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X45Y92/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y92/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X45Y92/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_21 - 
wires: CLBLL_R_X45Y90/CLBLL_IMUX4 CLBLL_R_X45Y90/CLBLL_IMUX46 CLBLL_R_X45Y90/CLBLL_LL_A6 CLBLL_R_X45Y90/CLBLL_L_D5 CLBLL_R_X45Y90/CLBLL_SW2A3 CLBLL_R_X45Y91/CLBLL_SE2A3 CLBLL_R_X45Y92/CLBLL_LL_DQ CLBLL_R_X45Y92/CLBLL_LOGIC_OUTS7 CLBLL_R_X45Y93/CLBLL_IMUX27 CLBLL_R_X45Y93/CLBLL_LL_B4 CLBLM_L_X46Y90/CLBLM_SW2A3 CLBLM_L_X46Y91/CLBLM_IMUX7 CLBLM_L_X46Y91/CLBLM_M_A1 CLBLM_L_X46Y91/CLBLM_SE2A3 INT_L_X46Y90/SW2A3 INT_L_X46Y91/IMUX_L7 INT_L_X46Y91/SE2END3 INT_L_X46Y91/SW2BEG3 INT_R_X45Y90/FAN_BOUNCE_S3_0 INT_R_X45Y90/IMUX4 INT_R_X45Y90/IMUX46 INT_R_X45Y90/SW2END3 INT_R_X45Y91/FAN_ALT0 INT_R_X45Y91/FAN_BOUNCE0 INT_R_X45Y91/SE2A3 INT_R_X45Y91/SW2END_N0_3 INT_R_X45Y92/LOGIC_OUTS7 INT_R_X45Y92/NL1BEG2 INT_R_X45Y92/SE2BEG3 INT_R_X45Y93/IMUX27 INT_R_X45Y93/NL1END2 VBRK_X113Y94/VBRK_SW2A3 VBRK_X113Y95/VBRK_SE2A3 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y92/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X45Y93/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y91/INT_L.SE2END3->>IMUX_L7 INT_L_X46Y91/INT_L.SE2END3->>SW2BEG3 INT_R_X45Y90/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X45Y90/INT_R.SW2END3->>IMUX46 INT_R_X45Y91/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X45Y91/INT_R.SW2END_N0_3->>FAN_ALT0 INT_R_X45Y92/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X45Y92/INT_R.LOGIC_OUTS7->>SE2BEG3 INT_R_X45Y93/INT_R.NL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[20].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y92/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y92/CLBLM_L_BMUX CLBLM_L_X46Y93/CLBLM_IMUX7 CLBLM_L_X46Y93/CLBLM_M_A1 INT_L_X46Y92/LOGIC_OUTS_L17 INT_L_X46Y92/NR1BEG3 INT_L_X46Y93/IMUX_L7 INT_L_X46Y93/NR1END3 
pips: CLBLM_L_X46Y92/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y93/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y92/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X46Y93/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[20].stage/split_module/p_0_in - 
wires: CLBLL_R_X45Y92/CLBLL_IMUX9 CLBLL_R_X45Y92/CLBLL_L_A5 CLBLL_R_X45Y92/CLBLL_SW2A0 CLBLM_L_X46Y92/CLBLM_SW2A0 CLBLM_L_X46Y94/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y94/CLBLM_M_CMUX INT_L_X46Y92/SW2A0 INT_L_X46Y93/SL1END0 INT_L_X46Y93/SW2BEG0 INT_L_X46Y94/LOGIC_OUTS_L22 INT_L_X46Y94/SL1BEG0 INT_R_X45Y92/IMUX9 INT_R_X45Y92/SW2END0 VBRK_X113Y96/VBRK_SW2A0 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X46Y94/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y93/INT_L.SL1END0->>SW2BEG0 INT_L_X46Y94/INT_L.LOGIC_OUTS_L22->>SL1BEG0 INT_R_X45Y92/INT_R.SW2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_21 - 
wires: CLBLL_R_X45Y91/CLBLL_ER1BEG2 CLBLL_R_X45Y92/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y92/CLBLL_L_AQ CLBLM_L_X46Y91/CLBLM_BYP2 CLBLM_L_X46Y91/CLBLM_ER1BEG2 CLBLM_L_X46Y91/CLBLM_L_CX INT_L_X46Y91/BYP_ALT2 INT_L_X46Y91/BYP_L2 INT_L_X46Y91/ER1END2 INT_R_X45Y91/ER1BEG2 INT_R_X45Y91/SR1END1 INT_R_X45Y92/LOGIC_OUTS0 INT_R_X45Y92/SR1BEG1 VBRK_X113Y95/VBRK_ER1BEG2 
pips: CLBLL_R_X45Y92/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y91/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX INT_L_X46Y91/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y91/INT_L.ER1END2->>BYP_ALT2 INT_R_X45Y91/INT_R.SR1END1->>ER1BEG2 INT_R_X45Y92/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[20].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__20_n_0 - 
wires: CLBLL_R_X45Y90/CLBLL_EL1BEG2 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y90/CLBLL_L_D CLBLM_L_X46Y90/CLBLM_EL1BEG2 CLBLM_L_X46Y90/CLBLM_FAN6 CLBLM_L_X46Y90/CLBLM_L_CE INT_L_X46Y90/EL1END2 INT_L_X46Y90/FAN_ALT6 INT_L_X46Y90/FAN_ALT7 INT_L_X46Y90/FAN_BOUNCE7 INT_L_X46Y90/FAN_L6 INT_R_X45Y90/EL1BEG2 INT_R_X45Y90/LOGIC_OUTS11 VBRK_X113Y94/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y90/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X46Y90/INT_L.EL1END2->>FAN_ALT7 INT_L_X46Y90/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y90/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y90/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_R_X45Y90/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[21].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y91/CLBLM_IMUX24 CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y91/CLBLM_L_AQ CLBLM_L_X46Y91/CLBLM_M_B5 INT_L_X46Y91/IMUX_L24 INT_L_X46Y91/LOGIC_OUTS_L0 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y91/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y91/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[21].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y91/CLBLM_IMUX27 CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y91/CLBLM_L_BQ CLBLM_L_X46Y91/CLBLM_M_B4 INT_L_X46Y91/IMUX_L27 INT_L_X46Y91/LOGIC_OUTS_L1 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y91/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y91/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[21].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y91/CLBLM_IMUX1 CLBLM_L_X46Y91/CLBLM_IMUX17 CLBLM_L_X46Y91/CLBLM_IMUX29 CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y91/CLBLM_M_A3 CLBLM_L_X46Y91/CLBLM_M_AQ CLBLM_L_X46Y91/CLBLM_M_B3 CLBLM_L_X46Y91/CLBLM_M_C2 INT_L_X46Y91/IMUX_L1 INT_L_X46Y91/IMUX_L17 INT_L_X46Y91/IMUX_L29 INT_L_X46Y91/LOGIC_OUTS_L4 INT_L_X46Y91/NL1BEG_N3 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y91/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y91/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y91/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X46Y91/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X46Y91/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[21].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y91/CLBLM_IMUX2 CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y91/CLBLM_M_A2 CLBLM_L_X46Y91/CLBLM_M_AMUX INT_L_X46Y91/FAN_ALT7 INT_L_X46Y91/FAN_BOUNCE7 INT_L_X46Y91/IMUX_L2 INT_L_X46Y91/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y91/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y91/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X46Y91/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_22 - 
wires: CLBLM_L_X46Y90/CLBLM_BYP3 CLBLM_L_X46Y90/CLBLM_IMUX2 CLBLM_L_X46Y90/CLBLM_M_A2 CLBLM_L_X46Y90/CLBLM_M_CX CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y91/CLBLM_M_BQ INT_L_X46Y90/BYP_ALT3 INT_L_X46Y90/BYP_L3 INT_L_X46Y90/IMUX_L2 INT_L_X46Y90/SL1END1 INT_L_X46Y90/SR1END2 INT_L_X46Y91/LOGIC_OUTS_L5 INT_L_X46Y91/SL1BEG1 INT_L_X46Y91/SR1BEG2 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y91/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y90/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y90/INT_L.SL1END1->>IMUX_L2 INT_L_X46Y90/INT_L.SR1END2->>BYP_ALT3 INT_L_X46Y91/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X46Y91/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[21].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y90/CLBLL_BYP4 CLBLL_R_X45Y90/CLBLL_LL_AQ CLBLL_R_X45Y90/CLBLL_LL_BX CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS4 INT_R_X45Y90/BYP4 INT_R_X45Y90/BYP_ALT4 INT_R_X45Y90/FAN_ALT1 INT_R_X45Y90/FAN_BOUNCE1 INT_R_X45Y90/LOGIC_OUTS4 INT_R_X45Y90/NL1BEG_N3 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y90/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y90/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y90/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X45Y90/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y90/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_22 - 
wires: BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_WW2END1 BRAM_L_X44Y90/BRAM_ER1BEG2_0 BRAM_L_X44Y90/BRAM_WW2END1_0 CLBLL_R_X45Y90/CLBLL_BYP6 CLBLL_R_X45Y90/CLBLL_EL1BEG0 CLBLL_R_X45Y90/CLBLL_LL_BQ CLBLL_R_X45Y90/CLBLL_LL_DX CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y91/CLBLL_NE2A1 CLBLM_L_X46Y90/CLBLM_EL1BEG0 CLBLM_L_X46Y90/CLBLM_IMUX1 CLBLM_L_X46Y90/CLBLM_M_A3 CLBLM_L_X46Y91/CLBLM_NE2A1 CLBLM_L_X46Y92/CLBLM_IMUX35 CLBLM_L_X46Y92/CLBLM_M_C6 CLBLM_R_X43Y90/CLBLM_ER1BEG2 CLBLM_R_X43Y90/CLBLM_WW2END1 CLBLM_R_X43Y91/CLBLM_IMUX17 CLBLM_R_X43Y91/CLBLM_M_B3 INT_L_X44Y90/ER1BEG3 INT_L_X44Y90/ER1END2 INT_L_X44Y90/WW2A1 INT_L_X46Y89/EL1END_S3_0 INT_L_X46Y90/EL1END0 INT_L_X46Y90/IMUX_L1 INT_L_X46Y91/NE2END1 INT_L_X46Y91/NR1BEG1 INT_L_X46Y92/IMUX_L35 INT_L_X46Y92/NR1END1 INT_R_X43Y90/ER1BEG2 INT_R_X43Y90/NL1BEG1 INT_R_X43Y90/WW2END1 INT_R_X43Y91/IMUX17 INT_R_X43Y91/NL1END1 INT_R_X45Y90/BYP6 INT_R_X45Y90/BYP_ALT6 INT_R_X45Y90/EL1BEG0 INT_R_X45Y90/ER1END3 INT_R_X45Y90/LOGIC_OUTS5 INT_R_X45Y90/NE2BEG1 INT_R_X45Y90/WW2BEG1 INT_R_X45Y91/ER1END_N3_3 INT_R_X45Y91/NE2A1 VBRK_X113Y94/VBRK_EL1BEG0 VBRK_X113Y95/VBRK_NE2A1 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y90/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y91/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X44Y90/INT_L.ER1END2->>ER1BEG3 INT_L_X46Y90/INT_L.EL1END0->>IMUX_L1 INT_L_X46Y91/INT_L.NE2END1->>NR1BEG1 INT_L_X46Y92/INT_L.NR1END1->>IMUX_L35 INT_R_X43Y90/INT_R.WW2END1->>ER1BEG2 INT_R_X43Y90/INT_R.WW2END1->>NL1BEG1 INT_R_X43Y91/INT_R.NL1END1->>IMUX17 INT_R_X45Y90/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y90/INT_R.ER1END3->>BYP_ALT6 INT_R_X45Y90/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X45Y90/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X45Y90/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[21].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y91/CLBLM_M_BMUX CLBLM_L_X46Y92/CLBLM_IMUX11 CLBLM_L_X46Y92/CLBLM_M_A4 INT_L_X46Y91/LOGIC_OUTS_L21 INT_L_X46Y91/NL1BEG2 INT_L_X46Y92/IMUX_L11 INT_L_X46Y92/NL1END2 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X46Y91/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X46Y92/INT_L.NL1END2->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[21].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y91/CLBLM_IMUX28 CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y91/CLBLM_L_CQ CLBLM_L_X46Y91/CLBLM_M_C4 INT_L_X46Y91/IMUX_L28 INT_L_X46Y91/LOGIC_OUTS_L2 
pips: CLBLM_L_X46Y91/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y91/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y91/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_22 - 
wires: CLBLL_R_X45Y90/CLBLL_ER1BEG3 CLBLL_R_X45Y90/CLBLL_SW2A2 CLBLM_L_X46Y90/CLBLM_BYP6 CLBLM_L_X46Y90/CLBLM_ER1BEG3 CLBLM_L_X46Y90/CLBLM_M_DX CLBLM_L_X46Y90/CLBLM_SW2A2 CLBLM_L_X46Y91/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y91/CLBLM_M_CQ INT_L_X46Y90/BYP_ALT6 INT_L_X46Y90/BYP_L6 INT_L_X46Y90/ER1END3 INT_L_X46Y90/SW2A2 INT_L_X46Y91/ER1END_N3_3 INT_L_X46Y91/LOGIC_OUTS_L6 INT_L_X46Y91/SW2BEG2 INT_R_X45Y90/ER1BEG3 INT_R_X45Y90/SW2END2 VBRK_X113Y94/VBRK_ER1BEG3 VBRK_X113Y94/VBRK_SW2A2 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y91/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y90/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y90/INT_L.ER1END3->>BYP_ALT6 INT_L_X46Y91/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X45Y90/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[21].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__21_n_0 - 
wires: CLBLL_L_X42Y91/CLBLL_FAN6 CLBLL_L_X42Y91/CLBLL_L_CE CLBLM_R_X43Y91/CLBLM_FAN7 CLBLM_R_X43Y91/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y91/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y91/CLBLM_M_B CLBLM_R_X43Y91/CLBLM_M_BMUX CLBLM_R_X43Y91/CLBLM_M_CE INT_L_X42Y91/FAN_ALT6 INT_L_X42Y91/FAN_L6 INT_L_X42Y91/SR1END1 INT_L_X42Y92/NW2END1 INT_L_X42Y92/SR1BEG1 INT_R_X43Y91/FAN7 INT_R_X43Y91/FAN_ALT3 INT_R_X43Y91/FAN_ALT7 INT_R_X43Y91/FAN_BOUNCE3 INT_R_X43Y91/LOGIC_OUTS13 INT_R_X43Y91/LOGIC_OUTS21 INT_R_X43Y91/NW2BEG1 INT_R_X43Y92/NW2A1 
pips: CLBLL_L_X42Y91/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X43Y91/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y91/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X43Y91/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y91/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y91/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y91/INT_L.SR1END1->>FAN_ALT6 INT_L_X42Y92/INT_L.NW2END1->>SR1BEG1 INT_R_X43Y91/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y91/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y91/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X43Y91/INT_R.LOGIC_OUTS13->>NW2BEG1 INT_R_X43Y91/INT_R.LOGIC_OUTS21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[22].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y90/CLBLM_IMUX24 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y90/CLBLM_M_B5 CLBLM_L_X46Y90/CLBLM_M_CMUX INT_L_X46Y90/IMUX_L24 INT_L_X46Y90/LOGIC_OUTS_L22 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y90/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[22].stage/split_module/r_bit2 - 
wires: CLBLL_R_X45Y90/CLBLL_EL1BEG1 CLBLL_R_X45Y90/CLBLL_LL_CQ CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS6 CLBLM_L_X46Y90/CLBLM_EL1BEG1 CLBLM_L_X46Y90/CLBLM_IMUX18 CLBLM_L_X46Y90/CLBLM_M_B2 INT_L_X46Y90/EL1END1 INT_L_X46Y90/IMUX_L18 INT_R_X45Y90/EL1BEG1 INT_R_X45Y90/LOGIC_OUTS6 VBRK_X113Y94/VBRK_EL1BEG1 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X46Y90/INT_L.EL1END1->>IMUX_L18 INT_R_X45Y90/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[22].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y90/CLBLM_IMUX11 CLBLM_L_X46Y90/CLBLM_IMUX17 CLBLM_L_X46Y90/CLBLM_IMUX29 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y90/CLBLM_M_A4 CLBLM_L_X46Y90/CLBLM_M_AQ CLBLM_L_X46Y90/CLBLM_M_B3 CLBLM_L_X46Y90/CLBLM_M_C2 INT_L_X46Y90/BYP_ALT1 INT_L_X46Y90/BYP_BOUNCE1 INT_L_X46Y90/IMUX_L11 INT_L_X46Y90/IMUX_L17 INT_L_X46Y90/IMUX_L29 INT_L_X46Y90/LOGIC_OUTS_L4 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y90/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y90/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X46Y90/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X46Y90/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X46Y90/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[22].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y90/CLBLM_IMUX8 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y90/CLBLM_M_A5 CLBLM_L_X46Y90/CLBLM_M_AMUX INT_L_X46Y89/SR1END3 INT_L_X46Y90/IMUX_L8 INT_L_X46Y90/LOGIC_OUTS_L20 INT_L_X46Y90/SR1BEG3 INT_L_X46Y90/SR1END_N3_3 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y90/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X46Y90/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_23 - 
wires: CLBLL_R_X45Y90/CLBLL_BYP2 CLBLL_R_X45Y90/CLBLL_IMUX6 CLBLL_R_X45Y90/CLBLL_L_A1 CLBLL_R_X45Y90/CLBLL_L_CX CLBLL_R_X45Y90/CLBLL_WR1END2 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y90/CLBLM_M_BQ CLBLM_L_X46Y90/CLBLM_WR1END2 INT_L_X46Y90/LOGIC_OUTS_L5 INT_L_X46Y90/WR1BEG2 INT_R_X45Y90/BYP2 INT_R_X45Y90/BYP_ALT2 INT_R_X45Y90/BYP_BOUNCE2 INT_R_X45Y90/IMUX6 INT_R_X45Y90/WR1END2 INT_R_X45Y91/BYP_BOUNCE_N3_2 VBRK_X113Y94/VBRK_WR1END2 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y90/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X45Y90/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y90/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y90/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X45Y90/INT_R.WR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[22].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y90/CLBLL_BYP1 CLBLL_R_X45Y90/CLBLL_LL_AX CLBLL_R_X45Y90/CLBLL_LL_DQ CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS7 INT_R_X45Y90/BYP1 INT_R_X45Y90/BYP_ALT1 INT_R_X45Y90/LOGIC_OUTS7 INT_R_X45Y90/SR1BEG_S0 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y90/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X45Y90/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y90/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X45Y90/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_23 - 
wires: BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_WL1END1 BRAM_L_X44Y90/BRAM_WL1END1_0 CLBLL_R_X45Y89/CLBLL_IMUX5 CLBLL_R_X45Y89/CLBLL_L_A6 CLBLL_R_X45Y90/CLBLL_IMUX0 CLBLL_R_X45Y90/CLBLL_IMUX36 CLBLL_R_X45Y90/CLBLL_LL_AMUX CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y90/CLBLL_L_A3 CLBLL_R_X45Y90/CLBLL_L_D2 CLBLM_R_X43Y90/CLBLM_IMUX4 CLBLM_R_X43Y90/CLBLM_M_A6 CLBLM_R_X43Y90/CLBLM_WL1END1 INT_L_X44Y90/WL1BEG1 INT_L_X44Y90/WR1END3 INT_R_X43Y90/IMUX4 INT_R_X43Y90/WL1END1 INT_R_X45Y89/IMUX5 INT_R_X45Y89/SL1END2 INT_R_X45Y90/FAN_ALT7 INT_R_X45Y90/FAN_BOUNCE7 INT_R_X45Y90/IMUX0 INT_R_X45Y90/IMUX36 INT_R_X45Y90/LOGIC_OUTS20 INT_R_X45Y90/SL1BEG2 INT_R_X45Y90/WR1BEG3 
pips: CLBLL_R_X45Y89/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y90/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X44Y90/INT_L.WR1END3->>WL1BEG1 INT_R_X43Y90/INT_R.WL1END1->>IMUX4 INT_R_X45Y89/INT_R.SL1END2->>IMUX5 INT_R_X45Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y90/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X45Y90/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X45Y90/INT_R.LOGIC_OUTS20->>IMUX36 INT_R_X45Y90/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X45Y90/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[22].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_R_X45Y89/CLBLL_SW2A3 CLBLL_R_X45Y90/CLBLL_ER1BEG0 CLBLM_L_X46Y89/CLBLM_SW2A3 CLBLM_L_X46Y90/CLBLM_ER1BEG0 CLBLM_L_X46Y90/CLBLM_IMUX10 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y90/CLBLM_L_A4 CLBLM_L_X46Y90/CLBLM_M_BMUX INT_L_X46Y89/SW2A3 INT_L_X46Y90/ER1END0 INT_L_X46Y90/IMUX_L10 INT_L_X46Y90/LOGIC_OUTS_L21 INT_L_X46Y90/SW2BEG3 INT_R_X45Y89/ER1BEG_S0 INT_R_X45Y89/SW2END3 INT_R_X45Y90/ER1BEG0 INT_R_X45Y90/SW2END_N0_3 VBRK_X113Y93/VBRK_SW2A3 VBRK_X113Y94/VBRK_ER1BEG0 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y90/INT_L.ER1END0->>IMUX_L10 INT_L_X46Y90/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X45Y89/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[22].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y90/CLBLM_IMUX22 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y90/CLBLM_M_C3 CLBLM_L_X46Y90/CLBLM_M_DQ INT_L_X46Y90/IMUX_L22 INT_L_X46Y90/LOGIC_OUTS_L7 
pips: CLBLM_L_X46Y90/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y90/INT_L.LOGIC_OUTS_L7->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_23 - 
wires: CLBLL_R_X45Y90/CLBLL_BYP7 CLBLL_R_X45Y90/CLBLL_L_DX CLBLL_R_X45Y91/CLBLL_WR1END3 CLBLM_L_X46Y90/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y90/CLBLM_M_CQ CLBLM_L_X46Y91/CLBLM_WR1END3 INT_L_X46Y90/LOGIC_OUTS_L6 INT_L_X46Y90/NR1BEG2 INT_L_X46Y91/NR1END2 INT_L_X46Y91/WR1BEG3 INT_R_X45Y90/BYP7 INT_R_X45Y90/BYP_ALT7 INT_R_X45Y90/SR1END3 INT_R_X45Y91/SR1BEG3 INT_R_X45Y91/SR1END_N3_3 INT_R_X45Y91/WR1END3 VBRK_X113Y95/VBRK_WR1END3 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLM_L_X46Y90/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y90/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X46Y91/INT_L.NR1END2->>WR1BEG3 INT_R_X45Y90/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y90/INT_R.SR1END3->>BYP_ALT7 INT_R_X45Y91/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[22].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__22_n_0 - 
wires: CLBLL_R_X45Y89/CLBLL_ER1BEG1 CLBLL_R_X45Y89/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y89/CLBLL_L_A CLBLM_L_X46Y89/CLBLM_ER1BEG1 CLBLM_L_X46Y89/CLBLM_FAN6 CLBLM_L_X46Y89/CLBLM_FAN7 CLBLM_L_X46Y89/CLBLM_L_CE CLBLM_L_X46Y89/CLBLM_M_CE INT_L_X46Y89/ER1END1 INT_L_X46Y89/FAN_ALT6 INT_L_X46Y89/FAN_ALT7 INT_L_X46Y89/FAN_L6 INT_L_X46Y89/FAN_L7 INT_R_X45Y89/ER1BEG1 INT_R_X45Y89/LOGIC_OUTS8 VBRK_X113Y93/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y89/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y89/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y89/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y89/INT_L.ER1END1->>FAN_ALT6 INT_L_X46Y89/INT_L.ER1END1->>FAN_ALT7 INT_L_X46Y89/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y89/INT_L.FAN_ALT7->>FAN_L7 INT_R_X45Y89/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[23].stage/split_module/r_bit1 - 
wires: CLBLL_R_X45Y90/CLBLL_IMUX25 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y90/CLBLL_L_B5 CLBLL_R_X45Y90/CLBLL_L_CMUX INT_R_X45Y90/IMUX25 INT_R_X45Y90/LOGIC_OUTS18 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y90/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[23].stage/split_module/r_bit2 - 
wires: CLBLL_R_X45Y90/CLBLL_IMUX19 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y90/CLBLL_L_B2 CLBLL_R_X45Y90/CLBLL_L_DQ INT_R_X45Y90/FAN_ALT3 INT_R_X45Y90/FAN_BOUNCE3 INT_R_X45Y90/IMUX19 INT_R_X45Y90/LOGIC_OUTS3 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X45Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y90/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X45Y90/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[23].stage/split_module/r_compare_result - 
wires: CLBLL_R_X45Y90/CLBLL_IMUX10 CLBLL_R_X45Y90/CLBLL_IMUX16 CLBLL_R_X45Y90/CLBLL_IMUX20 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y90/CLBLL_L_A4 CLBLL_R_X45Y90/CLBLL_L_AQ CLBLL_R_X45Y90/CLBLL_L_B3 CLBLL_R_X45Y90/CLBLL_L_C2 INT_R_X45Y90/BYP_ALT0 INT_R_X45Y90/BYP_BOUNCE0 INT_R_X45Y90/IMUX10 INT_R_X45Y90/IMUX16 INT_R_X45Y90/IMUX20 INT_R_X45Y90/LOGIC_OUTS0 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X45Y90/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y90/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X45Y90/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X45Y90/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X45Y90/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[23].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_R_X45Y90/CLBLL_IMUX9 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y90/CLBLL_L_A5 CLBLL_R_X45Y90/CLBLL_L_AMUX INT_R_X45Y90/FAN_ALT5 INT_R_X45Y90/FAN_BOUNCE5 INT_R_X45Y90/IMUX9 INT_R_X45Y90/LOGIC_OUTS16 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y90/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y90/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X45Y90/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_24 - 
wires: BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_NW2A2 BRAM_L_X44Y90/BRAM_NW2A2_0 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y90/CLBLL_L_BQ CLBLM_R_X43Y90/CLBLM_BYP2 CLBLM_R_X43Y90/CLBLM_IMUX3 CLBLM_R_X43Y90/CLBLM_L_A2 CLBLM_R_X43Y90/CLBLM_L_CX CLBLM_R_X43Y90/CLBLM_NW2A2 INT_L_X44Y89/NW2BEG2 INT_L_X44Y89/SW2END1 INT_L_X44Y90/NW2A2 INT_R_X43Y90/BYP2 INT_R_X43Y90/BYP_ALT2 INT_R_X43Y90/IMUX3 INT_R_X43Y90/NW2END2 INT_R_X45Y89/SW2A1 INT_R_X45Y90/LOGIC_OUTS1 INT_R_X45Y90/SW2BEG1 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y90/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y89/INT_L.SW2END1->>NW2BEG2 INT_R_X43Y90/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y90/INT_R.NW2END2->>BYP_ALT2 INT_R_X43Y90/INT_R.NW2END2->>IMUX3 INT_R_X45Y90/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[23].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX12 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y90/CLBLM_M_AQ CLBLM_R_X43Y90/CLBLM_M_B6 INT_R_X43Y90/IMUX12 INT_R_X43Y90/LOGIC_OUTS4 INT_R_X43Y90/NN2BEG0 INT_R_X43Y90/SR1END1 INT_R_X43Y91/NN2A0 INT_R_X43Y91/NN2END_S2_0 INT_R_X43Y91/SR1BEG1 INT_R_X43Y91/SR1BEG_S0 INT_R_X43Y92/NN2END0 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y90/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X43Y90/INT_R.SR1END1->>IMUX12 INT_R_X43Y91/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X43Y91/INT_R.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_24 - 
wires: CLBLL_L_X42Y90/CLBLL_IMUX27 CLBLL_L_X42Y90/CLBLL_LL_B4 CLBLM_R_X43Y90/CLBLM_IMUX10 CLBLM_R_X43Y90/CLBLM_IMUX35 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y90/CLBLM_L_A4 CLBLM_R_X43Y90/CLBLM_M_BQ CLBLM_R_X43Y90/CLBLM_M_C6 CLBLM_R_X43Y91/CLBLM_IMUX24 CLBLM_R_X43Y91/CLBLM_M_B5 INT_L_X42Y90/IMUX_L27 INT_L_X42Y90/WR1END2 INT_R_X43Y88/NR1BEG1 INT_R_X43Y88/SS2END1 INT_R_X43Y89/NR1BEG1 INT_R_X43Y89/NR1END1 INT_R_X43Y89/SS2A1 INT_R_X43Y90/IMUX10 INT_R_X43Y90/IMUX35 INT_R_X43Y90/LOGIC_OUTS5 INT_R_X43Y90/NL1BEG0 INT_R_X43Y90/NL1END_S3_0 INT_R_X43Y90/NR1END1 INT_R_X43Y90/SS2BEG1 INT_R_X43Y90/WR1BEG2 INT_R_X43Y91/IMUX24 INT_R_X43Y91/NL1END0 
pips: CLBLL_L_X42Y90/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y91/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X42Y90/INT_L.WR1END2->>IMUX_L27 INT_R_X43Y88/INT_R.SS2END1->>NR1BEG1 INT_R_X43Y89/INT_R.NR1END1->>NR1BEG1 INT_R_X43Y90/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X43Y90/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X43Y90/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X43Y90/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X43Y90/INT_R.NR1END1->>IMUX35 INT_R_X43Y91/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[23].stage/split_module/r_small_bit_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y91/INT_INTERFACE_WW2A2 BRAM_L_X44Y90/BRAM_WW2A2_1 CLBLL_L_X42Y91/CLBLL_IMUX6 CLBLL_L_X42Y91/CLBLL_L_A1 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y90/CLBLL_L_BMUX CLBLM_R_X43Y91/CLBLM_WW2A2 INT_L_X42Y91/IMUX_L6 INT_L_X42Y91/WW2END2 INT_L_X44Y91/NW2END3 INT_L_X44Y91/WW2BEG2 INT_R_X43Y91/WW2A2 INT_R_X45Y90/LOGIC_OUTS17 INT_R_X45Y90/NW2BEG3 INT_R_X45Y91/NW2A3 
pips: CLBLL_L_X42Y91/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y91/INT_L.WW2END2->>IMUX_L6 INT_L_X44Y91/INT_L.NW2END3->>WW2BEG2 INT_R_X45Y90/INT_R.LOGIC_OUTS17->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[23].stage/split_module/p_0_in - 
wires: CLBLL_R_X45Y90/CLBLL_IMUX34 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y90/CLBLL_L_C6 CLBLL_R_X45Y90/CLBLL_L_DMUX INT_R_X45Y90/IMUX34 INT_R_X45Y90/LOGIC_OUTS19 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X45Y90/INT_R.LOGIC_OUTS19->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_24 - 
wires: BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_WW2END2 BRAM_L_X44Y90/BRAM_WW2END2_0 CLBLL_R_X45Y90/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y90/CLBLL_L_CQ CLBLM_R_X43Y90/CLBLM_BYP7 CLBLM_R_X43Y90/CLBLM_L_DX CLBLM_R_X43Y90/CLBLM_WW2END2 INT_L_X44Y90/WW2A2 INT_R_X43Y90/BYP7 INT_R_X43Y90/BYP_ALT7 INT_R_X43Y90/NN2BEG3 INT_R_X43Y90/SL1END3 INT_R_X43Y90/WW2END2 INT_R_X43Y91/NN2A3 INT_R_X43Y91/SL1BEG3 INT_R_X43Y91/SR1END3 INT_R_X43Y92/NN2END3 INT_R_X43Y92/SR1BEG3 INT_R_X43Y92/SR1END_N3_3 INT_R_X45Y90/LOGIC_OUTS2 INT_R_X45Y90/WW2BEG2 
pips: CLBLL_R_X45Y90/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y90/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_R_X43Y90/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y90/INT_R.SL1END3->>BYP_ALT7 INT_R_X43Y90/INT_R.WW2END2->>NN2BEG3 INT_R_X43Y91/INT_R.SR1END3->>SL1BEG3 INT_R_X43Y92/INT_R.NN2END3->>SR1BEG3 INT_R_X45Y90/INT_R.LOGIC_OUTS2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[23].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__23_n_0 - 
wires: CLBLL_L_X42Y89/CLBLL_FAN7 CLBLL_L_X42Y89/CLBLL_LL_CE CLBLL_L_X42Y90/CLBLL_FAN7 CLBLL_L_X42Y90/CLBLL_LL_B CLBLL_L_X42Y90/CLBLL_LL_BMUX CLBLL_L_X42Y90/CLBLL_LL_CE CLBLL_L_X42Y90/CLBLL_LOGIC_OUTS21 INT_L_X42Y89/FAN_ALT7 INT_L_X42Y89/FAN_L7 INT_L_X42Y89/SR1END1 INT_L_X42Y90/FAN_ALT3 INT_L_X42Y90/FAN_ALT7 INT_L_X42Y90/FAN_BOUNCE3 INT_L_X42Y90/FAN_L7 INT_L_X42Y90/LOGIC_OUTS_L21 INT_L_X42Y90/SR1BEG1 INT_L_X42Y90/SR1BEG_S0 
pips: CLBLL_L_X42Y89/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y90/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y90/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X42Y90/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y89/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y89/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y90/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y90/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y90/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X42Y90/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 INT_L_X42Y90/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X42Y90/INT_L.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[24].stage/split_module/r_bit1 - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX25 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y90/CLBLM_L_B5 CLBLM_R_X43Y90/CLBLM_L_CMUX INT_R_X43Y90/IMUX25 INT_R_X43Y90/LOGIC_OUTS18 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X43Y90/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[24].stage/split_module/r_bit2 - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX26 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y90/CLBLM_L_B4 CLBLM_R_X43Y90/CLBLM_L_DQ INT_R_X43Y90/IMUX26 INT_R_X43Y90/LOGIC_OUTS3 INT_R_X43Y90/SR1BEG_S0 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X43Y90/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X43Y90/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[24].stage/split_module/r_compare_result - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX16 CLBLM_R_X43Y90/CLBLM_IMUX30 CLBLM_R_X43Y90/CLBLM_IMUX6 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y90/CLBLM_L_A1 CLBLM_R_X43Y90/CLBLM_L_AQ CLBLM_R_X43Y90/CLBLM_L_B3 CLBLM_R_X43Y90/CLBLM_L_C5 INT_R_X43Y90/IMUX16 INT_R_X43Y90/IMUX30 INT_R_X43Y90/IMUX6 INT_R_X43Y90/LOGIC_OUTS0 INT_R_X43Y90/NL1BEG_N3 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y90/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X43Y90/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X43Y90/INT_R.NL1BEG_N3->>IMUX30 INT_R_X43Y90/INT_R.NL1BEG_N3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[24].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX0 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y90/CLBLM_L_A3 CLBLM_R_X43Y90/CLBLM_L_AMUX INT_R_X43Y89/SR1END3 INT_R_X43Y90/IMUX0 INT_R_X43Y90/LOGIC_OUTS16 INT_R_X43Y90/SR1BEG3 INT_R_X43Y90/SR1END_N3_3 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y90/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X43Y90/INT_R.SR1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_25 - 
wires: CLBLL_L_X42Y90/CLBLL_WW2END1 CLBLM_R_X41Y90/CLBLM_BYP2 CLBLM_R_X41Y90/CLBLM_IMUX6 CLBLM_R_X41Y90/CLBLM_L_A1 CLBLM_R_X41Y90/CLBLM_L_CX CLBLM_R_X41Y90/CLBLM_WW2END1 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y90/CLBLM_L_BQ INT_L_X42Y90/WW2A1 INT_R_X41Y90/BYP2 INT_R_X41Y90/BYP_ALT2 INT_R_X41Y90/BYP_BOUNCE2 INT_R_X41Y90/IMUX6 INT_R_X41Y90/WW2END1 INT_R_X41Y91/BYP_BOUNCE_N3_2 INT_R_X43Y90/LOGIC_OUTS1 INT_R_X43Y90/WW2BEG1 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y90/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y90/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y90/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y90/INT_R.WW2END1->>BYP_ALT2 INT_R_X43Y90/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[24].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX43 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y90/CLBLM_M_CQ CLBLM_R_X43Y90/CLBLM_M_D6 INT_R_X43Y90/FAN_ALT5 INT_R_X43Y90/FAN_BOUNCE5 INT_R_X43Y90/IMUX43 INT_R_X43Y90/LOGIC_OUTS6 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y90/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y90/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X43Y90/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_25 - 
wires: BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y90/BRAM_EE2BEG0_0 CLBLL_L_X42Y89/CLBLL_WL1END2 CLBLL_R_X45Y89/CLBLL_IMUX0 CLBLL_R_X45Y89/CLBLL_L_A3 CLBLM_R_X41Y89/CLBLM_IMUX37 CLBLM_R_X41Y89/CLBLM_L_D4 CLBLM_R_X41Y89/CLBLM_WL1END2 CLBLM_R_X41Y90/CLBLM_IMUX3 CLBLM_R_X41Y90/CLBLM_L_A2 CLBLM_R_X43Y90/CLBLM_BYP1 CLBLM_R_X43Y90/CLBLM_EE2BEG0 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y90/CLBLM_M_AX CLBLM_R_X43Y90/CLBLM_M_DQ INT_L_X42Y89/ER1BEG_S0 INT_L_X42Y89/SW2END3 INT_L_X42Y89/WL1BEG2 INT_L_X42Y90/ER1BEG0 INT_L_X42Y90/SW2END_N0_3 INT_L_X44Y90/EE2A0 INT_R_X41Y89/IMUX37 INT_R_X41Y89/NL1BEG2 INT_R_X41Y89/WL1END2 INT_R_X41Y90/IMUX3 INT_R_X41Y90/NL1END2 INT_R_X43Y89/SW2A3 INT_R_X43Y90/BYP1 INT_R_X43Y90/BYP_ALT1 INT_R_X43Y90/EE2BEG0 INT_R_X43Y90/ER1END0 INT_R_X43Y90/LOGIC_OUTS7 INT_R_X43Y90/SW2BEG3 INT_R_X45Y89/IMUX0 INT_R_X45Y89/SL1END0 INT_R_X45Y90/EE2END0 INT_R_X45Y90/SL1BEG0 
pips: CLBLL_R_X45Y89/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X41Y89/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y90/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X42Y89/INT_L.SW2END3->>ER1BEG_S0 INT_L_X42Y89/INT_L.SW2END3->>WL1BEG2 INT_R_X41Y89/INT_R.WL1END2->>IMUX37 INT_R_X41Y89/INT_R.WL1END2->>NL1BEG2 INT_R_X41Y90/INT_R.NL1END2->>IMUX3 INT_R_X43Y90/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y90/INT_R.ER1END0->>BYP_ALT1 INT_R_X43Y90/INT_R.ER1END0->>EE2BEG0 INT_R_X43Y90/INT_R.LOGIC_OUTS7->>SW2BEG3 INT_R_X45Y89/INT_R.SL1END0->>IMUX0 INT_R_X45Y90/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[24].stage/split_module/r_small_bit_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y90/INT_INTERFACE_EE2BEG3 BRAM_L_X44Y90/BRAM_EE2BEG3_0 CLBLL_R_X45Y89/CLBLL_SE2A3 CLBLM_L_X46Y89/CLBLM_IMUX6 CLBLM_L_X46Y89/CLBLM_L_A1 CLBLM_L_X46Y89/CLBLM_SE2A3 CLBLM_R_X43Y90/CLBLM_EE2BEG3 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y90/CLBLM_L_BMUX INT_L_X44Y90/EE2A3 INT_L_X46Y89/IMUX_L6 INT_L_X46Y89/SE2END3 INT_R_X43Y90/EE2BEG3 INT_R_X43Y90/LOGIC_OUTS17 INT_R_X45Y89/SE2A3 INT_R_X45Y90/EE2END3 INT_R_X45Y90/SE2BEG3 VBRK_X113Y93/VBRK_SE2A3 
pips: CLBLM_L_X46Y89/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y89/INT_L.SE2END3->>IMUX_L6 INT_R_X43Y90/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X45Y90/INT_R.EE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[24].stage/split_module/p_0_in - 
wires: CLBLM_R_X43Y90/CLBLM_IMUX34 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y90/CLBLM_L_C6 CLBLM_R_X43Y90/CLBLM_L_DMUX INT_R_X43Y90/IMUX34 INT_R_X43Y90/LOGIC_OUTS19 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y90/INT_R.LOGIC_OUTS19->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_25 - 
wires: CLBLL_L_X42Y91/CLBLL_WR1END0 CLBLM_R_X41Y90/CLBLM_BYP7 CLBLM_R_X41Y90/CLBLM_L_DX CLBLM_R_X41Y91/CLBLM_WR1END0 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y90/CLBLM_L_CQ INT_L_X42Y90/WR1BEG_S0 INT_L_X42Y90/WR1END3 INT_L_X42Y91/WR1BEG0 INT_R_X41Y90/BYP7 INT_R_X41Y90/BYP_ALT7 INT_R_X41Y90/WR1END_S1_0 INT_R_X41Y91/WR1END0 INT_R_X43Y90/LOGIC_OUTS2 INT_R_X43Y90/WR1BEG3 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y90/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y90/INT_L.WR1END3->>WR1BEG_S0 INT_R_X41Y90/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y90/INT_R.WR1END_S1_0->>BYP_ALT7 INT_R_X43Y90/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[24].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__24_n_0 - 
wires: CLBLM_R_X41Y89/CLBLM_FAN6 CLBLM_R_X41Y89/CLBLM_FAN7 CLBLM_R_X41Y89/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y89/CLBLM_L_CE CLBLM_R_X41Y89/CLBLM_L_D CLBLM_R_X41Y89/CLBLM_M_CE INT_R_X41Y89/BYP_ALT4 INT_R_X41Y89/BYP_BOUNCE4 INT_R_X41Y89/FAN6 INT_R_X41Y89/FAN7 INT_R_X41Y89/FAN_ALT1 INT_R_X41Y89/FAN_ALT6 INT_R_X41Y89/FAN_ALT7 INT_R_X41Y89/FAN_BOUNCE1 INT_R_X41Y89/LOGIC_OUTS11 
pips: CLBLM_R_X41Y89/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y89/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y89/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y89/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y89/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X41Y89/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y89/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y89/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y89/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y89/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X41Y89/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[25].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX25 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y90/CLBLM_L_B5 CLBLM_R_X41Y90/CLBLM_L_CMUX INT_R_X41Y90/IMUX25 INT_R_X41Y90/LOGIC_OUTS18 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y90/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[25].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX26 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y90/CLBLM_L_B4 CLBLM_R_X41Y90/CLBLM_L_DQ INT_R_X41Y90/IMUX26 INT_R_X41Y90/LOGIC_OUTS3 INT_R_X41Y90/SR1BEG_S0 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X41Y90/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X41Y90/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[25].stage/split_module/r_compare_result - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX0 CLBLM_R_X41Y90/CLBLM_IMUX16 CLBLM_R_X41Y90/CLBLM_IMUX30 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y90/CLBLM_L_A3 CLBLM_R_X41Y90/CLBLM_L_AQ CLBLM_R_X41Y90/CLBLM_L_B3 CLBLM_R_X41Y90/CLBLM_L_C5 INT_R_X41Y90/IMUX0 INT_R_X41Y90/IMUX16 INT_R_X41Y90/IMUX30 INT_R_X41Y90/LOGIC_OUTS0 INT_R_X41Y90/NL1BEG_N3 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y90/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y90/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y90/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y90/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[25].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX9 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y90/CLBLM_L_A5 CLBLM_R_X41Y90/CLBLM_L_AMUX INT_R_X41Y90/FAN_ALT5 INT_R_X41Y90/FAN_BOUNCE5 INT_R_X41Y90/IMUX9 INT_R_X41Y90/LOGIC_OUTS16 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y90/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y90/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X41Y90/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_26 - 
wires: CLBLM_R_X41Y90/CLBLM_BYP3 CLBLM_R_X41Y90/CLBLM_IMUX11 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y90/CLBLM_L_BQ CLBLM_R_X41Y90/CLBLM_M_A4 CLBLM_R_X41Y90/CLBLM_M_CX INT_R_X41Y90/BYP3 INT_R_X41Y90/BYP_ALT3 INT_R_X41Y90/BYP_ALT5 INT_R_X41Y90/BYP_BOUNCE5 INT_R_X41Y90/FAN_ALT3 INT_R_X41Y90/FAN_BOUNCE3 INT_R_X41Y90/IMUX11 INT_R_X41Y90/LOGIC_OUTS1 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y90/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y90/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y90/INT_R.BYP_BOUNCE5->>FAN_ALT3 INT_R_X41Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y90/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X41Y90/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X41Y90/INT_R.LOGIC_OUTS1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[25].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X43Y90/CLBLM_BYP4 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y90/CLBLM_M_AMUX CLBLM_R_X43Y90/CLBLM_M_BX INT_R_X43Y90/BYP4 INT_R_X43Y90/BYP_ALT4 INT_R_X43Y90/FAN_ALT7 INT_R_X43Y90/FAN_BOUNCE7 INT_R_X43Y90/LOGIC_OUTS20 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X43Y90/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y90/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X43Y90/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_26 - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX22 CLBLL_L_X40Y90/CLBLL_LL_C3 CLBLL_L_X42Y90/CLBLL_IMUX24 CLBLL_L_X42Y90/CLBLL_LL_B5 CLBLL_L_X42Y90/CLBLL_WW2END3 CLBLL_L_X42Y91/CLBLL_ER1BEG0 CLBLM_R_X41Y90/CLBLM_IMUX7 CLBLM_R_X41Y90/CLBLM_M_A1 CLBLM_R_X41Y90/CLBLM_WW2END3 CLBLM_R_X41Y91/CLBLM_ER1BEG0 CLBLM_R_X43Y90/CLBLM_BYP3 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y90/CLBLM_M_BMUX CLBLM_R_X43Y90/CLBLM_M_CX INT_L_X40Y90/IMUX_L22 INT_L_X40Y90/WL1END2 INT_L_X42Y90/IMUX_L24 INT_L_X42Y90/SL1END0 INT_L_X42Y90/WW2A3 INT_L_X42Y91/ER1END0 INT_L_X42Y91/SL1BEG0 INT_R_X41Y90/ER1BEG_S0 INT_R_X41Y90/IMUX7 INT_R_X41Y90/WL1BEG2 INT_R_X41Y90/WW2END3 INT_R_X41Y91/ER1BEG0 INT_R_X41Y91/WW2END_N0_3 INT_R_X43Y90/BYP3 INT_R_X43Y90/BYP_ALT3 INT_R_X43Y90/FAN_ALT3 INT_R_X43Y90/FAN_BOUNCE3 INT_R_X43Y90/LOGIC_OUTS21 INT_R_X43Y90/WW2BEG3 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y90/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y90/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y90/INT_L.WL1END2->>IMUX_L22 INT_L_X42Y90/INT_L.SL1END0->>IMUX_L24 INT_L_X42Y91/INT_L.ER1END0->>SL1BEG0 INT_R_X41Y90/INT_R.WW2END3->>ER1BEG_S0 INT_R_X41Y90/INT_R.WW2END3->>IMUX7 INT_R_X41Y90/INT_R.WW2END3->>WL1BEG2 INT_R_X43Y90/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y90/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X43Y90/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X43Y90/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[25].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X42Y90/CLBLL_IMUX7 CLBLL_L_X42Y90/CLBLL_LL_A1 CLBLL_L_X42Y91/CLBLL_NE2A3 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y90/CLBLM_L_BMUX CLBLM_R_X41Y91/CLBLM_NE2A3 INT_L_X42Y90/IMUX_L7 INT_L_X42Y90/SL1END3 INT_L_X42Y91/NE2END3 INT_L_X42Y91/SL1BEG3 INT_R_X41Y90/LOGIC_OUTS17 INT_R_X41Y90/NE2BEG3 INT_R_X41Y91/NE2A3 
pips: CLBLL_L_X42Y90/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y90/INT_L.SL1END3->>IMUX_L7 INT_L_X42Y91/INT_L.NE2END3->>SL1BEG3 INT_R_X41Y90/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[25].stage/split_module/p_0_in - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX34 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y90/CLBLM_L_C6 CLBLM_R_X41Y90/CLBLM_L_DMUX INT_R_X41Y90/IMUX34 INT_R_X41Y90/LOGIC_OUTS19 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X41Y90/INT_R.LOGIC_OUTS19->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_26 - 
wires: CLBLL_L_X42Y89/CLBLL_SE2A2 CLBLL_L_X42Y90/CLBLL_WR1END3 CLBLM_R_X41Y89/CLBLM_SE2A2 CLBLM_R_X41Y90/CLBLM_BYP6 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y90/CLBLM_L_CQ CLBLM_R_X41Y90/CLBLM_M_DX CLBLM_R_X41Y90/CLBLM_WR1END3 INT_L_X42Y89/NR1BEG2 INT_L_X42Y89/SE2END2 INT_L_X42Y90/NR1END2 INT_L_X42Y90/WR1BEG3 INT_R_X41Y89/SE2A2 INT_R_X41Y90/BYP6 INT_R_X41Y90/BYP_ALT6 INT_R_X41Y90/LOGIC_OUTS2 INT_R_X41Y90/SE2BEG2 INT_R_X41Y90/WR1END3 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y90/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y89/INT_L.SE2END2->>NR1BEG2 INT_L_X42Y90/INT_L.NR1END2->>WR1BEG3 INT_R_X41Y90/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y90/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X41Y90/INT_R.WR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[25].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__25_n_0 - 
wires: CLBLL_L_X40Y89/CLBLL_FAN7 CLBLL_L_X40Y89/CLBLL_LL_CE CLBLL_L_X40Y90/CLBLL_LL_C CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS14 INT_L_X40Y89/FAN_ALT7 INT_L_X40Y89/FAN_L7 INT_L_X40Y89/SL1END2 INT_L_X40Y90/LOGIC_OUTS_L14 INT_L_X40Y90/SL1BEG2 
pips: CLBLL_L_X40Y89/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y90/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y89/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y89/INT_L.SL1END2->>FAN_ALT7 INT_L_X40Y90/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[26].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX24 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y90/CLBLM_M_B5 CLBLM_R_X41Y90/CLBLM_M_CMUX INT_R_X41Y90/IMUX24 INT_R_X41Y90/LOGIC_OUTS22 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y90/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[26].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX18 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y90/CLBLM_M_B2 CLBLM_R_X41Y90/CLBLM_M_DQ INT_R_X41Y90/FAN_ALT1 INT_R_X41Y90/FAN_BOUNCE1 INT_R_X41Y90/IMUX18 INT_R_X41Y90/LOGIC_OUTS7 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X41Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y90/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X41Y90/INT_R.LOGIC_OUTS7->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[26].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y90/CLBLL_ER1BEG1 CLBLL_L_X40Y90/CLBLL_WW2END0 CLBLM_R_X39Y90/CLBLM_ER1BEG1 CLBLM_R_X39Y90/CLBLM_WW2END0 CLBLM_R_X41Y90/CLBLM_IMUX1 CLBLM_R_X41Y90/CLBLM_IMUX17 CLBLM_R_X41Y90/CLBLM_IMUX22 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y90/CLBLM_M_A3 CLBLM_R_X41Y90/CLBLM_M_AQ CLBLM_R_X41Y90/CLBLM_M_B3 CLBLM_R_X41Y90/CLBLM_M_C3 INT_L_X40Y90/ER1BEG2 INT_L_X40Y90/ER1END1 INT_L_X40Y90/WW2A0 INT_R_X39Y90/ER1BEG1 INT_R_X39Y90/WW2END0 INT_R_X41Y90/ER1END2 INT_R_X41Y90/IMUX1 INT_R_X41Y90/IMUX17 INT_R_X41Y90/IMUX22 INT_R_X41Y90/LOGIC_OUTS4 INT_R_X41Y90/WW2BEG0 VBRK_X99Y94/VBRK_ER1BEG1 VBRK_X99Y94/VBRK_WW2END0 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y90/INT_L.ER1END1->>ER1BEG2 INT_R_X39Y90/INT_R.WW2END0->>ER1BEG1 INT_R_X41Y90/INT_R.ER1END2->>IMUX22 INT_R_X41Y90/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y90/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y90/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[26].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX8 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y90/CLBLM_M_A5 CLBLM_R_X41Y90/CLBLM_M_AMUX INT_R_X41Y90/FAN_ALT7 INT_R_X41Y90/FAN_BOUNCE7 INT_R_X41Y90/IMUX8 INT_R_X41Y90/LOGIC_OUTS20 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y90/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X41Y90/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_27 - 
wires: CLBLL_L_X40Y90/CLBLL_BYP0 CLBLL_L_X40Y90/CLBLL_IMUX11 CLBLL_L_X40Y90/CLBLL_LL_A4 CLBLL_L_X40Y90/CLBLL_L_AX CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y90/CLBLM_M_BQ INT_L_X40Y90/BYP_ALT0 INT_L_X40Y90/BYP_L0 INT_L_X40Y90/IMUX_L11 INT_L_X40Y90/SR1END1 INT_L_X40Y90/WL1END0 INT_L_X40Y91/NW2END1 INT_L_X40Y91/SR1BEG1 INT_R_X41Y90/LOGIC_OUTS5 INT_R_X41Y90/NW2BEG1 INT_R_X41Y90/WL1BEG0 INT_R_X41Y91/NW2A1 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y90/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y90/INT_L.SR1END1->>IMUX_L11 INT_L_X40Y90/INT_L.WL1END0->>BYP_ALT0 INT_L_X40Y91/INT_L.NW2END1->>SR1BEG1 INT_R_X41Y90/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X41Y90/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[26].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X43Y90/CLBLM_BYP6 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y90/CLBLM_M_CMUX CLBLM_R_X43Y90/CLBLM_M_DX INT_L_X42Y90/EL1BEG3 INT_L_X42Y90/NW2END_S0_0 INT_L_X42Y91/EL1BEG_N3 INT_L_X42Y91/NW2END0 INT_R_X43Y90/BYP6 INT_R_X43Y90/BYP_ALT6 INT_R_X43Y90/EL1END3 INT_R_X43Y90/LOGIC_OUTS22 INT_R_X43Y90/NW2BEG0 INT_R_X43Y91/NW2A0 
pips: CLBLM_R_X43Y90/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y91/INT_L.NW2END0->>EL1BEG_N3 INT_R_X43Y90/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y90/INT_R.EL1END3->>BYP_ALT6 INT_R_X43Y90/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_27 - 
wires: CLBLL_L_X40Y90/CLBLL_BYP2 CLBLL_L_X40Y90/CLBLL_IMUX2 CLBLL_L_X40Y90/CLBLL_IMUX38 CLBLL_L_X40Y90/CLBLL_LL_A2 CLBLL_L_X40Y90/CLBLL_LL_D3 CLBLL_L_X40Y90/CLBLL_L_CX CLBLL_L_X42Y89/CLBLL_WL1END3 CLBLL_L_X42Y90/CLBLL_WW2A0 CLBLM_R_X41Y89/CLBLM_IMUX46 CLBLM_R_X41Y89/CLBLM_L_D5 CLBLM_R_X41Y89/CLBLM_WL1END3 CLBLM_R_X41Y90/CLBLM_WW2A0 CLBLM_R_X43Y90/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y90/CLBLM_M_DMUX INT_L_X40Y90/BYP_ALT2 INT_L_X40Y90/BYP_ALT4 INT_L_X40Y90/BYP_BOUNCE4 INT_L_X40Y90/BYP_L2 INT_L_X40Y90/FAN_ALT1 INT_L_X40Y90/FAN_BOUNCE1 INT_L_X40Y90/IMUX_L2 INT_L_X40Y90/IMUX_L38 INT_L_X40Y90/WW2END0 INT_L_X42Y89/WL1BEG3 INT_L_X42Y90/WL1BEG_N3 INT_L_X42Y90/WL1END0 INT_L_X42Y90/WW2BEG0 INT_R_X41Y89/IMUX46 INT_R_X41Y89/WL1END3 INT_R_X41Y90/WL1END_N1_3 INT_R_X41Y90/WW2A0 INT_R_X43Y90/LOGIC_OUTS23 INT_R_X43Y90/WL1BEG0 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X41Y89/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y90/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X40Y90/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y90/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y90/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X40Y90/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X40Y90/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y90/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X40Y90/INT_L.WW2END0->>BYP_ALT4 INT_L_X40Y90/INT_L.WW2END0->>IMUX_L2 INT_L_X42Y90/INT_L.WL1END0->>WL1BEG_N3 INT_L_X42Y90/INT_L.WL1END0->>WW2BEG0 INT_R_X41Y89/INT_R.WL1END3->>IMUX46 INT_R_X43Y90/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[26].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_R_X41Y89/CLBLM_IMUX7 CLBLM_R_X41Y89/CLBLM_M_A1 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y90/CLBLM_M_BMUX INT_R_X41Y89/IMUX7 INT_R_X41Y89/SL1END3 INT_R_X41Y90/LOGIC_OUTS21 INT_R_X41Y90/SL1BEG3 
pips: CLBLM_R_X41Y89/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y89/INT_R.SL1END3->>IMUX7 INT_R_X41Y90/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[26].stage/split_module/p_0_in - 
wires: CLBLM_R_X41Y90/CLBLM_IMUX35 CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y90/CLBLM_M_C6 CLBLM_R_X41Y90/CLBLM_M_DMUX INT_R_X41Y90/IMUX35 INT_R_X41Y90/LOGIC_OUTS23 
pips: CLBLM_R_X41Y90/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X41Y90/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_27 - 
wires: CLBLL_L_X40Y91/CLBLL_BYP0 CLBLL_L_X40Y91/CLBLL_L_AX CLBLM_R_X41Y90/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y90/CLBLM_M_CQ INT_L_X40Y91/BYP_ALT0 INT_L_X40Y91/BYP_L0 INT_L_X40Y91/FAN_ALT7 INT_L_X40Y91/FAN_BOUNCE7 INT_L_X40Y91/NW2END2 INT_R_X41Y90/LOGIC_OUTS6 INT_R_X41Y90/NW2BEG2 INT_R_X41Y91/NW2A2 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X41Y90/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y91/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y91/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y91/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X40Y91/INT_L.NW2END2->>FAN_ALT7 INT_R_X41Y90/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[26].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__26_n_0 - 
wires: CLBLL_L_X40Y90/CLBLL_LL_D CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y90/CLBLL_WL1END2 CLBLM_R_X39Y90/CLBLM_FAN6 CLBLM_R_X39Y90/CLBLM_L_CE CLBLM_R_X39Y90/CLBLM_WL1END2 INT_L_X40Y90/LOGIC_OUTS_L15 INT_L_X40Y90/WL1BEG2 INT_R_X39Y90/FAN6 INT_R_X39Y90/FAN_ALT1 INT_R_X39Y90/FAN_ALT6 INT_R_X39Y90/FAN_BOUNCE1 INT_R_X39Y90/WL1END2 VBRK_X99Y94/VBRK_WL1END2 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X39Y90/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X40Y90/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X39Y90/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y90/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y90/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X39Y90/INT_R.WL1END2->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[27].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX24 CLBLL_L_X40Y90/CLBLL_LL_B5 CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y90/CLBLL_L_AQ INT_L_X40Y90/IMUX_L24 INT_L_X40Y90/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y90/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y90/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[27].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX27 CLBLL_L_X40Y90/CLBLL_LL_B4 CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y90/CLBLL_L_BQ INT_L_X40Y90/IMUX_L27 INT_L_X40Y90/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y90/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y90/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[27].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX1 CLBLL_L_X40Y90/CLBLL_IMUX17 CLBLL_L_X40Y90/CLBLL_LL_A3 CLBLL_L_X40Y90/CLBLL_LL_AQ CLBLL_L_X40Y90/CLBLL_LL_B3 CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y91/CLBLL_IMUX1 CLBLL_L_X40Y91/CLBLL_LL_A3 INT_L_X40Y90/IMUX_L1 INT_L_X40Y90/IMUX_L17 INT_L_X40Y90/LOGIC_OUTS_L4 INT_L_X40Y90/NR1BEG0 INT_L_X40Y91/IMUX_L1 INT_L_X40Y91/NR1END0 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y90/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y91/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X40Y90/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y90/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y90/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X40Y91/INT_L.NR1END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[27].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX8 CLBLL_L_X40Y90/CLBLL_LL_A5 CLBLL_L_X40Y90/CLBLL_LL_AMUX CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS20 INT_L_X40Y90/FAN_ALT7 INT_L_X40Y90/FAN_BOUNCE7 INT_L_X40Y90/IMUX_L8 INT_L_X40Y90/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y90/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y90/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y90/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X40Y90/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_28 - 
wires: CLBLL_L_X40Y90/CLBLL_LL_BQ CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y91/CLBLL_NW2A1 CLBLM_R_X39Y91/CLBLM_BYP1 CLBLM_R_X39Y91/CLBLM_IMUX3 CLBLM_R_X39Y91/CLBLM_L_A2 CLBLM_R_X39Y91/CLBLM_M_AX CLBLM_R_X39Y91/CLBLM_NW2A1 INT_L_X40Y90/LOGIC_OUTS_L5 INT_L_X40Y90/NW2BEG1 INT_L_X40Y91/NW2A1 INT_R_X39Y91/BYP1 INT_R_X39Y91/BYP_ALT1 INT_R_X39Y91/BYP_BOUNCE1 INT_R_X39Y91/IMUX3 INT_R_X39Y91/NW2END1 VBRK_X99Y95/VBRK_NW2A1 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y91/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y90/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X39Y91/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y91/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y91/INT_R.BYP_BOUNCE1->>IMUX3 INT_R_X39Y91/INT_R.NW2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[27].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y89/CLBLL_ER1BEG3 CLBLL_L_X40Y89/CLBLL_SW2A2 CLBLL_L_X40Y90/CLBLL_BYP7 CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y90/CLBLL_L_CQ CLBLL_L_X40Y90/CLBLL_L_DX CLBLM_R_X39Y89/CLBLM_ER1BEG3 CLBLM_R_X39Y89/CLBLM_SW2A2 INT_L_X40Y89/ER1END3 INT_L_X40Y89/NR1BEG3 INT_L_X40Y89/SW2A2 INT_L_X40Y90/BYP_ALT7 INT_L_X40Y90/BYP_L7 INT_L_X40Y90/ER1END_N3_3 INT_L_X40Y90/LOGIC_OUTS_L2 INT_L_X40Y90/NR1END3 INT_L_X40Y90/SW2BEG2 INT_R_X39Y89/ER1BEG3 INT_R_X39Y89/SW2END2 VBRK_X99Y93/VBRK_ER1BEG3 VBRK_X99Y93/VBRK_SW2A2 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X40Y90/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y89/INT_L.ER1END3->>NR1BEG3 INT_L_X40Y90/INT_L.BYP_ALT7->>BYP_L7 INT_L_X40Y90/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_L_X40Y90/INT_L.NR1END3->>BYP_ALT7 INT_R_X39Y89/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_28 - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX31 CLBLL_L_X40Y90/CLBLL_LL_C5 CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y90/CLBLL_L_DQ CLBLL_L_X40Y91/CLBLL_WR1END0 CLBLM_R_X39Y91/CLBLM_BYP3 CLBLM_R_X39Y91/CLBLM_IMUX6 CLBLM_R_X39Y91/CLBLM_L_A1 CLBLM_R_X39Y91/CLBLM_M_CX CLBLM_R_X39Y91/CLBLM_WR1END0 CLBLM_R_X39Y92/CLBLM_IMUX4 CLBLM_R_X39Y92/CLBLM_M_A6 INT_L_X40Y90/IMUX_L31 INT_L_X40Y90/LOGIC_OUTS_L3 INT_L_X40Y90/WR1BEG_S0 INT_L_X40Y91/WR1BEG0 INT_R_X39Y90/WR1END_S1_0 INT_R_X39Y91/BYP3 INT_R_X39Y91/BYP_ALT3 INT_R_X39Y91/IMUX6 INT_R_X39Y91/NL1BEG2 INT_R_X39Y91/NL1BEG_N3 INT_R_X39Y91/WR1END0 INT_R_X39Y92/IMUX4 INT_R_X39Y92/NL1END2 VBRK_X99Y95/VBRK_WR1END0 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y90/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X39Y91/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y92/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X40Y90/INT_L.LOGIC_OUTS_L3->>IMUX_L31 INT_L_X40Y90/INT_L.LOGIC_OUTS_L3->>WR1BEG_S0 INT_R_X39Y91/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y91/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y91/INT_R.NL1BEG_N3->>IMUX6 INT_R_X39Y91/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y91/INT_R.WR1END0->>NL1BEG_N3 INT_R_X39Y92/INT_R.NL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[27].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y89/CLBLL_IMUX8 CLBLL_L_X40Y89/CLBLL_LL_A5 CLBLL_L_X40Y90/CLBLL_LL_BMUX CLBLL_L_X40Y90/CLBLL_LOGIC_OUTS21 INT_L_X40Y89/IMUX_L8 INT_L_X40Y89/SL1END0 INT_L_X40Y90/LOGIC_OUTS_L21 INT_L_X40Y90/SL1BEG0 INT_L_X40Y90/SR1BEG_S0 
pips: CLBLL_L_X40Y89/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y90/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y89/INT_L.SL1END0->>IMUX_L8 INT_L_X40Y90/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X40Y90/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[27].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y91/CLBLL_IMUX8 CLBLL_L_X40Y91/CLBLL_LL_A5 CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y91/CLBLL_L_AQ INT_L_X40Y91/IMUX_L8 INT_L_X40Y91/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y91/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y91/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_28 - 
wires: CLBLL_L_X40Y91/CLBLL_BYP5 CLBLL_L_X40Y91/CLBLL_LL_AQ CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y91/CLBLL_L_BX INT_L_X40Y91/BYP_ALT5 INT_L_X40Y91/BYP_L5 INT_L_X40Y91/LOGIC_OUTS_L4 INT_L_X40Y91/NE2BEG0 INT_L_X40Y91/SR1END1 INT_L_X40Y92/NE2A0 INT_L_X40Y92/SR1BEG1 INT_L_X40Y92/WR1END1 INT_R_X41Y91/NE2END_S3_0 INT_R_X41Y92/NE2END0 INT_R_X41Y92/WR1BEG1 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y91/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y91/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y91/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X40Y91/INT_L.SR1END1->>BYP_ALT5 INT_L_X40Y92/INT_L.WR1END1->>SR1BEG1 INT_R_X41Y92/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[27].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__27_n_0 - 
wires: CLBLM_R_X39Y92/CLBLM_FAN6 CLBLM_R_X39Y92/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y92/CLBLM_L_CE CLBLM_R_X39Y92/CLBLM_M_A INT_R_X39Y92/FAN6 INT_R_X39Y92/FAN_ALT1 INT_R_X39Y92/FAN_ALT6 INT_R_X39Y92/FAN_BOUNCE1 INT_R_X39Y92/LOGIC_OUTS12 INT_R_X39Y92/NL1BEG_N3 
pips: CLBLM_R_X39Y92/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y92/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y92/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y92/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X39Y92/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X39Y92/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[28].stage/split_module/r_bit1 - 
wires: CLBLM_R_X39Y91/CLBLM_IMUX25 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y91/CLBLM_L_B5 CLBLM_R_X39Y91/CLBLM_M_AQ INT_R_X39Y91/IMUX25 INT_R_X39Y91/LOGIC_OUTS4 
pips: CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y91/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y91/INT_R.LOGIC_OUTS4->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[28].stage/split_module/r_bit2 - 
wires: CLBLM_R_X39Y91/CLBLM_IMUX26 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y91/CLBLM_L_B4 CLBLM_R_X39Y91/CLBLM_M_BQ INT_R_X39Y91/IMUX26 INT_R_X39Y91/LOGIC_OUTS5 
pips: CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y91/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y91/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[28].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y91/CLBLL_EE2BEG0 CLBLL_L_X40Y91/CLBLL_IMUX18 CLBLL_L_X40Y91/CLBLL_LL_B2 CLBLM_R_X39Y91/CLBLM_EE2BEG0 CLBLM_R_X39Y91/CLBLM_IMUX0 CLBLM_R_X39Y91/CLBLM_IMUX16 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y91/CLBLM_L_A3 CLBLM_R_X39Y91/CLBLM_L_AQ CLBLM_R_X39Y91/CLBLM_L_B3 INT_L_X40Y91/EE2A0 INT_L_X40Y91/IMUX_L18 INT_L_X40Y91/WR1END1 INT_R_X39Y91/EE2BEG0 INT_R_X39Y91/IMUX0 INT_R_X39Y91/IMUX16 INT_R_X39Y91/LOGIC_OUTS0 INT_R_X41Y91/EE2END0 INT_R_X41Y91/WR1BEG1 VBRK_X99Y95/VBRK_EE2BEG0 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y91/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y91/INT_L.WR1END1->>IMUX_L18 INT_R_X39Y91/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X39Y91/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y91/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y91/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[28].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X39Y91/CLBLM_IMUX10 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y91/CLBLM_L_A4 CLBLM_R_X39Y91/CLBLM_L_AMUX INT_R_X39Y90/SR1END3 INT_R_X39Y91/BYP_ALT0 INT_R_X39Y91/BYP_BOUNCE0 INT_R_X39Y91/IMUX10 INT_R_X39Y91/LOGIC_OUTS16 INT_R_X39Y91/SR1BEG3 INT_R_X39Y91/SR1END_N3_3 
pips: CLBLM_R_X39Y91/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y91/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y91/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X39Y91/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X39Y91/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X39Y91/INT_R.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_29 - 
wires: CLBLL_L_X40Y92/CLBLL_IMUX11 CLBLL_L_X40Y92/CLBLL_IMUX35 CLBLL_L_X40Y92/CLBLL_LL_A4 CLBLL_L_X40Y92/CLBLL_LL_C6 CLBLL_L_X40Y92/CLBLL_NE2A1 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y91/CLBLM_L_BQ CLBLM_R_X39Y92/CLBLM_NE2A1 INT_L_X40Y92/BYP_ALT1 INT_L_X40Y92/BYP_BOUNCE1 INT_L_X40Y92/IMUX_L11 INT_L_X40Y92/IMUX_L35 INT_L_X40Y92/NE2END1 INT_R_X39Y91/LOGIC_OUTS1 INT_R_X39Y91/NE2BEG1 INT_R_X39Y92/NE2A1 VBRK_X99Y96/VBRK_NE2A1 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X39Y91/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y92/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y92/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X40Y92/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X40Y92/INT_L.NE2END1->>BYP_ALT1 INT_R_X39Y91/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[28].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X39Y91/CLBLM_BYP6 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y91/CLBLM_M_CQ CLBLM_R_X39Y91/CLBLM_M_DX INT_R_X39Y91/BYP6 INT_R_X39Y91/BYP_ALT5 INT_R_X39Y91/BYP_ALT6 INT_R_X39Y91/BYP_BOUNCE5 INT_R_X39Y91/FAN_ALT5 INT_R_X39Y91/FAN_BOUNCE5 INT_R_X39Y91/LOGIC_OUTS6 
pips: CLBLM_R_X39Y91/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X39Y91/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y91/INT_R.BYP_ALT6->>BYP6 INT_R_X39Y91/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X39Y91/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y91/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X39Y91/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_29 - 
wires: CLBLL_L_X40Y90/CLBLL_IMUX47 CLBLL_L_X40Y90/CLBLL_LL_D5 CLBLL_L_X40Y90/CLBLL_SE2A3 CLBLL_L_X40Y92/CLBLL_BYP3 CLBLL_L_X40Y92/CLBLL_ER1BEG0 CLBLL_L_X40Y92/CLBLL_IMUX25 CLBLL_L_X40Y92/CLBLL_IMUX7 CLBLL_L_X40Y92/CLBLL_LL_A1 CLBLL_L_X40Y92/CLBLL_LL_CX CLBLL_L_X40Y92/CLBLL_L_B5 CLBLL_L_X40Y92/CLBLL_NE2A3 CLBLM_R_X39Y90/CLBLM_SE2A3 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS7 CLBLM_R_X39Y91/CLBLM_M_DQ CLBLM_R_X39Y92/CLBLM_ER1BEG0 CLBLM_R_X39Y92/CLBLM_NE2A3 INT_L_X40Y90/IMUX_L47 INT_L_X40Y90/SE2END3 INT_L_X40Y92/BYP_ALT3 INT_L_X40Y92/BYP_L3 INT_L_X40Y92/ER1END0 INT_L_X40Y92/IMUX_L25 INT_L_X40Y92/IMUX_L7 INT_L_X40Y92/NE2END3 INT_R_X39Y90/SE2A3 INT_R_X39Y91/ER1BEG_S0 INT_R_X39Y91/LOGIC_OUTS7 INT_R_X39Y91/NE2BEG3 INT_R_X39Y91/SE2BEG3 INT_R_X39Y92/ER1BEG0 INT_R_X39Y92/NE2A3 VBRK_X99Y94/VBRK_SE2A3 VBRK_X99Y96/VBRK_ER1BEG0 VBRK_X99Y96/VBRK_NE2A3 
pips: CLBLL_L_X40Y90/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y92/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y91/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X40Y90/INT_L.SE2END3->>IMUX_L47 INT_L_X40Y92/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y92/INT_L.ER1END0->>IMUX_L25 INT_L_X40Y92/INT_L.NE2END3->>BYP_ALT3 INT_L_X40Y92/INT_L.NE2END3->>IMUX_L7 INT_R_X39Y91/INT_R.LOGIC_OUTS7->>ER1BEG_S0 INT_R_X39Y91/INT_R.LOGIC_OUTS7->>NE2BEG3 INT_R_X39Y91/INT_R.LOGIC_OUTS7->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[28].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_R_X39Y90/CLBLM_IMUX6 CLBLM_R_X39Y90/CLBLM_L_A1 CLBLM_R_X39Y91/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y91/CLBLM_L_BMUX INT_R_X39Y90/IMUX6 INT_R_X39Y90/SL1END3 INT_R_X39Y91/LOGIC_OUTS17 INT_R_X39Y91/SL1BEG3 
pips: CLBLM_R_X39Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y91/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y90/INT_R.SL1END3->>IMUX6 INT_R_X39Y91/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[28].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y91/CLBLL_IMUX27 CLBLL_L_X40Y91/CLBLL_LL_B4 CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y91/CLBLL_L_BQ INT_L_X40Y91/IMUX_L27 INT_L_X40Y91/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y91/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y91/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_29 - 
wires: CLBLL_L_X40Y91/CLBLL_BYP2 CLBLL_L_X40Y91/CLBLL_LL_BQ CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y91/CLBLL_L_CX INT_L_X40Y91/BYP_ALT2 INT_L_X40Y91/BYP_ALT4 INT_L_X40Y91/BYP_BOUNCE4 INT_L_X40Y91/BYP_L2 INT_L_X40Y91/FAN_ALT1 INT_L_X40Y91/FAN_BOUNCE1 INT_L_X40Y91/LOGIC_OUTS_L5 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y91/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y91/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y91/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y91/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X40Y91/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y91/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X40Y91/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[28].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__28_n_0 - 
wires: CLBLL_L_X40Y92/CLBLL_FAN6 CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y92/CLBLL_L_B CLBLL_L_X40Y92/CLBLL_L_BMUX CLBLL_L_X40Y92/CLBLL_L_CE CLBLM_R_X41Y92/CLBLM_FAN7 CLBLM_R_X41Y92/CLBLM_M_CE INT_L_X40Y92/EL1BEG2 INT_L_X40Y92/FAN_ALT1 INT_L_X40Y92/FAN_ALT6 INT_L_X40Y92/FAN_BOUNCE1 INT_L_X40Y92/FAN_L6 INT_L_X40Y92/LOGIC_OUTS_L17 INT_R_X41Y92/EL1END2 INT_R_X41Y92/FAN7 INT_R_X41Y92/FAN_ALT7 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y92/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X40Y92/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X41Y92/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y92/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y92/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y92/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X40Y92/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X40Y92/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 INT_R_X41Y92/INT_R.EL1END2->>FAN_ALT7 INT_R_X41Y92/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[29].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y91/CLBLL_ER1BEG3 CLBLL_L_X40Y91/CLBLL_SW2A2 CLBLL_L_X40Y92/CLBLL_IMUX15 CLBLL_L_X40Y92/CLBLL_LL_B1 CLBLL_L_X40Y92/CLBLL_LL_CQ CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y91/CLBLM_ER1BEG3 CLBLM_R_X39Y91/CLBLM_SW2A2 INT_L_X40Y91/ER1END3 INT_L_X40Y91/NR1BEG3 INT_L_X40Y91/SW2A2 INT_L_X40Y92/ER1END_N3_3 INT_L_X40Y92/IMUX_L15 INT_L_X40Y92/LOGIC_OUTS_L6 INT_L_X40Y92/NR1END3 INT_L_X40Y92/SW2BEG2 INT_R_X39Y91/ER1BEG3 INT_R_X39Y91/SW2END2 VBRK_X99Y95/VBRK_ER1BEG3 VBRK_X99Y95/VBRK_SW2A2 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y91/INT_L.ER1END3->>NR1BEG3 INT_L_X40Y92/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X40Y92/INT_L.NR1END3->>IMUX_L15 INT_R_X39Y91/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[29].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y92/CLBLL_IMUX18 CLBLL_L_X40Y92/CLBLL_LL_B2 CLBLL_L_X40Y92/CLBLL_LL_DQ CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS7 INT_L_X40Y92/IMUX_L18 INT_L_X40Y92/LOGIC_OUTS_L7 INT_L_X40Y92/SR1BEG_S0 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y92/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X40Y92/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[29].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y91/CLBLL_IMUX32 CLBLL_L_X40Y91/CLBLL_LL_C1 CLBLL_L_X40Y92/CLBLL_IMUX1 CLBLL_L_X40Y92/CLBLL_IMUX17 CLBLL_L_X40Y92/CLBLL_LL_A3 CLBLL_L_X40Y92/CLBLL_LL_AQ CLBLL_L_X40Y92/CLBLL_LL_B3 CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS4 INT_L_X40Y91/IMUX_L32 INT_L_X40Y91/SL1END0 INT_L_X40Y92/IMUX_L1 INT_L_X40Y92/IMUX_L17 INT_L_X40Y92/LOGIC_OUTS_L4 INT_L_X40Y92/SL1BEG0 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y91/INT_L.SL1END0->>IMUX_L32 INT_L_X40Y92/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y92/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y92/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[29].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y92/CLBLL_IMUX2 CLBLL_L_X40Y92/CLBLL_LL_A2 CLBLL_L_X40Y92/CLBLL_LL_AMUX CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS20 INT_L_X40Y92/FAN_ALT7 INT_L_X40Y92/FAN_BOUNCE7 INT_L_X40Y92/IMUX_L2 INT_L_X40Y92/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y92/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y92/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X40Y92/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_30 - 
wires: CLBLL_L_X40Y92/CLBLL_LL_BQ CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y93/CLBLL_NW2A1 CLBLM_R_X39Y93/CLBLM_BYP1 CLBLM_R_X39Y93/CLBLM_IMUX9 CLBLM_R_X39Y93/CLBLM_L_A5 CLBLM_R_X39Y93/CLBLM_M_AX CLBLM_R_X39Y93/CLBLM_NW2A1 INT_L_X40Y92/LOGIC_OUTS_L5 INT_L_X40Y92/NW2BEG1 INT_L_X40Y93/NW2A1 INT_R_X39Y93/BYP1 INT_R_X39Y93/BYP_ALT1 INT_R_X39Y93/IMUX9 INT_R_X39Y93/NW2END1 VBRK_X99Y97/VBRK_NW2A1 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y93/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y92/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X39Y93/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y93/INT_R.NW2END1->>BYP_ALT1 INT_R_X39Y93/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[29].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y92/CLBLL_BYP6 CLBLL_L_X40Y92/CLBLL_LL_CMUX CLBLL_L_X40Y92/CLBLL_LL_DX CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS22 INT_L_X40Y92/BYP_ALT6 INT_L_X40Y92/BYP_L6 INT_L_X40Y92/LOGIC_OUTS_L22 INT_L_X40Y92/NL1BEG_N3 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y92/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y92/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X40Y92/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_30 - 
wires: CLBLL_L_X40Y92/CLBLL_LL_DMUX CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y92/CLBLL_WL1END0 CLBLL_L_X40Y95/CLBLL_IMUX28 CLBLL_L_X40Y95/CLBLL_LL_C4 CLBLL_L_X40Y95/CLBLL_NE2A2 CLBLM_R_X39Y92/CLBLM_IMUX2 CLBLM_R_X39Y92/CLBLM_M_A2 CLBLM_R_X39Y92/CLBLM_WL1END0 CLBLM_R_X39Y93/CLBLM_BYP3 CLBLM_R_X39Y93/CLBLM_IMUX6 CLBLM_R_X39Y93/CLBLM_L_A1 CLBLM_R_X39Y93/CLBLM_M_CX CLBLM_R_X39Y95/CLBLM_NE2A2 INT_L_X40Y92/LOGIC_OUTS_L23 INT_L_X40Y92/WL1BEG0 INT_L_X40Y95/IMUX_L28 INT_L_X40Y95/NE2END2 INT_R_X39Y92/IMUX2 INT_R_X39Y92/NL1BEG0 INT_R_X39Y92/NL1END_S3_0 INT_R_X39Y92/WL1END0 INT_R_X39Y93/BYP3 INT_R_X39Y93/BYP_ALT3 INT_R_X39Y93/IMUX6 INT_R_X39Y93/NL1BEG2 INT_R_X39Y93/NL1BEG_N3 INT_R_X39Y93/NL1END0 INT_R_X39Y94/NE2BEG2 INT_R_X39Y94/NL1END2 INT_R_X39Y95/NE2A2 VBRK_X99Y96/VBRK_WL1END0 VBRK_X99Y99/VBRK_NE2A2 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X39Y92/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X39Y93/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y92/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_L_X40Y95/INT_L.NE2END2->>IMUX_L28 INT_R_X39Y92/INT_R.WL1END0->>IMUX2 INT_R_X39Y92/INT_R.WL1END0->>NL1BEG0 INT_R_X39Y93/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y93/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y93/INT_R.NL1BEG_N3->>IMUX6 INT_R_X39Y93/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y93/INT_R.NL1END0->>NL1BEG_N3 INT_R_X39Y94/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[29].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y92/CLBLL_LL_BMUX CLBLL_L_X40Y92/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y92/CLBLL_WL1END2 CLBLM_R_X39Y92/CLBLM_IMUX6 CLBLM_R_X39Y92/CLBLM_L_A1 CLBLM_R_X39Y92/CLBLM_WL1END2 INT_L_X40Y92/LOGIC_OUTS_L21 INT_L_X40Y92/WL1BEG2 INT_R_X39Y92/IMUX6 INT_R_X39Y92/WL1END2 VBRK_X99Y96/VBRK_WL1END2 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y92/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y92/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X39Y92/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[29].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y91/CLBLL_IMUX28 CLBLL_L_X40Y91/CLBLL_LL_C4 CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y91/CLBLL_L_CQ INT_L_X40Y91/IMUX_L28 INT_L_X40Y91/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y91/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y91/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_30 - 
wires: CLBLL_L_X40Y91/CLBLL_BYP1 CLBLL_L_X40Y91/CLBLL_LL_AX CLBLL_L_X40Y91/CLBLL_LL_CQ CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS6 INT_L_X40Y91/BYP_ALT1 INT_L_X40Y91/BYP_L1 INT_L_X40Y91/FAN_ALT5 INT_L_X40Y91/FAN_BOUNCE5 INT_L_X40Y91/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y91/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y91/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y91/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y91/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X40Y91/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[29].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__1_n_0 - 
wires: CLBLM_L_X46Y109/CLBLM_FAN6 CLBLM_L_X46Y109/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y109/CLBLM_L_CE CLBLM_L_X46Y109/CLBLM_M_A INT_L_X46Y109/FAN_ALT1 INT_L_X46Y109/FAN_ALT6 INT_L_X46Y109/FAN_BOUNCE1 INT_L_X46Y109/FAN_L6 INT_L_X46Y109/LOGIC_OUTS_L12 INT_L_X46Y109/NL1BEG_N3 
pips: CLBLM_L_X46Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y109/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y109/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y109/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X46Y109/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X46Y109/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[2].stage/split_module/r_bit1 - 
wires: CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y107/CLBLM_L_AQ CLBLM_R_X43Y108/CLBLM_IMUX25 CLBLM_R_X43Y108/CLBLM_L_B5 INT_R_X43Y107/LOGIC_OUTS0 INT_R_X43Y107/NR1BEG0 INT_R_X43Y108/IMUX25 INT_R_X43Y108/NR1END0 
pips: CLBLM_R_X43Y107/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X43Y107/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X43Y108/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[2].stage/split_module/r_bit2 - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX19 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y108/CLBLM_L_B2 CLBLM_R_X43Y108/CLBLM_L_DQ INT_R_X43Y108/FAN_ALT3 INT_R_X43Y108/FAN_BOUNCE3 INT_R_X43Y108/IMUX19 INT_R_X43Y108/LOGIC_OUTS3 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X43Y108/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y108/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X43Y108/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[2].stage/split_module/r_compare_result - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX14 CLBLM_R_X43Y108/CLBLM_IMUX21 CLBLM_R_X43Y108/CLBLM_IMUX6 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y108/CLBLM_L_A1 CLBLM_R_X43Y108/CLBLM_L_AQ CLBLM_R_X43Y108/CLBLM_L_B1 CLBLM_R_X43Y108/CLBLM_L_C4 INT_R_X43Y108/IMUX14 INT_R_X43Y108/IMUX21 INT_R_X43Y108/IMUX6 INT_R_X43Y108/LOGIC_OUTS0 INT_R_X43Y108/NL1BEG_N3 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y108/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X43Y108/INT_R.NL1BEG_N3->>IMUX14 INT_R_X43Y108/INT_R.NL1BEG_N3->>IMUX21 INT_R_X43Y108/INT_R.NL1BEG_N3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[2].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX9 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y108/CLBLM_L_A5 CLBLM_R_X43Y108/CLBLM_L_AMUX INT_R_X43Y108/FAN_ALT5 INT_R_X43Y108/FAN_BOUNCE5 INT_R_X43Y108/IMUX9 INT_R_X43Y108/LOGIC_OUTS16 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y108/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y108/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X43Y108/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_3 - 
wires: BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y105/BRAM_EE2BEG1_3 CLBLL_R_X45Y108/CLBLL_BYP3 CLBLL_R_X45Y108/CLBLL_IMUX2 CLBLL_R_X45Y108/CLBLL_LL_A2 CLBLL_R_X45Y108/CLBLL_LL_CX CLBLM_R_X43Y108/CLBLM_EE2BEG1 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y108/CLBLM_L_BQ INT_L_X44Y108/EE2A1 INT_R_X43Y108/EE2BEG1 INT_R_X43Y108/LOGIC_OUTS1 INT_R_X45Y108/BYP3 INT_R_X45Y108/BYP_ALT3 INT_R_X45Y108/BYP_ALT4 INT_R_X45Y108/BYP_BOUNCE4 INT_R_X45Y108/EE2END1 INT_R_X45Y108/IMUX2 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y108/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X45Y108/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y108/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y108/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X45Y108/INT_R.EE2END1->>BYP_ALT4 INT_R_X45Y108/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[2].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X43Y107/CLBLM_BYP6 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y107/CLBLM_M_CQ CLBLM_R_X43Y107/CLBLM_M_DX INT_R_X43Y107/BYP6 INT_R_X43Y107/BYP_ALT5 INT_R_X43Y107/BYP_ALT6 INT_R_X43Y107/BYP_BOUNCE5 INT_R_X43Y107/FAN_ALT5 INT_R_X43Y107/FAN_BOUNCE5 INT_R_X43Y107/LOGIC_OUTS6 
pips: CLBLM_R_X43Y107/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y107/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y107/INT_R.BYP_ALT6->>BYP6 INT_R_X43Y107/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X43Y107/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y107/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X43Y107/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_3 - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_EL1BEG2 BRAM_INT_INTERFACE_L_X44Y108/INT_INTERFACE_WR1END3 BRAM_L_X44Y105/BRAM_EL1BEG2_2 BRAM_L_X44Y105/BRAM_WR1END3_3 CLBLL_R_X45Y107/CLBLL_BYP1 CLBLL_R_X45Y107/CLBLL_EE2A2 CLBLL_R_X45Y107/CLBLL_LL_AX CLBLL_R_X45Y108/CLBLL_IMUX11 CLBLL_R_X45Y108/CLBLL_LL_A4 CLBLM_L_X46Y107/CLBLM_EE2A2 CLBLM_L_X46Y108/CLBLM_IMUX12 CLBLM_L_X46Y108/CLBLM_M_B6 CLBLM_R_X43Y107/CLBLM_EL1BEG2 CLBLM_R_X43Y107/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y107/CLBLM_M_DQ CLBLM_R_X43Y108/CLBLM_IMUX46 CLBLM_R_X43Y108/CLBLM_L_D5 CLBLM_R_X43Y108/CLBLM_WR1END3 INT_L_X44Y107/EE2BEG2 INT_L_X44Y107/EL1BEG1 INT_L_X44Y107/EL1END2 INT_L_X44Y107/NR1BEG2 INT_L_X44Y108/NR1END2 INT_L_X44Y108/WR1BEG3 INT_L_X46Y107/EE2END2 INT_L_X46Y107/NR1BEG2 INT_L_X46Y108/IMUX_L12 INT_L_X46Y108/NR1END2 INT_R_X43Y107/EL1BEG2 INT_R_X43Y107/LOGIC_OUTS7 INT_R_X43Y108/IMUX46 INT_R_X43Y108/WR1END3 INT_R_X45Y107/BYP1 INT_R_X45Y107/BYP_ALT1 INT_R_X45Y107/EE2A2 INT_R_X45Y107/EL1END1 INT_R_X45Y107/NR1BEG1 INT_R_X45Y108/IMUX11 INT_R_X45Y108/NR1END1 VBRK_X113Y112/VBRK_EE2A2 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y107/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X44Y107/INT_L.EL1END2->>EE2BEG2 INT_L_X44Y107/INT_L.EL1END2->>EL1BEG1 INT_L_X44Y107/INT_L.EL1END2->>NR1BEG2 INT_L_X44Y108/INT_L.NR1END2->>WR1BEG3 INT_L_X46Y107/INT_L.EE2END2->>NR1BEG2 INT_L_X46Y108/INT_L.NR1END2->>IMUX_L12 INT_R_X43Y107/INT_R.LOGIC_OUTS7->>EL1BEG2 INT_R_X43Y108/INT_R.WR1END3->>IMUX46 INT_R_X45Y107/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y107/INT_R.EL1END1->>BYP_ALT1 INT_R_X45Y107/INT_R.EL1END1->>NR1BEG1 INT_R_X45Y108/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[2].stage/split_module/r_small_bit_reg_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y109/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X44Y110/INT_INTERFACE_WR1END1 BRAM_L_X44Y105/BRAM_ER1BEG0_4 BRAM_L_X44Y110/BRAM_WR1END1_0 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y108/CLBLM_L_BMUX CLBLM_R_X43Y109/CLBLM_ER1BEG0 CLBLM_R_X43Y109/CLBLM_IMUX3 CLBLM_R_X43Y109/CLBLM_L_A2 CLBLM_R_X43Y110/CLBLM_WR1END1 INT_L_X44Y109/ER1END0 INT_L_X44Y109/NR1BEG0 INT_L_X44Y110/NR1END0 INT_L_X44Y110/WR1BEG1 INT_R_X43Y108/ER1BEG_S0 INT_R_X43Y108/LOGIC_OUTS17 INT_R_X43Y109/ER1BEG0 INT_R_X43Y109/IMUX3 INT_R_X43Y109/SR1END1 INT_R_X43Y110/SR1BEG1 INT_R_X43Y110/WR1END1 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y109/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y109/INT_L.ER1END0->>NR1BEG0 INT_L_X44Y110/INT_L.NR1END0->>WR1BEG1 INT_R_X43Y108/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X43Y109/INT_R.SR1END1->>IMUX3 INT_R_X43Y110/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[2].stage/split_module/p_0_in - 
wires: CLBLM_R_X43Y108/CLBLM_IMUX34 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y108/CLBLM_L_C6 CLBLM_R_X43Y108/CLBLM_L_DMUX INT_R_X43Y108/IMUX34 INT_R_X43Y108/LOGIC_OUTS19 
pips: CLBLM_R_X43Y108/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y108/INT_R.LOGIC_OUTS19->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_3 - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_SE2A2 BRAM_L_X44Y105/BRAM_SE2A2_2 CLBLL_R_X45Y108/CLBLL_BYP6 CLBLL_R_X45Y108/CLBLL_LL_DX CLBLM_R_X43Y107/CLBLM_SE2A2 CLBLM_R_X43Y108/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y108/CLBLM_L_CQ INT_L_X44Y107/ER1BEG3 INT_L_X44Y107/SE2END2 INT_R_X43Y107/SE2A2 INT_R_X43Y108/LOGIC_OUTS2 INT_R_X43Y108/SE2BEG2 INT_R_X45Y107/ER1END3 INT_R_X45Y107/NR1BEG3 INT_R_X45Y108/BYP6 INT_R_X45Y108/BYP_ALT6 INT_R_X45Y108/ER1END_N3_3 INT_R_X45Y108/NR1END3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLM_R_X43Y108/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X44Y107/INT_L.SE2END2->>ER1BEG3 INT_R_X43Y108/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X45Y107/INT_R.ER1END3->>NR1BEG3 INT_R_X45Y108/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y108/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[2].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__29_n_0 - 
wires: CLBLL_L_X40Y94/CLBLL_FAN7 CLBLL_L_X40Y94/CLBLL_LL_CE CLBLL_L_X40Y95/CLBLL_LL_C CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS14 INT_L_X40Y94/FAN_ALT7 INT_L_X40Y94/FAN_L7 INT_L_X40Y94/SL1END2 INT_L_X40Y95/LOGIC_OUTS_L14 INT_L_X40Y95/SL1BEG2 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y94/INT_L.SL1END2->>FAN_ALT7 INT_L_X40Y95/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[30].stage/split_module/r_bit1 - 
wires: CLBLM_R_X39Y93/CLBLM_IMUX25 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y93/CLBLM_L_B5 CLBLM_R_X39Y93/CLBLM_M_AQ INT_R_X39Y93/IMUX25 INT_R_X39Y93/LOGIC_OUTS4 
pips: CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y93/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y93/INT_R.LOGIC_OUTS4->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[30].stage/split_module/r_bit2 - 
wires: CLBLM_R_X39Y93/CLBLM_IMUX26 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y93/CLBLM_L_B4 CLBLM_R_X39Y93/CLBLM_M_BQ INT_R_X39Y93/IMUX26 INT_R_X39Y93/LOGIC_OUTS5 
pips: CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y93/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y93/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[30].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y93/CLBLL_ER1BEG1 CLBLL_L_X40Y93/CLBLL_IMUX11 CLBLL_L_X40Y93/CLBLL_LL_A4 CLBLM_R_X39Y93/CLBLM_ER1BEG1 CLBLM_R_X39Y93/CLBLM_IMUX10 CLBLM_R_X39Y93/CLBLM_IMUX16 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y93/CLBLM_L_A4 CLBLM_R_X39Y93/CLBLM_L_AQ CLBLM_R_X39Y93/CLBLM_L_B3 INT_L_X40Y93/ER1END1 INT_L_X40Y93/IMUX_L11 INT_R_X39Y93/BYP_ALT0 INT_R_X39Y93/BYP_BOUNCE0 INT_R_X39Y93/ER1BEG1 INT_R_X39Y93/IMUX10 INT_R_X39Y93/IMUX16 INT_R_X39Y93/LOGIC_OUTS0 VBRK_X99Y97/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y93/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y93/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y93/INT_L.ER1END1->>IMUX_L11 INT_R_X39Y93/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X39Y93/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X39Y93/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X39Y93/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X39Y93/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[30].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X39Y93/CLBLM_IMUX0 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y93/CLBLM_L_A3 CLBLM_R_X39Y93/CLBLM_L_AMUX INT_R_X39Y92/SR1END3 INT_R_X39Y93/IMUX0 INT_R_X39Y93/LOGIC_OUTS16 INT_R_X39Y93/SR1BEG3 INT_R_X39Y93/SR1END_N3_3 
pips: CLBLM_R_X39Y93/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y93/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X39Y93/INT_R.SR1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_31 - 
wires: CLBLL_L_X40Y94/CLBLL_IMUX10 CLBLL_L_X40Y94/CLBLL_IMUX34 CLBLL_L_X40Y94/CLBLL_L_A4 CLBLL_L_X40Y94/CLBLL_L_C6 CLBLL_L_X40Y94/CLBLL_NE2A1 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y93/CLBLM_L_BQ CLBLM_R_X39Y94/CLBLM_NE2A1 INT_L_X40Y94/IMUX_L10 INT_L_X40Y94/IMUX_L34 INT_L_X40Y94/NE2END1 INT_R_X39Y93/LOGIC_OUTS1 INT_R_X39Y93/NE2BEG1 INT_R_X39Y94/NE2A1 VBRK_X99Y98/VBRK_NE2A1 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X39Y93/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y94/INT_L.NE2END1->>IMUX_L10 INT_L_X40Y94/INT_L.NE2END1->>IMUX_L34 INT_R_X39Y93/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[30].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X39Y93/CLBLM_BYP6 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y93/CLBLM_M_CQ CLBLM_R_X39Y93/CLBLM_M_DX INT_R_X39Y93/BYP6 INT_R_X39Y93/BYP_ALT5 INT_R_X39Y93/BYP_ALT6 INT_R_X39Y93/BYP_BOUNCE5 INT_R_X39Y93/FAN_ALT5 INT_R_X39Y93/FAN_BOUNCE5 INT_R_X39Y93/LOGIC_OUTS6 
pips: CLBLM_R_X39Y93/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X39Y93/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y93/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y93/INT_R.BYP_ALT6->>BYP6 INT_R_X39Y93/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X39Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y93/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X39Y93/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_31 - 
wires: CLBLL_L_X40Y92/CLBLL_IMUX14 CLBLL_L_X40Y92/CLBLL_L_B1 CLBLL_L_X40Y92/CLBLL_SE2A3 CLBLL_L_X40Y94/CLBLL_BYP2 CLBLL_L_X40Y94/CLBLL_ER1BEG0 CLBLL_L_X40Y94/CLBLL_IMUX9 CLBLL_L_X40Y94/CLBLL_L_A5 CLBLL_L_X40Y94/CLBLL_L_CX CLBLM_R_X39Y92/CLBLM_SE2A3 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS7 CLBLM_R_X39Y93/CLBLM_M_DQ CLBLM_R_X39Y94/CLBLM_ER1BEG0 CLBLM_R_X39Y94/CLBLM_IMUX13 CLBLM_R_X39Y94/CLBLM_L_B6 INT_L_X38Y94/EL1BEG2 INT_L_X38Y94/NW2END3 INT_L_X40Y92/IMUX_L14 INT_L_X40Y92/SE2END3 INT_L_X40Y94/BYP_ALT1 INT_L_X40Y94/BYP_ALT2 INT_L_X40Y94/BYP_BOUNCE1 INT_L_X40Y94/BYP_L2 INT_L_X40Y94/ER1END0 INT_L_X40Y94/IMUX_L9 INT_R_X39Y92/SE2A3 INT_R_X39Y93/ER1BEG_S0 INT_R_X39Y93/LOGIC_OUTS7 INT_R_X39Y93/NW2BEG3 INT_R_X39Y93/SE2BEG3 INT_R_X39Y94/EL1END2 INT_R_X39Y94/ER1BEG0 INT_R_X39Y94/IMUX13 INT_R_X39Y94/NW2A3 VBRK_X99Y96/VBRK_SE2A3 VBRK_X99Y98/VBRK_ER1BEG0 
pips: CLBLL_L_X40Y92/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y94/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X39Y93/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X39Y94/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X38Y94/INT_L.NW2END3->>EL1BEG2 INT_L_X40Y92/INT_L.SE2END3->>IMUX_L14 INT_L_X40Y94/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y94/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y94/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y94/INT_L.ER1END0->>BYP_ALT1 INT_L_X40Y94/INT_L.ER1END0->>IMUX_L9 INT_R_X39Y93/INT_R.LOGIC_OUTS7->>ER1BEG_S0 INT_R_X39Y93/INT_R.LOGIC_OUTS7->>NW2BEG3 INT_R_X39Y93/INT_R.LOGIC_OUTS7->>SE2BEG3 INT_R_X39Y94/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[30].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y93/CLBLL_EE2BEG3 CLBLM_R_X39Y93/CLBLM_EE2BEG3 CLBLM_R_X39Y93/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y93/CLBLM_L_BMUX CLBLM_R_X41Y92/CLBLM_IMUX1 CLBLM_R_X41Y92/CLBLM_M_A3 INT_L_X40Y93/EE2A3 INT_R_X39Y93/EE2BEG3 INT_R_X39Y93/LOGIC_OUTS17 INT_R_X41Y92/IMUX1 INT_R_X41Y92/SL1END3 INT_R_X41Y92/SR1BEG_S0 INT_R_X41Y93/EE2END3 INT_R_X41Y93/SL1BEG3 VBRK_X99Y97/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y93/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y92/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X39Y93/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X41Y92/INT_R.SL1END3->>SR1BEG_S0 INT_R_X41Y92/INT_R.SR1BEG_S0->>IMUX1 INT_R_X41Y93/INT_R.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[30].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y91/CLBLL_LL_AMUX CLBLL_L_X40Y91/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y93/CLBLL_IMUX4 CLBLL_L_X40Y93/CLBLL_LL_A6 INT_L_X40Y91/LOGIC_OUTS_L20 INT_L_X40Y91/NN2BEG2 INT_L_X40Y92/NN2A2 INT_L_X40Y93/IMUX_L4 INT_L_X40Y93/NN2END2 
pips: CLBLL_L_X40Y91/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y93/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X40Y91/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X40Y93/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_31 - 
wires: CLBLL_L_X40Y93/CLBLL_LL_AQ CLBLL_L_X40Y93/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y95/CLBLL_BYP4 CLBLL_L_X40Y95/CLBLL_LL_BX INT_L_X40Y93/LOGIC_OUTS_L4 INT_L_X40Y93/NL1BEG2 INT_L_X40Y93/NL1BEG_N3 INT_L_X40Y94/NL1BEG1 INT_L_X40Y94/NL1END2 INT_L_X40Y95/BYP_ALT4 INT_L_X40Y95/BYP_L4 INT_L_X40Y95/NL1END1 
pips: CLBLL_L_X40Y93/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X40Y93/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y93/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X40Y94/INT_L.NL1END2->>NL1BEG1 INT_L_X40Y95/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y95/INT_L.NL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[30].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__30_n_0 - 
wires: CLBLM_R_X39Y94/CLBLM_FAN6 CLBLM_R_X39Y94/CLBLM_FAN7 CLBLM_R_X39Y94/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y94/CLBLM_L_B CLBLM_R_X39Y94/CLBLM_L_CE CLBLM_R_X39Y94/CLBLM_M_CE INT_R_X39Y94/BYP_ALT4 INT_R_X39Y94/BYP_BOUNCE4 INT_R_X39Y94/FAN6 INT_R_X39Y94/FAN7 INT_R_X39Y94/FAN_ALT6 INT_R_X39Y94/FAN_ALT7 INT_R_X39Y94/FAN_BOUNCE7 INT_R_X39Y94/LOGIC_OUTS9 
pips: CLBLM_R_X39Y94/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y94/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y94/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X39Y94/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y94/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X39Y94/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y94/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y94/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y94/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X39Y94/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[31].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y94/CLBLL_IMUX16 CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y94/CLBLL_L_B3 CLBLL_L_X40Y94/CLBLL_L_CQ INT_L_X40Y93/SR1END3 INT_L_X40Y94/IMUX_L16 INT_L_X40Y94/LOGIC_OUTS_L2 INT_L_X40Y94/SR1BEG3 INT_L_X40Y94/SR1END_N3_3 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y94/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X40Y94/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[31].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y94/CLBLL_IMUX19 CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y94/CLBLL_L_B2 CLBLL_L_X40Y94/CLBLL_L_DQ INT_L_X40Y94/FAN_ALT3 INT_L_X40Y94/FAN_BOUNCE3 INT_L_X40Y94/IMUX_L19 INT_L_X40Y94/LOGIC_OUTS_L3 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y94/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y94/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X40Y94/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[31].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y94/CLBLL_IMUX0 CLBLL_L_X40Y94/CLBLL_IMUX14 CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y94/CLBLL_L_A3 CLBLL_L_X40Y94/CLBLL_L_AQ CLBLL_L_X40Y94/CLBLL_L_B1 CLBLL_L_X40Y95/CLBLL_IMUX17 CLBLL_L_X40Y95/CLBLL_LL_B3 INT_L_X40Y94/IMUX_L0 INT_L_X40Y94/IMUX_L14 INT_L_X40Y94/LOGIC_OUTS_L0 INT_L_X40Y94/NL1BEG_N3 INT_L_X40Y94/NR1BEG0 INT_L_X40Y95/IMUX_L17 INT_L_X40Y95/NR1END0 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X40Y94/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X40Y94/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X40Y94/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X40Y94/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X40Y95/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[31].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y94/CLBLL_IMUX3 CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y94/CLBLL_L_A2 CLBLL_L_X40Y94/CLBLL_L_AMUX INT_L_X40Y94/FAN_ALT5 INT_L_X40Y94/FAN_BOUNCE5 INT_L_X40Y94/IMUX_L3 INT_L_X40Y94/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y94/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y94/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X40Y94/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_32 - 
wires: CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y94/CLBLL_L_BQ CLBLL_L_X40Y95/CLBLL_IMUX32 CLBLL_L_X40Y95/CLBLL_IMUX8 CLBLL_L_X40Y95/CLBLL_LL_A5 CLBLL_L_X40Y95/CLBLL_LL_C1 INT_L_X40Y94/LOGIC_OUTS_L1 INT_L_X40Y94/NL1BEG0 INT_L_X40Y94/NL1END_S3_0 INT_L_X40Y95/IMUX_L32 INT_L_X40Y95/IMUX_L8 INT_L_X40Y95/NL1END0 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X40Y94/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X40Y95/INT_L.NL1END0->>IMUX_L32 INT_L_X40Y95/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[31].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y94/CLBLL_BYP7 CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y94/CLBLL_L_CMUX CLBLL_L_X40Y94/CLBLL_L_DX INT_L_X40Y93/EL1BEG3 INT_L_X40Y94/BYP_ALT7 INT_L_X40Y94/BYP_L7 INT_L_X40Y94/EL1BEG_N3 INT_L_X40Y94/LOGIC_OUTS_L18 INT_L_X40Y94/WR1END_S1_0 INT_L_X40Y95/WR1END0 INT_R_X41Y93/EL1END3 INT_R_X41Y93/NR1BEG3 INT_R_X41Y94/NR1END3 INT_R_X41Y94/WR1BEG_S0 INT_R_X41Y95/WR1BEG0 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y94/INT_L.BYP_ALT7->>BYP_L7 INT_L_X40Y94/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_L_X40Y94/INT_L.WR1END_S1_0->>BYP_ALT7 INT_R_X41Y93/INT_R.EL1END3->>NR1BEG3 INT_R_X41Y94/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_32 - 
wires: CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y94/CLBLL_L_DMUX CLBLL_L_X40Y95/CLBLL_BYP3 CLBLL_L_X40Y95/CLBLL_IMUX29 CLBLL_L_X40Y95/CLBLL_IMUX7 CLBLL_L_X40Y95/CLBLL_LL_A1 CLBLL_L_X40Y95/CLBLL_LL_C2 CLBLL_L_X40Y95/CLBLL_LL_CX CLBLL_L_X42Y95/CLBLL_IMUX43 CLBLL_L_X42Y95/CLBLL_LL_D6 CLBLL_L_X42Y95/CLBLL_SE2A1 CLBLM_R_X41Y95/CLBLM_SE2A1 INT_L_X40Y94/LOGIC_OUTS_L19 INT_L_X40Y94/NR1BEG1 INT_L_X40Y95/BYP_ALT3 INT_L_X40Y95/BYP_L3 INT_L_X40Y95/GFAN1 INT_L_X40Y95/IMUX_L29 INT_L_X40Y95/IMUX_L7 INT_L_X40Y95/NE2BEG1 INT_L_X40Y95/NR1END1 INT_L_X40Y96/NE2A1 INT_L_X42Y95/IMUX_L43 INT_L_X42Y95/SE2END1 INT_R_X41Y95/SE2A1 INT_R_X41Y96/NE2END1 INT_R_X41Y96/SE2BEG1 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y95/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X40Y94/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X40Y95/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y95/INT_L.GFAN1->>BYP_ALT3 INT_L_X40Y95/INT_L.GFAN1->>IMUX_L29 INT_L_X40Y95/INT_L.GFAN1->>IMUX_L7 INT_L_X40Y95/INT_L.NR1END1->>GFAN1 INT_L_X40Y95/INT_L.NR1END1->>NE2BEG1 INT_L_X42Y95/INT_L.SE2END1->>IMUX_L43 INT_R_X41Y96/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[31].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y94/CLBLL_IMUX2 CLBLL_L_X40Y94/CLBLL_LL_A2 CLBLL_L_X40Y94/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y94/CLBLL_L_BMUX INT_L_X40Y94/IMUX_L2 INT_L_X40Y94/LOGIC_OUTS_L17 INT_L_X40Y94/SR1BEG_S0 
pips: CLBLL_L_X40Y94/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y94/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y94/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y94/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[31].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX15 CLBLL_L_X40Y95/CLBLL_LL_B1 CLBLL_L_X40Y95/CLBLL_LL_BMUX CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS21 INT_L_X40Y95/IMUX_L15 INT_L_X40Y95/LOGIC_OUTS_L21 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y95/INT_L.LOGIC_OUTS_L21->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_32 - 
wires: CLBLL_L_X40Y95/CLBLL_BYP0 CLBLL_L_X40Y95/CLBLL_LL_BQ CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y95/CLBLL_L_AX INT_L_X40Y94/FAN_BOUNCE_S3_2 INT_L_X40Y95/BYP_ALT0 INT_L_X40Y95/BYP_L0 INT_L_X40Y95/FAN_ALT2 INT_L_X40Y95/FAN_BOUNCE2 INT_L_X40Y95/LOGIC_OUTS_L5 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y95/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y95/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y95/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X40Y95/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[31].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__31_n_0 - 
wires: CLBLL_L_X42Y94/CLBLL_FAN7 CLBLL_L_X42Y94/CLBLL_LL_CE CLBLL_L_X42Y95/CLBLL_FAN7 CLBLL_L_X42Y95/CLBLL_LL_CE CLBLL_L_X42Y95/CLBLL_LL_D CLBLL_L_X42Y95/CLBLL_LOGIC_OUTS15 INT_L_X42Y94/FAN_ALT7 INT_L_X42Y94/FAN_L7 INT_L_X42Y94/SR1END1 INT_L_X42Y95/FAN_ALT3 INT_L_X42Y95/FAN_ALT7 INT_L_X42Y95/FAN_BOUNCE3 INT_L_X42Y95/FAN_L7 INT_L_X42Y95/LOGIC_OUTS_L15 INT_L_X42Y95/SR1BEG1 INT_L_X42Y95/SR1BEG_S0 
pips: CLBLL_L_X42Y94/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y95/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y95/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y94/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y94/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y95/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y95/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X42Y95/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X42Y95/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X42Y95/INT_L.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[32].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y95/CLBLL_LL_CQ CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y95/CLBLL_WL1END1 CLBLM_R_X39Y95/CLBLM_IMUX3 CLBLM_R_X39Y95/CLBLM_L_A2 CLBLM_R_X39Y95/CLBLM_WL1END1 INT_L_X40Y95/LOGIC_OUTS_L6 INT_L_X40Y95/WL1BEG1 INT_R_X39Y95/IMUX3 INT_R_X39Y95/WL1END1 VBRK_X99Y99/VBRK_WL1END1 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X40Y95/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X39Y95/INT_R.WL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[32].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y95/CLBLL_LL_DQ CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y95/CLBLL_WL1END2 CLBLM_R_X39Y95/CLBLM_IMUX6 CLBLM_R_X39Y95/CLBLM_L_A1 CLBLM_R_X39Y95/CLBLM_WL1END2 INT_L_X40Y95/LOGIC_OUTS_L7 INT_L_X40Y95/WL1BEG2 INT_R_X39Y95/IMUX6 INT_R_X39Y95/WL1END2 VBRK_X99Y99/VBRK_WL1END2 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y95/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X39Y95/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[32].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX1 CLBLL_L_X40Y95/CLBLL_IMUX9 CLBLL_L_X40Y95/CLBLL_LL_A3 CLBLL_L_X40Y95/CLBLL_LL_AQ CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y95/CLBLL_L_A5 CLBLL_L_X40Y95/CLBLL_WR1END1 CLBLM_R_X39Y95/CLBLM_IMUX10 CLBLM_R_X39Y95/CLBLM_L_A4 CLBLM_R_X39Y95/CLBLM_WR1END1 INT_L_X40Y95/IMUX_L1 INT_L_X40Y95/IMUX_L9 INT_L_X40Y95/LOGIC_OUTS_L4 INT_L_X40Y95/WR1BEG1 INT_R_X39Y95/IMUX10 INT_R_X39Y95/WR1END1 VBRK_X99Y99/VBRK_WR1END1 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y95/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y95/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y95/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X40Y95/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X39Y95/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[32].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX2 CLBLL_L_X40Y95/CLBLL_LL_A2 CLBLL_L_X40Y95/CLBLL_LL_AMUX CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS20 INT_L_X40Y95/FAN_ALT7 INT_L_X40Y95/FAN_BOUNCE7 INT_L_X40Y95/IMUX_L2 INT_L_X40Y95/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y95/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y95/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X40Y95/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_33 - 
wires: CLBLL_L_X40Y95/CLBLL_EE2BEG0 CLBLM_R_X39Y95/CLBLM_EE2BEG0 CLBLM_R_X39Y95/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y95/CLBLM_L_AQ CLBLM_R_X41Y95/CLBLM_BYP2 CLBLM_R_X41Y95/CLBLM_IMUX0 CLBLM_R_X41Y95/CLBLM_L_A3 CLBLM_R_X41Y95/CLBLM_L_CX INT_L_X40Y95/EE2A0 INT_R_X39Y95/EE2BEG0 INT_R_X39Y95/LOGIC_OUTS0 INT_R_X41Y95/BYP2 INT_R_X41Y95/BYP_ALT1 INT_R_X41Y95/BYP_ALT2 INT_R_X41Y95/BYP_BOUNCE1 INT_R_X41Y95/EE2END0 INT_R_X41Y95/IMUX0 VBRK_X99Y99/VBRK_EE2BEG0 
pips: CLBLM_R_X39Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y95/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X39Y95/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X41Y95/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y95/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y95/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X41Y95/INT_R.EE2END0->>BYP_ALT1 INT_R_X41Y95/INT_R.EE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[32].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y95/CLBLL_BYP6 CLBLL_L_X40Y95/CLBLL_LL_CMUX CLBLL_L_X40Y95/CLBLL_LL_DX CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS22 INT_L_X40Y95/BYP_ALT6 INT_L_X40Y95/BYP_L6 INT_L_X40Y95/LOGIC_OUTS_L22 INT_L_X40Y95/NL1BEG_N3 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y95/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y95/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X40Y95/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_33 - 
wires: CLBLL_L_X40Y94/CLBLL_SW2A1 CLBLL_L_X40Y95/CLBLL_BYP5 CLBLL_L_X40Y95/CLBLL_LL_DMUX CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y95/CLBLL_L_BX CLBLM_R_X39Y94/CLBLM_IMUX26 CLBLM_R_X39Y94/CLBLM_L_B4 CLBLM_R_X39Y94/CLBLM_SW2A1 CLBLM_R_X41Y95/CLBLM_IMUX9 CLBLM_R_X41Y95/CLBLM_L_A5 CLBLM_R_X41Y96/CLBLM_IMUX32 CLBLM_R_X41Y96/CLBLM_M_C1 INT_L_X40Y94/SW2A1 INT_L_X40Y95/BYP_ALT5 INT_L_X40Y95/BYP_L5 INT_L_X40Y95/EL1BEG0 INT_L_X40Y95/LOGIC_OUTS_L23 INT_L_X40Y95/SW2BEG1 INT_R_X39Y94/IMUX26 INT_R_X39Y94/SW2END1 INT_R_X41Y94/EL1END_S3_0 INT_R_X41Y95/EL1END0 INT_R_X41Y95/IMUX9 INT_R_X41Y95/NR1BEG0 INT_R_X41Y96/IMUX32 INT_R_X41Y96/NR1END0 VBRK_X99Y98/VBRK_SW2A1 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y95/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X39Y94/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X40Y95/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y95/INT_L.LOGIC_OUTS_L23->>BYP_ALT5 INT_L_X40Y95/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_L_X40Y95/INT_L.LOGIC_OUTS_L23->>SW2BEG1 INT_R_X39Y94/INT_R.SW2END1->>IMUX26 INT_R_X41Y95/INT_R.EL1END0->>IMUX9 INT_R_X41Y95/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y96/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[32].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y94/CLBLL_SE2A2 CLBLL_L_X40Y94/CLBLL_WL1END1 CLBLM_R_X39Y94/CLBLM_IMUX3 CLBLM_R_X39Y94/CLBLM_L_A2 CLBLM_R_X39Y94/CLBLM_SE2A2 CLBLM_R_X39Y94/CLBLM_WL1END1 CLBLM_R_X39Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y95/CLBLM_L_AMUX INT_L_X40Y94/SE2END2 INT_L_X40Y94/WL1BEG1 INT_R_X39Y94/IMUX3 INT_R_X39Y94/SE2A2 INT_R_X39Y94/WL1END1 INT_R_X39Y95/LOGIC_OUTS16 INT_R_X39Y95/SE2BEG2 VBRK_X99Y98/VBRK_SE2A2 VBRK_X99Y98/VBRK_WL1END1 
pips: CLBLM_R_X39Y94/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y94/INT_L.SE2END2->>WL1BEG1 INT_R_X39Y94/INT_R.WL1END1->>IMUX3 INT_R_X39Y95/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[32].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX5 CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y95/CLBLL_L_A6 CLBLL_L_X40Y95/CLBLL_L_AMUX INT_L_X40Y95/IMUX_L5 INT_L_X40Y95/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y95/INT_L.LOGIC_OUTS_L16->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_33 - 
wires: CLBLL_L_X40Y95/CLBLL_BYP7 CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y95/CLBLL_L_AQ CLBLL_L_X40Y95/CLBLL_L_DX INT_L_X40Y94/SE2A0 INT_L_X40Y95/BYP_ALT7 INT_L_X40Y95/BYP_L7 INT_L_X40Y95/LOGIC_OUTS_L0 INT_L_X40Y95/NW2END_S0_0 INT_L_X40Y95/SE2BEG0 INT_L_X40Y96/NW2END0 INT_R_X41Y94/NR1BEG0 INT_R_X41Y94/SE2END0 INT_R_X41Y95/NR1END0 INT_R_X41Y95/NW2BEG0 INT_R_X41Y96/NW2A0 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y95/INT_L.BYP_ALT7->>BYP_L7 INT_L_X40Y95/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X40Y95/INT_L.NW2END_S0_0->>BYP_ALT7 INT_R_X41Y94/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y95/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[32].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__32_n_0 - 
wires: CLBLM_R_X41Y95/CLBLM_FAN7 CLBLM_R_X41Y95/CLBLM_M_CE CLBLM_R_X41Y96/CLBLM_FAN7 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y96/CLBLM_M_C CLBLM_R_X41Y96/CLBLM_M_CE INT_R_X41Y95/FAN7 INT_R_X41Y95/FAN_ALT7 INT_R_X41Y95/SL1END2 INT_R_X41Y96/FAN7 INT_R_X41Y96/FAN_ALT7 INT_R_X41Y96/LOGIC_OUTS14 INT_R_X41Y96/SL1BEG2 
pips: CLBLM_R_X41Y95/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y96/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y96/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X41Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y95/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y96/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y96/INT_R.LOGIC_OUTS14->>FAN_ALT7 INT_R_X41Y96/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[33].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y95/CLBLM_IMUX16 CLBLM_R_X41Y95/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y95/CLBLM_L_B3 CLBLM_R_X41Y95/CLBLM_L_CQ INT_R_X41Y94/SR1END3 INT_R_X41Y95/IMUX16 INT_R_X41Y95/LOGIC_OUTS2 INT_R_X41Y95/SR1BEG3 INT_R_X41Y95/SR1END_N3_3 
pips: CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y95/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y95/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X41Y95/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[33].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y95/CLBLM_IMUX19 CLBLM_R_X41Y95/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y95/CLBLM_L_B2 CLBLM_R_X41Y95/CLBLM_L_DQ INT_R_X41Y95/FAN_ALT3 INT_R_X41Y95/FAN_BOUNCE3 INT_R_X41Y95/IMUX19 INT_R_X41Y95/LOGIC_OUTS3 
pips: CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y95/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X41Y95/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y95/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X41Y95/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[33].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX19 CLBLL_L_X40Y95/CLBLL_L_B2 CLBLM_R_X41Y95/CLBLM_IMUX14 CLBLM_R_X41Y95/CLBLM_IMUX6 CLBLM_R_X41Y95/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y95/CLBLM_L_A1 CLBLM_R_X41Y95/CLBLM_L_AQ CLBLM_R_X41Y95/CLBLM_L_B1 INT_L_X40Y95/IMUX_L19 INT_L_X40Y95/WR1END1 INT_R_X41Y95/IMUX14 INT_R_X41Y95/IMUX6 INT_R_X41Y95/LOGIC_OUTS0 INT_R_X41Y95/NL1BEG_N3 INT_R_X41Y95/WR1BEG1 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y95/INT_L.WR1END1->>IMUX_L19 INT_R_X41Y95/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y95/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X41Y95/INT_R.NL1BEG_N3->>IMUX14 INT_R_X41Y95/INT_R.NL1BEG_N3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[33].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y95/CLBLM_IMUX3 CLBLM_R_X41Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y95/CLBLM_L_A2 CLBLM_R_X41Y95/CLBLM_L_AMUX INT_R_X41Y95/FAN_ALT5 INT_R_X41Y95/FAN_BOUNCE5 INT_R_X41Y95/IMUX3 INT_R_X41Y95/LOGIC_OUTS16 
pips: CLBLM_R_X41Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y95/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X41Y95/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_34 - 
wires: CLBLM_R_X41Y95/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y95/CLBLM_L_BQ CLBLM_R_X41Y96/CLBLM_IMUX10 CLBLM_R_X41Y96/CLBLM_IMUX34 CLBLM_R_X41Y96/CLBLM_L_A4 CLBLM_R_X41Y96/CLBLM_L_C6 INT_R_X41Y95/LOGIC_OUTS1 INT_R_X41Y95/NL1BEG0 INT_R_X41Y95/NL1END_S3_0 INT_R_X41Y96/BYP_ALT0 INT_R_X41Y96/BYP_BOUNCE0 INT_R_X41Y96/IMUX10 INT_R_X41Y96/IMUX34 INT_R_X41Y96/NL1END0 
pips: CLBLM_R_X41Y95/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X41Y95/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y96/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y96/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X41Y96/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X41Y96/INT_R.NL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[33].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX34 CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y95/CLBLL_L_BMUX CLBLL_L_X40Y95/CLBLL_L_C6 INT_L_X40Y95/IMUX_L34 INT_L_X40Y95/LOGIC_OUTS_L17 INT_L_X40Y95/SR1BEG_S0 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y95/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y95/INT_L.SR1BEG_S0->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_34 - 
wires: CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y95/CLBLL_L_CQ CLBLL_L_X42Y95/CLBLL_IMUX44 CLBLL_L_X42Y95/CLBLL_LL_D4 CLBLL_L_X42Y95/CLBLL_SE2A2 CLBLL_L_X42Y97/CLBLL_IMUX4 CLBLL_L_X42Y97/CLBLL_LL_A6 CLBLL_L_X42Y97/CLBLL_NE2A2 CLBLM_R_X41Y95/CLBLM_SE2A2 CLBLM_R_X41Y96/CLBLM_BYP2 CLBLM_R_X41Y96/CLBLM_IMUX6 CLBLM_R_X41Y96/CLBLM_L_A1 CLBLM_R_X41Y96/CLBLM_L_CX CLBLM_R_X41Y97/CLBLM_NE2A2 INT_L_X40Y95/LOGIC_OUTS_L2 INT_L_X40Y95/NE2BEG2 INT_L_X40Y96/NE2A2 INT_L_X42Y95/IMUX_L44 INT_L_X42Y95/SE2END2 INT_L_X42Y97/IMUX_L4 INT_L_X42Y97/NE2END2 INT_R_X41Y95/SE2A2 INT_R_X41Y96/BYP2 INT_R_X41Y96/BYP_ALT2 INT_R_X41Y96/BYP_BOUNCE2 INT_R_X41Y96/IMUX6 INT_R_X41Y96/NE2BEG2 INT_R_X41Y96/NE2END2 INT_R_X41Y96/SE2BEG2 INT_R_X41Y97/BYP_BOUNCE_N3_2 INT_R_X41Y97/NE2A2 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y95/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y97/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X41Y96/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y95/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X42Y95/INT_L.SE2END2->>IMUX_L44 INT_L_X42Y97/INT_L.NE2END2->>IMUX_L4 INT_R_X41Y96/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y96/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y96/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y96/INT_R.NE2END2->>BYP_ALT2 INT_R_X41Y96/INT_R.NE2END2->>NE2BEG2 INT_R_X41Y96/INT_R.NE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[33].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X42Y95/CLBLL_IMUX7 CLBLL_L_X42Y95/CLBLL_LL_A1 CLBLL_L_X42Y96/CLBLL_NE2A3 CLBLM_R_X41Y95/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y95/CLBLM_L_BMUX CLBLM_R_X41Y96/CLBLM_NE2A3 INT_L_X42Y95/IMUX_L7 INT_L_X42Y95/SL1END3 INT_L_X42Y96/NE2END3 INT_L_X42Y96/SL1BEG3 INT_R_X41Y95/LOGIC_OUTS17 INT_R_X41Y95/NE2BEG3 INT_R_X41Y96/NE2A3 
pips: CLBLL_L_X42Y95/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y95/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y95/INT_L.SL1END3->>IMUX_L7 INT_L_X42Y96/INT_L.NE2END3->>SL1BEG3 INT_R_X41Y95/INT_R.LOGIC_OUTS17->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[33].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y95/CLBLL_IMUX13 CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y95/CLBLL_L_B6 CLBLL_L_X40Y95/CLBLL_L_DQ INT_L_X40Y95/FAN_ALT3 INT_L_X40Y95/FAN_BOUNCE3 INT_L_X40Y95/IMUX_L13 INT_L_X40Y95/LOGIC_OUTS_L3 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y95/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y95/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X40Y95/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_34 - 
wires: CLBLL_L_X40Y95/CLBLL_BYP2 CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y95/CLBLL_L_BQ CLBLL_L_X40Y95/CLBLL_L_CX INT_L_X40Y94/FAN_BOUNCE_S3_6 INT_L_X40Y95/BYP_ALT1 INT_L_X40Y95/BYP_ALT2 INT_L_X40Y95/BYP_BOUNCE1 INT_L_X40Y95/BYP_L2 INT_L_X40Y95/FAN_ALT6 INT_L_X40Y95/FAN_BOUNCE6 INT_L_X40Y95/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y95/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y95/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y95/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y95/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y95/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X40Y95/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[33].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__33_n_0 - 
wires: CLBLL_L_X42Y97/CLBLL_FAN6 CLBLL_L_X42Y97/CLBLL_LL_A CLBLL_L_X42Y97/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y97/CLBLL_L_CE INT_L_X42Y97/FAN_ALT1 INT_L_X42Y97/FAN_ALT6 INT_L_X42Y97/FAN_BOUNCE1 INT_L_X42Y97/FAN_L6 INT_L_X42Y97/LOGIC_OUTS_L12 INT_L_X42Y97/NL1BEG_N3 
pips: CLBLL_L_X42Y97/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y97/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y97/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X42Y97/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y97/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[34].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y96/CLBLM_IMUX16 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y96/CLBLM_L_B3 CLBLM_R_X41Y96/CLBLM_L_CQ INT_R_X41Y95/SR1END3 INT_R_X41Y96/IMUX16 INT_R_X41Y96/LOGIC_OUTS2 INT_R_X41Y96/SR1BEG3 INT_R_X41Y96/SR1END_N3_3 
pips: CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y96/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X41Y96/INT_R.SR1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[34].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y96/CLBLM_IMUX19 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y96/CLBLM_L_B2 CLBLM_R_X41Y96/CLBLM_L_DQ INT_R_X41Y96/FAN_ALT3 INT_R_X41Y96/FAN_BOUNCE3 INT_R_X41Y96/IMUX19 INT_R_X41Y96/LOGIC_OUTS3 
pips: CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X41Y96/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y96/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X41Y96/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[34].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y96/CLBLL_IMUX10 CLBLL_L_X40Y96/CLBLL_L_A4 CLBLM_R_X41Y96/CLBLM_IMUX0 CLBLM_R_X41Y96/CLBLM_IMUX14 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y96/CLBLM_L_A3 CLBLM_R_X41Y96/CLBLM_L_AQ CLBLM_R_X41Y96/CLBLM_L_B1 INT_L_X40Y96/EL1BEG3 INT_L_X40Y96/IMUX_L10 INT_L_X40Y96/NL1BEG0 INT_L_X40Y96/NL1END_S3_0 INT_L_X40Y96/WR1END1 INT_L_X40Y97/EL1BEG_N3 INT_L_X40Y97/NL1END0 INT_R_X41Y96/EL1END3 INT_R_X41Y96/IMUX0 INT_R_X41Y96/IMUX14 INT_R_X41Y96/LOGIC_OUTS0 INT_R_X41Y96/WR1BEG1 
pips: CLBLL_L_X40Y96/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y96/INT_L.WR1END1->>IMUX_L10 INT_L_X40Y96/INT_L.WR1END1->>NL1BEG0 INT_L_X40Y97/INT_L.NL1END0->>EL1BEG_N3 INT_R_X41Y96/INT_R.EL1END3->>IMUX14 INT_R_X41Y96/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y96/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[34].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y96/CLBLM_IMUX9 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y96/CLBLM_L_A5 CLBLM_R_X41Y96/CLBLM_L_AMUX INT_R_X41Y96/FAN_ALT5 INT_R_X41Y96/FAN_BOUNCE5 INT_R_X41Y96/IMUX9 INT_R_X41Y96/LOGIC_OUTS16 
pips: CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y96/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y96/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X41Y96/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_35 - 
wires: CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y96/CLBLM_L_BQ CLBLM_R_X41Y97/CLBLM_BYP0 CLBLM_R_X41Y97/CLBLM_IMUX11 CLBLM_R_X41Y97/CLBLM_L_AX CLBLM_R_X41Y97/CLBLM_M_A4 INT_R_X41Y96/LOGIC_OUTS1 INT_R_X41Y96/NL1BEG0 INT_R_X41Y96/NL1END_S3_0 INT_R_X41Y96/NN2BEG1 INT_R_X41Y97/BYP0 INT_R_X41Y97/BYP_ALT0 INT_R_X41Y97/IMUX11 INT_R_X41Y97/NL1END0 INT_R_X41Y97/NN2A1 INT_R_X41Y97/SR1END1 INT_R_X41Y98/NN2END1 INT_R_X41Y98/SR1BEG1 
pips: CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y97/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X41Y96/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X41Y96/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X41Y97/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y97/INT_R.NL1END0->>BYP_ALT0 INT_R_X41Y97/INT_R.SR1END1->>IMUX11 INT_R_X41Y98/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[34].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X41Y96/CLBLM_BYP7 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y96/CLBLM_L_CMUX CLBLM_R_X41Y96/CLBLM_L_DX INT_R_X41Y96/BYP7 INT_R_X41Y96/BYP_ALT6 INT_R_X41Y96/BYP_ALT7 INT_R_X41Y96/BYP_BOUNCE6 INT_R_X41Y96/LOGIC_OUTS18 INT_R_X41Y96/NL1BEG_N3 INT_R_X41Y97/BYP_BOUNCE_N3_6 
pips: CLBLM_R_X41Y96/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y96/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X41Y96/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y96/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X41Y96/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X41Y96/INT_R.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_35 - 
wires: CLBLL_L_X40Y97/CLBLL_IMUX1 CLBLL_L_X40Y97/CLBLL_LL_A3 CLBLL_L_X40Y99/CLBLL_BYP0 CLBLL_L_X40Y99/CLBLL_L_AX CLBLM_R_X41Y96/CLBLM_IMUX22 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y96/CLBLM_L_DMUX CLBLM_R_X41Y96/CLBLM_M_C3 CLBLM_R_X41Y97/CLBLM_IMUX7 CLBLM_R_X41Y97/CLBLM_M_A1 INT_L_X40Y97/EL1BEG3 INT_L_X40Y97/IMUX_L1 INT_L_X40Y97/NL1BEG0 INT_L_X40Y97/NL1END_S3_0 INT_L_X40Y97/NW2END1 INT_L_X40Y98/EL1BEG_N3 INT_L_X40Y98/NL1END0 INT_L_X40Y98/NR1BEG0 INT_L_X40Y99/BYP_ALT0 INT_L_X40Y99/BYP_L0 INT_L_X40Y99/NR1END0 INT_R_X41Y96/BYP_ALT4 INT_R_X41Y96/BYP_BOUNCE4 INT_R_X41Y96/IMUX22 INT_R_X41Y96/LOGIC_OUTS19 INT_R_X41Y96/NW2BEG1 INT_R_X41Y97/EL1END3 INT_R_X41Y97/IMUX7 INT_R_X41Y97/NW2A1 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y97/INT_L.NW2END1->>IMUX_L1 INT_L_X40Y97/INT_L.NW2END1->>NL1BEG0 INT_L_X40Y98/INT_L.NL1END0->>EL1BEG_N3 INT_L_X40Y98/INT_L.NL1END0->>NR1BEG0 INT_L_X40Y99/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y99/INT_L.NR1END0->>BYP_ALT0 INT_R_X41Y96/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y96/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X41Y96/INT_R.LOGIC_OUTS19->>BYP_ALT4 INT_R_X41Y96/INT_R.LOGIC_OUTS19->>NW2BEG1 INT_R_X41Y97/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[34].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_R_X41Y96/CLBLM_IMUX2 CLBLM_R_X41Y96/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y96/CLBLM_L_BMUX CLBLM_R_X41Y96/CLBLM_M_A2 INT_R_X41Y96/IMUX2 INT_R_X41Y96/LOGIC_OUTS17 INT_R_X41Y96/SR1BEG_S0 
pips: CLBLM_R_X41Y96/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y96/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X41Y96/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X41Y96/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[34].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y95/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y95/CLBLL_L_CMUX CLBLL_L_X40Y96/CLBLL_IMUX9 CLBLL_L_X40Y96/CLBLL_L_A5 INT_L_X40Y95/LOGIC_OUTS_L18 INT_L_X40Y95/NN2BEG0 INT_L_X40Y96/IMUX_L9 INT_L_X40Y96/NN2A0 INT_L_X40Y96/NN2END_S2_0 INT_L_X40Y96/SR1BEG_S0 INT_L_X40Y97/NN2END0 
pips: CLBLL_L_X40Y95/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y96/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X40Y95/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X40Y96/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X40Y96/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_35 - 
wires: CLBLL_L_X40Y96/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y96/CLBLL_L_AQ CLBLM_R_X41Y97/CLBLM_BYP2 CLBLM_R_X41Y97/CLBLM_L_CX INT_L_X40Y96/ER1BEG1 INT_L_X40Y96/LOGIC_OUTS_L0 INT_R_X41Y96/ER1END1 INT_R_X41Y96/NR1BEG1 INT_R_X41Y97/BYP2 INT_R_X41Y97/BYP_ALT2 INT_R_X41Y97/GFAN1 INT_R_X41Y97/NR1END1 
pips: CLBLL_L_X40Y96/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y97/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y96/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X41Y96/INT_R.ER1END1->>NR1BEG1 INT_R_X41Y97/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y97/INT_R.GFAN1->>BYP_ALT2 INT_R_X41Y97/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[34].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__34_n_0 - 
wires: CLBLL_L_X40Y97/CLBLL_FAN6 CLBLL_L_X40Y97/CLBLL_LL_A CLBLL_L_X40Y97/CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y97/CLBLL_L_CE INT_L_X40Y97/FAN_ALT1 INT_L_X40Y97/FAN_ALT6 INT_L_X40Y97/FAN_BOUNCE1 INT_L_X40Y97/FAN_L6 INT_L_X40Y97/LOGIC_OUTS_L12 INT_L_X40Y97/NL1BEG_N3 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y97/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X40Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y97/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X40Y97/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X40Y97/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[35].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y97/CLBLM_IMUX24 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y97/CLBLM_L_AQ CLBLM_R_X41Y97/CLBLM_M_B5 INT_R_X41Y97/IMUX24 INT_R_X41Y97/LOGIC_OUTS0 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y97/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y97/INT_R.LOGIC_OUTS0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[35].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y97/CLBLM_IMUX27 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y97/CLBLM_L_BQ CLBLM_R_X41Y97/CLBLM_M_B4 INT_R_X41Y97/IMUX27 INT_R_X41Y97/LOGIC_OUTS1 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y97/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y97/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[35].stage/split_module/r_compare_result - 
wires: CLBLM_R_X41Y97/CLBLM_IMUX1 CLBLM_R_X41Y97/CLBLM_IMUX17 CLBLM_R_X41Y97/CLBLM_IMUX29 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y97/CLBLM_M_A3 CLBLM_R_X41Y97/CLBLM_M_AQ CLBLM_R_X41Y97/CLBLM_M_B3 CLBLM_R_X41Y97/CLBLM_M_C2 INT_R_X41Y97/IMUX1 INT_R_X41Y97/IMUX17 INT_R_X41Y97/IMUX29 INT_R_X41Y97/LOGIC_OUTS4 INT_R_X41Y97/NL1BEG_N3 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y97/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y97/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y97/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y97/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[35].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y97/CLBLM_IMUX8 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y97/CLBLM_M_A5 CLBLM_R_X41Y97/CLBLM_M_AMUX INT_R_X41Y97/FAN_ALT7 INT_R_X41Y97/FAN_BOUNCE7 INT_R_X41Y97/IMUX8 INT_R_X41Y97/LOGIC_OUTS20 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y97/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y97/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X41Y97/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_36 - 
wires: CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y97/CLBLM_M_BQ CLBLM_R_X41Y98/CLBLM_BYP0 CLBLM_R_X41Y98/CLBLM_IMUX11 CLBLM_R_X41Y98/CLBLM_L_AX CLBLM_R_X41Y98/CLBLM_M_A4 INT_R_X41Y97/LOGIC_OUTS5 INT_R_X41Y97/NL1BEG0 INT_R_X41Y97/NL1END_S3_0 INT_R_X41Y97/NR1BEG1 INT_R_X41Y98/BYP0 INT_R_X41Y98/BYP_ALT0 INT_R_X41Y98/IMUX11 INT_R_X41Y98/NL1END0 INT_R_X41Y98/NR1END1 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X41Y97/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X41Y97/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X41Y98/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y98/INT_R.NL1END0->>BYP_ALT0 INT_R_X41Y98/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[35].stage/split_module/r_run_reg_n_0_[0] - 
wires: BRKH_INT_X40Y99/BRKH_INT_NR1BEG0 BRKH_INT_X40Y99/BRKH_INT_NR1BEG0_SLOW CLBLL_L_X40Y100/CLBLL_BYP0 CLBLL_L_X40Y100/CLBLL_L_AX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y99/CLBLL_L_AQ INT_L_X40Y100/BYP_ALT0 INT_L_X40Y100/BYP_L0 INT_L_X40Y100/NR1END0 INT_L_X40Y99/LOGIC_OUTS_L0 INT_L_X40Y99/NR1BEG0 
pips: BRKH_INT_X40Y99/BRKH_INT.BRKH_INT_NR1BEG0->>BRKH_INT_NR1BEG0_SLOW CLBLL_L_X40Y100/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y100/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y100/INT_L.NR1END0->>BYP_ALT0 INT_L_X40Y99/INT_L.LOGIC_OUTS_L0->>NR1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_36 - 
wires: BRKH_INT_X40Y99/BRKH_INT_SE2A2 CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y100/CLBLL_L_AMUX CLBLL_L_X40Y99/CLBLL_IMUX3 CLBLL_L_X40Y99/CLBLL_L_A2 CLBLL_L_X42Y97/CLBLL_IMUX7 CLBLL_L_X42Y97/CLBLL_LL_A1 CLBLL_L_X42Y98/CLBLL_ER1BEG3 CLBLM_R_X41Y98/CLBLM_BYP2 CLBLM_R_X41Y98/CLBLM_ER1BEG3 CLBLM_R_X41Y98/CLBLM_IMUX2 CLBLM_R_X41Y98/CLBLM_L_CX CLBLM_R_X41Y98/CLBLM_M_A2 INT_L_X40Y100/LOGIC_OUTS_L16 INT_L_X40Y100/SE2BEG2 INT_L_X40Y99/IMUX_L3 INT_L_X40Y99/SE2A2 INT_L_X40Y99/WL1END1 INT_L_X42Y97/IMUX_L7 INT_L_X42Y97/SL1END3 INT_L_X42Y98/ER1END3 INT_L_X42Y98/SL1BEG3 INT_L_X42Y99/ER1END_N3_3 INT_R_X41Y98/BYP2 INT_R_X41Y98/BYP_ALT2 INT_R_X41Y98/ER1BEG3 INT_R_X41Y98/FAN_ALT7 INT_R_X41Y98/FAN_BOUNCE7 INT_R_X41Y98/IMUX2 INT_R_X41Y98/SL1END2 INT_R_X41Y99/SE2END2 INT_R_X41Y99/SL1BEG2 INT_R_X41Y99/WL1BEG1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y97/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X40Y100/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X40Y99/INT_L.WL1END1->>IMUX_L3 INT_L_X42Y97/INT_L.SL1END3->>IMUX_L7 INT_L_X42Y98/INT_L.ER1END3->>SL1BEG3 INT_R_X41Y98/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y98/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y98/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X41Y98/INT_R.SL1END2->>BYP_ALT2 INT_R_X41Y98/INT_R.SL1END2->>ER1BEG3 INT_R_X41Y98/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y99/INT_R.SE2END2->>SL1BEG2 INT_R_X41Y99/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[35].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X42Y97/CLBLL_IMUX9 CLBLL_L_X42Y97/CLBLL_L_A5 CLBLL_L_X42Y98/CLBLL_ER1BEG0 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y97/CLBLM_M_BMUX CLBLM_R_X41Y98/CLBLM_ER1BEG0 INT_L_X42Y97/IMUX_L9 INT_L_X42Y97/SL1END0 INT_L_X42Y98/ER1END0 INT_L_X42Y98/SL1BEG0 INT_R_X41Y97/ER1BEG_S0 INT_R_X41Y97/LOGIC_OUTS21 INT_R_X41Y98/ER1BEG0 
pips: CLBLL_L_X42Y97/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y97/INT_L.SL1END0->>IMUX_L9 INT_L_X42Y98/INT_L.ER1END0->>SL1BEG0 INT_R_X41Y97/INT_R.LOGIC_OUTS21->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[35].stage/split_module/p_0_in - 
wires: CLBLM_R_X41Y97/CLBLM_IMUX28 CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y97/CLBLM_L_CQ CLBLM_R_X41Y97/CLBLM_M_C4 INT_R_X41Y97/IMUX28 INT_R_X41Y97/LOGIC_OUTS2 
pips: CLBLM_R_X41Y97/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y97/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y97/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_36 - 
wires: CLBLL_L_X40Y98/CLBLL_BYP0 CLBLL_L_X40Y98/CLBLL_L_AX CLBLM_R_X41Y97/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y97/CLBLM_M_CQ INT_L_X40Y98/BYP_ALT0 INT_L_X40Y98/BYP_L0 INT_L_X40Y98/FAN_ALT7 INT_L_X40Y98/FAN_BOUNCE7 INT_L_X40Y98/NW2END2 INT_R_X41Y97/LOGIC_OUTS6 INT_R_X41Y97/NW2BEG2 INT_R_X41Y98/NW2A2 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X41Y97/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y98/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y98/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y98/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X40Y98/INT_L.NW2END2->>FAN_ALT7 INT_R_X41Y97/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[35].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__35_n_0 - 
wires: CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y99/CLBLL_L_A CLBLM_R_X41Y99/CLBLM_FAN7 CLBLM_R_X41Y99/CLBLM_M_CE INT_L_X40Y99/ER1BEG1 INT_L_X40Y99/LOGIC_OUTS_L8 INT_R_X41Y99/ER1END1 INT_R_X41Y99/FAN7 INT_R_X41Y99/FAN_ALT7 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X41Y99/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y99/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X41Y99/INT_R.ER1END1->>FAN_ALT7 INT_R_X41Y99/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[36].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y98/CLBLM_IMUX24 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y98/CLBLM_L_AQ CLBLM_R_X41Y98/CLBLM_M_B5 INT_R_X41Y98/IMUX24 INT_R_X41Y98/LOGIC_OUTS0 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y98/INT_R.LOGIC_OUTS0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[36].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y98/CLBLM_IMUX27 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y98/CLBLM_L_BQ CLBLM_R_X41Y98/CLBLM_M_B4 INT_R_X41Y98/IMUX27 INT_R_X41Y98/LOGIC_OUTS1 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y98/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[36].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y98/CLBLL_IMUX10 CLBLL_L_X40Y98/CLBLL_L_A4 CLBLM_R_X41Y98/CLBLM_IMUX1 CLBLM_R_X41Y98/CLBLM_IMUX17 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y98/CLBLM_M_A3 CLBLM_R_X41Y98/CLBLM_M_AQ CLBLM_R_X41Y98/CLBLM_M_B3 INT_L_X40Y98/IMUX_L10 INT_L_X40Y98/WR1END1 INT_R_X41Y98/IMUX1 INT_R_X41Y98/IMUX17 INT_R_X41Y98/LOGIC_OUTS4 INT_R_X41Y98/WR1BEG1 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y98/INT_L.WR1END1->>IMUX_L10 INT_R_X41Y98/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y98/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y98/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[36].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y98/CLBLM_IMUX8 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y98/CLBLM_M_A5 CLBLM_R_X41Y98/CLBLM_M_AMUX INT_R_X41Y97/SR1END3 INT_R_X41Y98/IMUX8 INT_R_X41Y98/LOGIC_OUTS20 INT_R_X41Y98/SR1BEG3 INT_R_X41Y98/SR1END_N3_3 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y98/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X41Y98/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_37 - 
wires: CLBLL_L_X40Y99/CLBLL_NW2A1 CLBLL_L_X40Y99/CLBLL_WR1END2 CLBLM_R_X39Y99/CLBLM_BYP2 CLBLM_R_X39Y99/CLBLM_IMUX10 CLBLM_R_X39Y99/CLBLM_L_A4 CLBLM_R_X39Y99/CLBLM_L_CX CLBLM_R_X39Y99/CLBLM_NW2A1 CLBLM_R_X39Y99/CLBLM_WR1END2 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y98/CLBLM_M_BQ INT_L_X40Y98/NW2BEG1 INT_L_X40Y98/WL1END0 INT_L_X40Y99/NW2A1 INT_L_X40Y99/NW2END1 INT_L_X40Y99/WR1BEG2 INT_R_X39Y99/BYP2 INT_R_X39Y99/BYP_ALT2 INT_R_X39Y99/IMUX10 INT_R_X39Y99/NW2END1 INT_R_X39Y99/WR1END2 INT_R_X41Y98/LOGIC_OUTS5 INT_R_X41Y98/NW2BEG1 INT_R_X41Y98/WL1BEG0 INT_R_X41Y99/NW2A1 VBRK_X99Y103/VBRK_NW2A1 VBRK_X99Y103/VBRK_WR1END2 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y98/INT_L.WL1END0->>NW2BEG1 INT_L_X40Y99/INT_L.NW2END1->>WR1BEG2 INT_R_X39Y99/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y99/INT_R.NW2END1->>IMUX10 INT_R_X39Y99/INT_R.WR1END2->>BYP_ALT2 INT_R_X41Y98/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X41Y98/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[36].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X42Y98/CLBLL_EE2BEG2 CLBLL_L_X42Y99/CLBLL_WR1END0 CLBLM_R_X41Y98/CLBLM_BYP7 CLBLM_R_X41Y98/CLBLM_EE2BEG2 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y98/CLBLM_L_CQ CLBLM_R_X41Y98/CLBLM_L_DX CLBLM_R_X41Y99/CLBLM_WR1END0 INT_L_X42Y98/EE2A2 INT_L_X42Y98/WR1BEG_S0 INT_L_X42Y98/WR1END3 INT_L_X42Y99/WR1BEG0 INT_R_X41Y98/BYP7 INT_R_X41Y98/BYP_ALT7 INT_R_X41Y98/EE2BEG2 INT_R_X41Y98/LOGIC_OUTS2 INT_R_X41Y98/WR1END_S1_0 INT_R_X41Y99/WR1END0 INT_R_X43Y98/EE2END2 INT_R_X43Y98/WR1BEG3 
pips: CLBLM_R_X41Y98/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y98/INT_L.WR1END3->>WR1BEG_S0 INT_R_X41Y98/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y98/INT_R.LOGIC_OUTS2->>EE2BEG2 INT_R_X41Y98/INT_R.WR1END_S1_0->>BYP_ALT7 INT_R_X43Y98/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_37 - 
wires: CLBLL_L_X40Y97/CLBLL_IMUX7 CLBLL_L_X40Y97/CLBLL_LL_A1 CLBLL_L_X40Y99/CLBLL_BYP5 CLBLL_L_X40Y99/CLBLL_L_BX CLBLL_L_X40Y99/CLBLL_WR1END3 CLBLM_R_X39Y99/CLBLM_IMUX46 CLBLM_R_X39Y99/CLBLM_IMUX6 CLBLM_R_X39Y99/CLBLM_L_A1 CLBLM_R_X39Y99/CLBLM_L_D5 CLBLM_R_X39Y99/CLBLM_WR1END3 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y98/CLBLM_L_DQ INT_L_X40Y97/IMUX_L7 INT_L_X40Y97/SW2END3 INT_L_X40Y98/NL1BEG2 INT_L_X40Y98/SW2END_N0_3 INT_L_X40Y98/WL1END2 INT_L_X40Y99/BYP_ALT5 INT_L_X40Y99/BYP_L5 INT_L_X40Y99/NL1END2 INT_L_X40Y99/WR1BEG3 INT_R_X39Y99/IMUX46 INT_R_X39Y99/IMUX6 INT_R_X39Y99/WR1END3 INT_R_X41Y97/SW2A3 INT_R_X41Y98/LOGIC_OUTS3 INT_R_X41Y98/SW2BEG3 INT_R_X41Y98/WL1BEG2 VBRK_X99Y103/VBRK_WR1END3 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y98/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X40Y97/INT_L.SW2END3->>IMUX_L7 INT_L_X40Y98/INT_L.WL1END2->>NL1BEG2 INT_L_X40Y99/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y99/INT_L.NL1END2->>BYP_ALT5 INT_L_X40Y99/INT_L.NL1END2->>WR1BEG3 INT_R_X39Y99/INT_R.WR1END3->>IMUX46 INT_R_X39Y99/INT_R.WR1END3->>IMUX6 INT_R_X41Y98/INT_R.LOGIC_OUTS3->>SW2BEG3 INT_R_X41Y98/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[36].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y97/CLBLL_IMUX10 CLBLL_L_X40Y97/CLBLL_L_A4 CLBLM_R_X41Y98/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y98/CLBLM_M_BMUX INT_L_X40Y97/IMUX_L10 INT_L_X40Y97/SR1BEG_S0 INT_L_X40Y97/WL1END3 INT_L_X40Y98/WL1END_N1_3 INT_R_X41Y97/WL1BEG3 INT_R_X41Y98/LOGIC_OUTS21 INT_R_X41Y98/SR1BEG_S0 INT_R_X41Y98/WL1BEG_N3 
pips: CLBLL_L_X40Y97/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y98/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y97/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X40Y97/INT_L.WL1END3->>SR1BEG_S0 INT_R_X41Y98/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X41Y98/INT_R.SR1BEG_S0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[36].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y98/CLBLL_IMUX5 CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y98/CLBLL_L_A6 CLBLL_L_X40Y98/CLBLL_L_AMUX INT_L_X40Y98/IMUX_L5 INT_L_X40Y98/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y98/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y98/INT_L.LOGIC_OUTS_L16->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_37 - 
wires: CLBLL_L_X40Y98/CLBLL_BYP5 CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y98/CLBLL_L_AQ CLBLL_L_X40Y98/CLBLL_L_BX INT_L_X40Y98/BYP_ALT5 INT_L_X40Y98/BYP_L5 INT_L_X40Y98/FAN_ALT5 INT_L_X40Y98/FAN_BOUNCE5 INT_L_X40Y98/LOGIC_OUTS_L0 INT_L_X40Y98/NL1BEG_N3 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y98/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y98/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y98/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y98/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X40Y98/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X40Y98/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[36].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__36_n_0 - 
wires: BRKH_INT_X39Y99/BRKH_INT_NW2BEG3 CLBLM_R_X39Y100/CLBLM_FAN7 CLBLM_R_X39Y100/CLBLM_M_CE CLBLM_R_X39Y99/CLBLM_FAN7 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y99/CLBLM_L_D CLBLM_R_X39Y99/CLBLM_M_CE INT_L_X38Y100/EL1BEG2 INT_L_X38Y100/NW2END3 INT_R_X39Y100/EL1END2 INT_R_X39Y100/FAN7 INT_R_X39Y100/FAN_ALT7 INT_R_X39Y100/NW2A3 INT_R_X39Y99/BYP_ALT4 INT_R_X39Y99/BYP_BOUNCE4 INT_R_X39Y99/FAN7 INT_R_X39Y99/FAN_ALT7 INT_R_X39Y99/LOGIC_OUTS11 INT_R_X39Y99/NW2BEG3 INT_R_X39Y99/SR1BEG_S0 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y99/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X38Y100/INT_L.NW2END3->>EL1BEG2 INT_R_X39Y100/INT_R.EL1END2->>FAN_ALT7 INT_R_X39Y100/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y99/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y99/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X39Y99/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y99/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X39Y99/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X39Y99/INT_R.SR1BEG_S0->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[37].stage/split_module/r_bit1 - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX25 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y99/CLBLM_L_B5 CLBLM_R_X39Y99/CLBLM_L_CMUX INT_R_X39Y99/IMUX25 INT_R_X39Y99/LOGIC_OUTS18 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X39Y99/INT_R.LOGIC_OUTS18->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[37].stage/split_module/r_bit2 - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX19 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y99/CLBLM_L_B2 CLBLM_R_X39Y99/CLBLM_L_DQ INT_R_X39Y99/FAN_ALT3 INT_R_X39Y99/FAN_BOUNCE3 INT_R_X39Y99/IMUX19 INT_R_X39Y99/LOGIC_OUTS3 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X39Y99/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y99/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X39Y99/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[37].stage/split_module/r_compare_result - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX0 CLBLM_R_X39Y99/CLBLM_IMUX16 CLBLM_R_X39Y99/CLBLM_IMUX21 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y99/CLBLM_L_A3 CLBLM_R_X39Y99/CLBLM_L_AQ CLBLM_R_X39Y99/CLBLM_L_B3 CLBLM_R_X39Y99/CLBLM_L_C4 INT_R_X39Y99/IMUX0 INT_R_X39Y99/IMUX16 INT_R_X39Y99/IMUX21 INT_R_X39Y99/LOGIC_OUTS0 INT_R_X39Y99/NL1BEG_N3 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y99/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X39Y99/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y99/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X39Y99/INT_R.NL1BEG_N3->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[37].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X39Y99/CLBLM_IMUX9 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y99/CLBLM_L_A5 CLBLM_R_X39Y99/CLBLM_L_AMUX INT_R_X39Y99/FAN_ALT5 INT_R_X39Y99/FAN_BOUNCE5 INT_R_X39Y99/IMUX9 INT_R_X39Y99/LOGIC_OUTS16 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y99/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y99/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X39Y99/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_38 - 
wires: BRKH_INT_X39Y99/BRKH_INT_NE2BEG1 CLBLL_L_X40Y100/CLBLL_IMUX11 CLBLL_L_X40Y100/CLBLL_LL_A4 CLBLL_L_X40Y100/CLBLL_NE2A1 CLBLL_L_X40Y98/CLBLL_SE2A1 CLBLL_L_X40Y99/CLBLL_BYP4 CLBLL_L_X40Y99/CLBLL_LL_BX CLBLM_R_X39Y100/CLBLM_NE2A1 CLBLM_R_X39Y98/CLBLM_SE2A1 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y99/CLBLM_L_BQ INT_L_X40Y100/IMUX_L11 INT_L_X40Y100/NE2END1 INT_L_X40Y98/NR1BEG1 INT_L_X40Y98/SE2END1 INT_L_X40Y99/BYP_ALT4 INT_L_X40Y99/BYP_L4 INT_L_X40Y99/NR1END1 INT_R_X39Y100/NE2A1 INT_R_X39Y98/SE2A1 INT_R_X39Y99/LOGIC_OUTS1 INT_R_X39Y99/NE2BEG1 INT_R_X39Y99/SE2BEG1 VBRK_X99Y102/VBRK_SE2A1 VBRK_X99Y105/VBRK_NE2A1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y100/INT_L.NE2END1->>IMUX_L11 INT_L_X40Y98/INT_L.SE2END1->>NR1BEG1 INT_L_X40Y99/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y99/INT_L.NR1END1->>BYP_ALT4 INT_R_X39Y99/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X39Y99/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[37].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y99/CLBLL_BYP1 CLBLL_L_X40Y99/CLBLL_LL_AX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y99/CLBLL_L_BQ INT_L_X40Y98/FAN_BOUNCE_S3_6 INT_L_X40Y99/BYP_ALT1 INT_L_X40Y99/BYP_L1 INT_L_X40Y99/FAN_ALT6 INT_L_X40Y99/FAN_BOUNCE6 INT_L_X40Y99/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y99/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y99/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y99/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y99/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X40Y99/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_38 - 
wires: BRKH_INT_X40Y99/BRKH_INT_NN2BEG0 CLBLL_L_X40Y100/CLBLL_IMUX2 CLBLL_L_X40Y100/CLBLL_IMUX47 CLBLL_L_X40Y100/CLBLL_LL_A2 CLBLL_L_X40Y100/CLBLL_LL_D5 CLBLL_L_X40Y99/CLBLL_BYP3 CLBLL_L_X40Y99/CLBLL_IMUX9 CLBLL_L_X40Y99/CLBLL_LL_AQ CLBLL_L_X40Y99/CLBLL_LL_CX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y99/CLBLL_L_A5 INT_L_X40Y100/IMUX_L2 INT_L_X40Y100/IMUX_L47 INT_L_X40Y100/NN2A0 INT_L_X40Y100/NN2END_S2_0 INT_L_X40Y100/SR1BEG_S0 INT_L_X40Y101/NN2END0 INT_L_X40Y99/BYP_ALT3 INT_L_X40Y99/BYP_L3 INT_L_X40Y99/IMUX_L9 INT_L_X40Y99/LOGIC_OUTS_L4 INT_L_X40Y99/NL1BEG_N3 INT_L_X40Y99/NN2BEG0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y99/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y100/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X40Y100/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X40Y100/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X40Y99/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y99/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X40Y99/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y99/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X40Y99/INT_L.NL1BEG_N3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[37].stage/split_module/r_small_bit_reg_n_0 - 
wires: BRKH_INT_X39Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X40Y99/BRKH_INT_SE2A0 CLBLL_L_X40Y100/CLBLL_ER1BEG0 CLBLM_R_X39Y100/CLBLM_ER1BEG0 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y99/CLBLM_L_BMUX CLBLM_R_X41Y99/CLBLM_IMUX8 CLBLM_R_X41Y99/CLBLM_M_A5 INT_L_X40Y100/ER1END0 INT_L_X40Y100/SE2BEG0 INT_L_X40Y99/SE2A0 INT_R_X39Y100/ER1BEG0 INT_R_X39Y99/ER1BEG_S0 INT_R_X39Y99/LOGIC_OUTS17 INT_R_X41Y99/IMUX8 INT_R_X41Y99/SE2END0 VBRK_X99Y105/VBRK_ER1BEG0 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y99/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y100/INT_L.ER1END0->>SE2BEG0 INT_R_X39Y99/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X41Y99/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[37].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y98/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y98/CLBLL_L_BQ CLBLL_L_X40Y99/CLBLL_WR1END1 CLBLM_R_X39Y99/CLBLM_IMUX33 CLBLM_R_X39Y99/CLBLM_L_C1 CLBLM_R_X39Y99/CLBLM_WR1END1 INT_L_X40Y98/LOGIC_OUTS_L1 INT_L_X40Y98/NL1BEG0 INT_L_X40Y98/NL1END_S3_0 INT_L_X40Y99/NL1END0 INT_L_X40Y99/WR1BEG1 INT_R_X39Y99/IMUX33 INT_R_X39Y99/WR1END1 VBRK_X99Y103/VBRK_WR1END1 
pips: CLBLL_L_X40Y98/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X40Y98/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X40Y99/INT_L.NL1END0->>WR1BEG1 INT_R_X39Y99/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_38 - 
wires: BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X38Y99/INT_INTERFACE_SW2A1 BRAM_L_X38Y95/BRAM_ER1BEG2_4 BRAM_L_X38Y95/BRAM_SW2A1_4 BRKH_INT_X38Y99/BRKH_INT_SW2A1 BRKH_INT_X39Y99/BRKH_INT_ER1END3 BRKH_INT_X39Y99/BRKH_INT_NW2BEG2 CLBLM_R_X37Y99/CLBLM_ER1BEG2 CLBLM_R_X37Y99/CLBLM_SW2A1 CLBLM_R_X39Y99/CLBLM_BYP7 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y99/CLBLM_L_CQ CLBLM_R_X39Y99/CLBLM_L_DX INT_L_X38Y100/NW2END2 INT_L_X38Y100/SW2BEG1 INT_L_X38Y99/ER1BEG3 INT_L_X38Y99/ER1END2 INT_L_X38Y99/SW2A1 INT_R_X37Y99/ER1BEG2 INT_R_X37Y99/SW2END1 INT_R_X39Y100/ER1END_N3_3 INT_R_X39Y100/NW2A2 INT_R_X39Y99/BYP7 INT_R_X39Y99/BYP_ALT7 INT_R_X39Y99/ER1END3 INT_R_X39Y99/LOGIC_OUTS2 INT_R_X39Y99/NW2BEG2 
pips: CLBLM_R_X39Y99/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X38Y100/INT_L.NW2END2->>SW2BEG1 INT_L_X38Y99/INT_L.ER1END2->>ER1BEG3 INT_R_X37Y99/INT_R.SW2END1->>ER1BEG2 INT_R_X39Y99/INT_R.BYP_ALT7->>BYP7 INT_R_X39Y99/INT_R.ER1END3->>BYP_ALT7 INT_R_X39Y99/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[37].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__37_n_0 - 
wires: CLBLL_L_X40Y100/CLBLL_LL_D CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y100/CLBLL_WL1END2 CLBLM_R_X39Y100/CLBLM_FAN6 CLBLM_R_X39Y100/CLBLM_L_CE CLBLM_R_X39Y100/CLBLM_WL1END2 INT_L_X40Y100/LOGIC_OUTS_L15 INT_L_X40Y100/WL1BEG2 INT_R_X39Y100/FAN6 INT_R_X39Y100/FAN_ALT1 INT_R_X39Y100/FAN_ALT6 INT_R_X39Y100/FAN_BOUNCE1 INT_R_X39Y100/WL1END2 VBRK_X99Y105/VBRK_WL1END2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X39Y100/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X40Y100/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X39Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y100/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X39Y100/INT_R.WL1END2->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[38].stage/split_module/r_bit1 - 
wires: BRKH_INT_X40Y99/BRKH_INT_NR1BEG1 BRKH_INT_X40Y99/BRKH_INT_NR1BEG1_SLOW CLBLL_L_X40Y100/CLBLL_IMUX18 CLBLL_L_X40Y100/CLBLL_LL_B2 CLBLL_L_X40Y99/CLBLL_LL_BQ CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS5 INT_L_X40Y100/IMUX_L18 INT_L_X40Y100/NR1END1 INT_L_X40Y99/LOGIC_OUTS_L5 INT_L_X40Y99/NR1BEG1 
pips: BRKH_INT_X40Y99/BRKH_INT.BRKH_INT_NR1BEG1->>BRKH_INT_NR1BEG1_SLOW CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y100/INT_L.NR1END1->>IMUX_L18 INT_L_X40Y99/INT_L.LOGIC_OUTS_L5->>NR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[38].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX27 CLBLL_L_X40Y100/CLBLL_LL_B4 CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y100/CLBLL_L_BQ INT_L_X40Y100/IMUX_L27 INT_L_X40Y100/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y100/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[38].stage/split_module/r_compare_result - 
wires: BRKH_INT_X40Y99/BRKH_INT_EL1END_S3_0 CLBLL_L_X40Y100/CLBLL_EL1BEG0 CLBLL_L_X40Y100/CLBLL_IMUX1 CLBLL_L_X40Y100/CLBLL_IMUX17 CLBLL_L_X40Y100/CLBLL_IMUX32 CLBLL_L_X40Y100/CLBLL_LL_A3 CLBLL_L_X40Y100/CLBLL_LL_AQ CLBLL_L_X40Y100/CLBLL_LL_B3 CLBLL_L_X40Y100/CLBLL_LL_C1 CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y100/CLBLL_WW2A0 CLBLM_R_X39Y100/CLBLM_EL1BEG0 CLBLM_R_X39Y100/CLBLM_WW2A0 INT_L_X38Y100/ER1BEG1 INT_L_X38Y100/WW2END0 INT_L_X40Y100/EL1END0 INT_L_X40Y100/IMUX_L1 INT_L_X40Y100/IMUX_L17 INT_L_X40Y100/IMUX_L32 INT_L_X40Y100/LOGIC_OUTS_L4 INT_L_X40Y100/WW2BEG0 INT_L_X40Y99/EL1END_S3_0 INT_R_X39Y100/EL1BEG0 INT_R_X39Y100/ER1END1 INT_R_X39Y100/WW2A0 VBRK_X99Y105/VBRK_EL1BEG0 VBRK_X99Y105/VBRK_WW2A0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X38Y100/INT_L.WW2END0->>ER1BEG1 INT_L_X40Y100/INT_L.EL1END0->>IMUX_L32 INT_L_X40Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y100/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X39Y100/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[38].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: BRKH_INT_X40Y99/BRKH_INT_ER1END3 BRKH_INT_X40Y99/BRKH_INT_SW2A2 CLBLL_L_X40Y100/CLBLL_IMUX8 CLBLL_L_X40Y100/CLBLL_LL_A5 CLBLL_L_X40Y100/CLBLL_LL_AMUX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y99/CLBLL_ER1BEG3 CLBLL_L_X40Y99/CLBLL_SW2A2 CLBLM_R_X39Y99/CLBLM_ER1BEG3 CLBLM_R_X39Y99/CLBLM_SW2A2 INT_L_X40Y100/ER1END_N3_3 INT_L_X40Y100/IMUX_L8 INT_L_X40Y100/LOGIC_OUTS_L20 INT_L_X40Y100/SW2BEG2 INT_L_X40Y99/ER1END3 INT_L_X40Y99/SW2A2 INT_R_X39Y99/ER1BEG3 INT_R_X39Y99/SW2END2 VBRK_X99Y103/VBRK_ER1BEG3 VBRK_X99Y103/VBRK_SW2A2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y100/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X40Y100/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X39Y99/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_39 - 
wires: CLBLL_L_X40Y100/CLBLL_LL_BQ CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y100/CLBLM_IMUX2 CLBLM_R_X41Y100/CLBLM_IMUX35 CLBLM_R_X41Y100/CLBLM_M_A2 CLBLM_R_X41Y100/CLBLM_M_C6 INT_L_X40Y100/LOGIC_OUTS_L5 INT_L_X40Y100/NE2BEG1 INT_L_X40Y101/NE2A1 INT_R_X41Y100/IMUX2 INT_R_X41Y100/IMUX35 INT_R_X41Y100/SL1END1 INT_R_X41Y101/NE2END1 INT_R_X41Y101/SL1BEG1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X40Y100/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X41Y100/INT_R.SL1END1->>IMUX2 INT_R_X41Y100/INT_R.SL1END1->>IMUX35 INT_R_X41Y101/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[38].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y98/CLBLL_ER1BEG3 CLBLL_L_X40Y98/CLBLL_SW2A2 CLBLL_L_X40Y99/CLBLL_BYP6 CLBLL_L_X40Y99/CLBLL_LL_CQ CLBLL_L_X40Y99/CLBLL_LL_DX CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y98/CLBLM_ER1BEG3 CLBLM_R_X39Y98/CLBLM_SW2A2 INT_L_X40Y98/ER1END3 INT_L_X40Y98/NR1BEG3 INT_L_X40Y98/SW2A2 INT_L_X40Y99/BYP_ALT6 INT_L_X40Y99/BYP_L6 INT_L_X40Y99/ER1END_N3_3 INT_L_X40Y99/LOGIC_OUTS_L6 INT_L_X40Y99/NR1END3 INT_L_X40Y99/SW2BEG2 INT_R_X39Y98/ER1BEG3 INT_R_X39Y98/SW2END2 VBRK_X99Y102/VBRK_ER1BEG3 VBRK_X99Y102/VBRK_SW2A2 
pips: CLBLL_L_X40Y99/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y98/INT_L.ER1END3->>NR1BEG3 INT_L_X40Y99/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y99/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X40Y99/INT_L.NR1END3->>BYP_ALT6 INT_R_X39Y98/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_39 - 
wires: BRKH_INT_X40Y99/BRKH_INT_ER1BEG_S0 BRKH_INT_X40Y99/BRKH_INT_NE2BEG3 CLBLL_L_X40Y101/CLBLL_BYP1 CLBLL_L_X40Y101/CLBLL_LL_AX CLBLL_L_X40Y99/CLBLL_LL_DQ CLBLL_L_X40Y99/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y99/CLBLL_WL1END2 CLBLM_R_X39Y99/CLBLM_IMUX37 CLBLM_R_X39Y99/CLBLM_L_D4 CLBLM_R_X39Y99/CLBLM_WL1END2 CLBLM_R_X41Y100/CLBLM_IMUX25 CLBLM_R_X41Y100/CLBLM_IMUX7 CLBLM_R_X41Y100/CLBLM_L_B5 CLBLM_R_X41Y100/CLBLM_M_A1 INT_L_X40Y100/ER1BEG0 INT_L_X40Y100/NE2A3 INT_L_X40Y101/BYP_ALT1 INT_L_X40Y101/BYP_L1 INT_L_X40Y101/WR1END1 INT_L_X40Y99/ER1BEG_S0 INT_L_X40Y99/LOGIC_OUTS_L7 INT_L_X40Y99/NE2BEG3 INT_L_X40Y99/WL1BEG2 INT_R_X39Y99/IMUX37 INT_R_X39Y99/WL1END2 INT_R_X41Y100/ER1END0 INT_R_X41Y100/IMUX25 INT_R_X41Y100/IMUX7 INT_R_X41Y100/NE2END3 INT_R_X41Y100/NR1BEG0 INT_R_X41Y101/NR1END0 INT_R_X41Y101/WR1BEG1 VBRK_X99Y103/VBRK_WL1END2 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y99/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y99/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y101/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y101/INT_L.WR1END1->>BYP_ALT1 INT_L_X40Y99/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_L_X40Y99/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_L_X40Y99/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X39Y99/INT_R.WL1END2->>IMUX37 INT_R_X41Y100/INT_R.ER1END0->>IMUX25 INT_R_X41Y100/INT_R.ER1END0->>NR1BEG0 INT_R_X41Y100/INT_R.NE2END3->>IMUX7 INT_R_X41Y101/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[38].stage/split_module/r_small_bit_reg_n_0 - 
wires: BRKH_INT_X38Y99/BRKH_INT_NE2BEG0 BRKH_INT_X39Y99/BRKH_INT_NE2END_S3_0 BRKH_INT_X40Y99/BRKH_INT_SS6A3 CLBLL_L_X40Y100/CLBLL_LL_BMUX CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y95/CLBLL_NW4A0 CLBLM_R_X39Y100/CLBLM_IMUX8 CLBLM_R_X39Y100/CLBLM_M_A5 CLBLM_R_X39Y95/CLBLM_NW4A0 INT_L_X38Y100/NE2A0 INT_L_X38Y98/NW6END_S0_0 INT_L_X38Y99/NE2BEG0 INT_L_X38Y99/NW6END0 INT_L_X40Y100/LOGIC_OUTS_L21 INT_L_X40Y100/SS6BEG3 INT_L_X40Y94/SS6END3 INT_L_X40Y95/NW6BEG0 INT_L_X40Y95/SS6E3 INT_L_X40Y95/SS6END_N0_3 INT_L_X40Y96/SS6D3 INT_L_X40Y97/SS6C3 INT_L_X40Y98/SS6B3 INT_L_X40Y99/SS6A3 INT_R_X39Y100/IMUX8 INT_R_X39Y100/NE2END0 INT_R_X39Y95/NW6A0 INT_R_X39Y96/NW6B0 INT_R_X39Y97/NW6C0 INT_R_X39Y98/NW6D0 INT_R_X39Y99/NE2END_S3_0 INT_R_X39Y99/NW6E0 VBRK_X99Y99/VBRK_NW4A0 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X38Y99/INT_L.NW6END0->>NE2BEG0 INT_L_X40Y100/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_L_X40Y95/INT_L.SS6END_N0_3->>NW6BEG0 INT_R_X39Y100/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[38].stage/split_module/p_0_in - 
wires: BRKH_INT_X39Y99/BRKH_INT_EL1END_S3_0 BRKH_INT_X39Y99/BRKH_INT_NW2BEG1 CLBLL_L_X40Y100/CLBLL_ER1BEG1 CLBLL_L_X40Y100/CLBLL_IMUX35 CLBLL_L_X40Y100/CLBLL_LL_C6 CLBLM_R_X39Y100/CLBLM_ER1BEG1 CLBLM_R_X39Y99/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y99/CLBLM_L_DMUX INT_L_X38Y100/EL1BEG0 INT_L_X38Y100/NW2END1 INT_L_X40Y100/ER1END1 INT_L_X40Y100/IMUX_L35 INT_R_X39Y100/EL1END0 INT_R_X39Y100/ER1BEG1 INT_R_X39Y100/NW2A1 INT_R_X39Y99/EL1END_S3_0 INT_R_X39Y99/LOGIC_OUTS19 INT_R_X39Y99/NW2BEG1 VBRK_X99Y105/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X39Y99/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X38Y100/INT_L.NW2END1->>EL1BEG0 INT_L_X40Y100/INT_L.ER1END1->>IMUX_L35 INT_R_X39Y100/INT_R.EL1END0->>ER1BEG1 INT_R_X39Y99/INT_R.LOGIC_OUTS19->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_39 - 
wires: CLBLL_L_X40Y100/CLBLL_BYP2 CLBLL_L_X40Y100/CLBLL_LL_CQ CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y100/CLBLL_L_CX INT_L_X40Y100/BYP_ALT1 INT_L_X40Y100/BYP_ALT2 INT_L_X40Y100/BYP_BOUNCE1 INT_L_X40Y100/BYP_L2 INT_L_X40Y100/FAN_ALT5 INT_L_X40Y100/FAN_BOUNCE5 INT_L_X40Y100/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y100/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y100/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y100/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y100/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y100/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y100/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X40Y100/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[38].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__38_n_0 - 
wires: CLBLL_L_X42Y100/CLBLL_EL1BEG2 CLBLL_L_X42Y100/CLBLL_FAN7 CLBLL_L_X42Y100/CLBLL_LL_CE CLBLM_R_X41Y100/CLBLM_EL1BEG2 CLBLM_R_X41Y100/CLBLM_FAN6 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y100/CLBLM_L_B CLBLM_R_X41Y100/CLBLM_L_BMUX CLBLM_R_X41Y100/CLBLM_L_CE INT_L_X42Y100/EL1END2 INT_L_X42Y100/FAN_ALT7 INT_L_X42Y100/FAN_L7 INT_R_X41Y100/EL1BEG2 INT_R_X41Y100/FAN6 INT_R_X41Y100/FAN_ALT1 INT_R_X41Y100/FAN_ALT6 INT_R_X41Y100/FAN_BOUNCE1 INT_R_X41Y100/LOGIC_OUTS17 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X41Y100/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X41Y100/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y100/INT_L.EL1END2->>FAN_ALT7 INT_L_X42Y100/INT_L.FAN_ALT7->>FAN_L7 INT_R_X41Y100/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y100/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y100/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X41Y100/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X41Y100/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[39].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y100/CLBLM_IMUX27 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y100/CLBLM_M_B4 CLBLM_R_X41Y100/CLBLM_M_CQ INT_R_X41Y100/FAN_ALT5 INT_R_X41Y100/FAN_BOUNCE5 INT_R_X41Y100/IMUX27 INT_R_X41Y100/LOGIC_OUTS6 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y100/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y100/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X41Y100/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[39].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y100/CLBLM_IMUX18 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y100/CLBLM_M_B2 CLBLM_R_X41Y100/CLBLM_M_DQ INT_R_X41Y100/IMUX18 INT_R_X41Y100/LOGIC_OUTS7 INT_R_X41Y100/SR1BEG_S0 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X41Y100/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X41Y100/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[39].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX10 CLBLL_L_X40Y100/CLBLL_L_A4 CLBLM_R_X41Y100/CLBLM_IMUX1 CLBLM_R_X41Y100/CLBLM_IMUX17 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y100/CLBLM_M_A3 CLBLM_R_X41Y100/CLBLM_M_AQ CLBLM_R_X41Y100/CLBLM_M_B3 INT_L_X40Y100/IMUX_L10 INT_L_X40Y100/WR1END1 INT_R_X41Y100/IMUX1 INT_R_X41Y100/IMUX17 INT_R_X41Y100/LOGIC_OUTS4 INT_R_X41Y100/WR1BEG1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y100/INT_L.WR1END1->>IMUX_L10 INT_R_X41Y100/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y100/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y100/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[39].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y100/CLBLM_IMUX8 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y100/CLBLM_M_A5 CLBLM_R_X41Y100/CLBLM_M_AMUX INT_R_X41Y100/FAN_ALT7 INT_R_X41Y100/FAN_BOUNCE7 INT_R_X41Y100/IMUX8 INT_R_X41Y100/LOGIC_OUTS20 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y100/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y100/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X41Y100/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_40 - 
wires: CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y100/CLBLM_M_BQ CLBLM_R_X41Y101/CLBLM_BYP0 CLBLM_R_X41Y101/CLBLM_IMUX11 CLBLM_R_X41Y101/CLBLM_L_AX CLBLM_R_X41Y101/CLBLM_M_A4 INT_R_X41Y100/LOGIC_OUTS5 INT_R_X41Y100/NR1BEG1 INT_R_X41Y101/BYP0 INT_R_X41Y101/BYP_ALT0 INT_R_X41Y101/GFAN0 INT_R_X41Y101/IMUX11 INT_R_X41Y101/NR1END1 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X41Y100/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X41Y101/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y101/INT_R.GFAN0->>BYP_ALT0 INT_R_X41Y101/INT_R.NR1END1->>GFAN0 INT_R_X41Y101/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[39].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y101/CLBLL_BYP4 CLBLL_L_X40Y101/CLBLL_ER1BEG1 CLBLL_L_X40Y101/CLBLL_LL_AQ CLBLL_L_X40Y101/CLBLL_LL_BX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y102/CLBLL_NW2A0 CLBLM_R_X39Y101/CLBLM_ER1BEG1 CLBLM_R_X39Y102/CLBLM_NW2A0 INT_L_X40Y101/BYP_ALT4 INT_L_X40Y101/BYP_L4 INT_L_X40Y101/ER1END1 INT_L_X40Y101/LOGIC_OUTS_L4 INT_L_X40Y101/NW2BEG0 INT_L_X40Y102/NW2A0 INT_R_X39Y101/ER1BEG1 INT_R_X39Y101/NW2END_S0_0 INT_R_X39Y101/SR1BEG_S0 INT_R_X39Y102/NW2END0 VBRK_X99Y106/VBRK_ER1BEG1 VBRK_X99Y107/VBRK_NW2A0 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y101/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y101/INT_L.ER1END1->>BYP_ALT4 INT_L_X40Y101/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X39Y101/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X39Y101/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_40 - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX43 CLBLL_L_X40Y100/CLBLL_LL_D6 CLBLL_L_X40Y101/CLBLL_BYP3 CLBLL_L_X40Y101/CLBLL_LL_BQ CLBLL_L_X40Y101/CLBLL_LL_CX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y101/CLBLM_IMUX8 CLBLM_R_X41Y101/CLBLM_IMUX9 CLBLM_R_X41Y101/CLBLM_L_A5 CLBLM_R_X41Y101/CLBLM_M_A5 INT_L_X40Y100/IMUX_L43 INT_L_X40Y100/SL1END1 INT_L_X40Y101/BYP_ALT3 INT_L_X40Y101/BYP_L3 INT_L_X40Y101/EL1BEG0 INT_L_X40Y101/FAN_ALT3 INT_L_X40Y101/FAN_BOUNCE3 INT_L_X40Y101/LOGIC_OUTS_L5 INT_L_X40Y101/NL1BEG0 INT_L_X40Y101/NL1END_S3_0 INT_L_X40Y101/SL1BEG1 INT_L_X40Y102/NL1END0 INT_R_X41Y100/EL1END_S3_0 INT_R_X41Y101/EL1END0 INT_R_X41Y101/IMUX8 INT_R_X41Y101/IMUX9 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y100/INT_L.SL1END1->>IMUX_L43 INT_L_X40Y101/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y101/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y101/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X40Y101/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X40Y101/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y101/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X40Y101/INT_L.NL1END_S3_0->>FAN_ALT3 INT_R_X41Y101/INT_R.EL1END0->>IMUX8 INT_R_X41Y101/INT_R.EL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[39].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y100/CLBLL_WW2END3 CLBLM_R_X39Y100/CLBLM_IMUX9 CLBLM_R_X39Y100/CLBLM_L_A5 CLBLM_R_X39Y100/CLBLM_WW2END3 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y100/CLBLM_M_BMUX INT_L_X40Y100/WW2A3 INT_R_X39Y100/IMUX9 INT_R_X39Y100/SR1BEG_S0 INT_R_X39Y100/WW2END3 INT_R_X39Y101/WW2END_N0_3 INT_R_X41Y100/LOGIC_OUTS21 INT_R_X41Y100/WW2BEG3 VBRK_X99Y105/VBRK_WW2END3 
pips: CLBLM_R_X39Y100/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y100/INT_R.SR1BEG_S0->>IMUX9 INT_R_X39Y100/INT_R.WW2END3->>SR1BEG_S0 INT_R_X41Y100/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[39].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y100/CLBLL_IMUX0 CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y100/CLBLL_L_A3 CLBLL_L_X40Y100/CLBLL_L_CQ INT_L_X40Y100/FAN_ALT7 INT_L_X40Y100/FAN_BOUNCE7 INT_L_X40Y100/IMUX_L0 INT_L_X40Y100/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y100/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y100/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X40Y100/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_40 - 
wires: CLBLL_L_X40Y100/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y100/CLBLL_L_AQ CLBLM_R_X41Y101/CLBLM_BYP2 CLBLM_R_X41Y101/CLBLM_L_CX INT_L_X40Y100/LOGIC_OUTS_L0 INT_L_X40Y100/NN2BEG0 INT_L_X40Y101/EL1BEG3 INT_L_X40Y101/NN2A0 INT_L_X40Y101/NN2END_S2_0 INT_L_X40Y102/EL1BEG_N3 INT_L_X40Y102/NN2END0 INT_R_X41Y101/BYP2 INT_R_X41Y101/BYP_ALT2 INT_R_X41Y101/EL1END3 INT_R_X41Y101/FAN_ALT1 INT_R_X41Y101/FAN_BOUNCE1 
pips: CLBLL_L_X40Y100/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y101/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y100/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X40Y102/INT_L.NN2END0->>EL1BEG_N3 INT_R_X41Y101/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y101/INT_R.EL1END3->>FAN_ALT1 INT_R_X41Y101/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y101/INT_R.FAN_BOUNCE1->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[39].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__2_n_0 - 
wires: CLBLM_L_X46Y108/CLBLM_FAN6 CLBLM_L_X46Y108/CLBLM_FAN7 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y108/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y108/CLBLM_L_CE CLBLM_L_X46Y108/CLBLM_M_B CLBLM_L_X46Y108/CLBLM_M_BMUX CLBLM_L_X46Y108/CLBLM_M_CE INT_L_X46Y108/FAN_ALT3 INT_L_X46Y108/FAN_ALT6 INT_L_X46Y108/FAN_ALT7 INT_L_X46Y108/FAN_BOUNCE3 INT_L_X46Y108/FAN_L6 INT_L_X46Y108/FAN_L7 INT_L_X46Y108/LOGIC_OUTS_L13 INT_L_X46Y108/LOGIC_OUTS_L21 
pips: CLBLM_L_X46Y108/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y108/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y108/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y108/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y108/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y108/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y108/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X46Y108/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 INT_L_X46Y108/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[3].stage/split_module/r_bit1 - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX24 CLBLL_R_X45Y108/CLBLL_LL_B5 CLBLL_R_X45Y108/CLBLL_LL_CMUX CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS22 INT_R_X45Y108/IMUX24 INT_R_X45Y108/LOGIC_OUTS22 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X45Y108/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[3].stage/split_module/r_bit2 - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX18 CLBLL_R_X45Y108/CLBLL_LL_B2 CLBLL_R_X45Y108/CLBLL_LL_DQ CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS7 INT_R_X45Y108/FAN_ALT1 INT_R_X45Y108/FAN_BOUNCE1 INT_R_X45Y108/IMUX18 INT_R_X45Y108/LOGIC_OUTS7 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X45Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y108/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X45Y108/INT_R.LOGIC_OUTS7->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[3].stage/split_module/r_compare_result - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX1 CLBLL_R_X45Y108/CLBLL_IMUX17 CLBLL_R_X45Y108/CLBLL_IMUX29 CLBLL_R_X45Y108/CLBLL_LL_A3 CLBLL_R_X45Y108/CLBLL_LL_AQ CLBLL_R_X45Y108/CLBLL_LL_B3 CLBLL_R_X45Y108/CLBLL_LL_C2 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS4 INT_R_X45Y108/IMUX1 INT_R_X45Y108/IMUX17 INT_R_X45Y108/IMUX29 INT_R_X45Y108/LOGIC_OUTS4 INT_R_X45Y108/NL1BEG_N3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y108/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X45Y108/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X45Y108/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y108/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[3].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX8 CLBLL_R_X45Y108/CLBLL_LL_A5 CLBLL_R_X45Y108/CLBLL_LL_AMUX CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS20 INT_R_X45Y107/SR1END3 INT_R_X45Y108/IMUX8 INT_R_X45Y108/LOGIC_OUTS20 INT_R_X45Y108/SR1BEG3 INT_R_X45Y108/SR1END_N3_3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y108/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X45Y108/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_4 - 
wires: CLBLL_R_X45Y107/CLBLL_IMUX34 CLBLL_R_X45Y107/CLBLL_IMUX9 CLBLL_R_X45Y107/CLBLL_L_A5 CLBLL_R_X45Y107/CLBLL_L_C6 CLBLL_R_X45Y108/CLBLL_LL_BQ CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS5 INT_R_X45Y106/FAN_BOUNCE_S3_6 INT_R_X45Y107/FAN_ALT6 INT_R_X45Y107/FAN_BOUNCE6 INT_R_X45Y107/IMUX34 INT_R_X45Y107/IMUX9 INT_R_X45Y107/SL1END1 INT_R_X45Y108/LOGIC_OUTS5 INT_R_X45Y108/SL1BEG1 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X45Y107/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y107/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X45Y107/INT_R.SL1END1->>FAN_ALT6 INT_R_X45Y107/INT_R.SL1END1->>IMUX34 INT_R_X45Y108/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[3].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y107/CLBLL_BYP4 CLBLL_R_X45Y107/CLBLL_LL_AMUX CLBLL_R_X45Y107/CLBLL_LL_BX CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS20 INT_R_X45Y107/BYP4 INT_R_X45Y107/BYP_ALT4 INT_R_X45Y107/FAN_ALT7 INT_R_X45Y107/FAN_BOUNCE7 INT_R_X45Y107/LOGIC_OUTS20 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y107/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y107/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y107/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X45Y107/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_4 - 
wires: CLBLL_R_X45Y107/CLBLL_EE2BEG1 CLBLL_R_X45Y107/CLBLL_IMUX10 CLBLL_R_X45Y107/CLBLL_LL_BQ CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y107/CLBLL_L_A4 CLBLL_R_X45Y108/CLBLL_BYP0 CLBLL_R_X45Y108/CLBLL_L_AX CLBLL_R_X45Y109/CLBLL_NE2A0 CLBLM_L_X46Y107/CLBLM_EE2BEG1 CLBLM_L_X46Y109/CLBLM_IMUX8 CLBLM_L_X46Y109/CLBLM_M_A5 CLBLM_L_X46Y109/CLBLM_NE2A0 CLBLM_R_X47Y107/CLBLM_IMUX27 CLBLM_R_X47Y107/CLBLM_M_B4 INT_L_X46Y107/EE2A1 INT_L_X46Y108/NE2END_S3_0 INT_L_X46Y109/IMUX_L8 INT_L_X46Y109/NE2END0 INT_R_X45Y107/EE2BEG1 INT_R_X45Y107/IMUX10 INT_R_X45Y107/LOGIC_OUTS5 INT_R_X45Y107/NL1BEG0 INT_R_X45Y107/NL1END_S3_0 INT_R_X45Y108/BYP0 INT_R_X45Y108/BYP_ALT0 INT_R_X45Y108/NE2BEG0 INT_R_X45Y108/NL1END0 INT_R_X45Y109/NE2A0 INT_R_X47Y107/EE2END1 INT_R_X47Y107/IMUX27 VBRK_X113Y112/VBRK_EE2BEG1 VBRK_X113Y114/VBRK_NE2A0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X46Y109/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y107/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y109/INT_L.NE2END0->>IMUX_L8 INT_R_X45Y107/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X45Y107/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X45Y107/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X45Y108/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y108/INT_R.NL1END0->>BYP_ALT0 INT_R_X45Y108/INT_R.NL1END0->>NE2BEG0 INT_R_X47Y107/INT_R.EE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[3].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_R_X45Y108/CLBLL_LL_BMUX CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y109/CLBLL_ER1BEG0 CLBLM_L_X46Y109/CLBLM_ER1BEG0 CLBLM_L_X46Y109/CLBLM_IMUX10 CLBLM_L_X46Y109/CLBLM_L_A4 INT_L_X46Y109/ER1END0 INT_L_X46Y109/IMUX_L10 INT_R_X45Y108/ER1BEG_S0 INT_R_X45Y108/LOGIC_OUTS21 INT_R_X45Y109/ER1BEG0 VBRK_X113Y114/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y109/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X46Y109/INT_L.ER1END0->>IMUX_L10 INT_R_X45Y108/INT_R.LOGIC_OUTS21->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[3].stage/split_module/p_0_in - 
wires: CLBLL_R_X45Y108/CLBLL_IMUX35 CLBLL_R_X45Y108/CLBLL_LL_C6 CLBLL_R_X45Y108/CLBLL_LL_DMUX CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS23 INT_R_X45Y108/IMUX35 INT_R_X45Y108/LOGIC_OUTS23 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X45Y108/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_4 - 
wires: CLBLL_R_X45Y107/CLBLL_BYP3 CLBLL_R_X45Y107/CLBLL_LL_CX CLBLL_R_X45Y108/CLBLL_LL_CQ CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS6 INT_R_X45Y107/BYP3 INT_R_X45Y107/BYP_ALT3 INT_R_X45Y107/SL1END2 INT_R_X45Y108/LOGIC_OUTS6 INT_R_X45Y108/SL1BEG2 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y108/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X45Y107/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y107/INT_R.SL1END2->>BYP_ALT3 INT_R_X45Y108/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[3].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__39_n_0 - 
wires: CLBLL_L_X42Y101/CLBLL_ER1BEG1 CLBLL_L_X42Y101/CLBLL_FAN7 CLBLL_L_X42Y101/CLBLL_LL_CE CLBLM_R_X41Y101/CLBLM_ER1BEG1 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y101/CLBLM_L_A INT_L_X42Y101/ER1END1 INT_L_X42Y101/FAN_ALT7 INT_L_X42Y101/FAN_L7 INT_R_X41Y101/ER1BEG1 INT_R_X41Y101/LOGIC_OUTS8 
pips: CLBLL_L_X42Y101/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y101/INT_L.ER1END1->>FAN_ALT7 INT_L_X42Y101/INT_L.FAN_ALT7->>FAN_L7 INT_R_X41Y101/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[40].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX24 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y101/CLBLM_L_AQ CLBLM_R_X41Y101/CLBLM_M_B5 INT_R_X41Y101/IMUX24 INT_R_X41Y101/LOGIC_OUTS0 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y101/INT_R.LOGIC_OUTS0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[40].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX27 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y101/CLBLM_L_BQ CLBLM_R_X41Y101/CLBLM_M_B4 INT_R_X41Y101/IMUX27 INT_R_X41Y101/LOGIC_OUTS1 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y101/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[40].stage/split_module/r_compare_result - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX1 CLBLM_R_X41Y101/CLBLM_IMUX17 CLBLM_R_X41Y101/CLBLM_IMUX29 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y101/CLBLM_M_A3 CLBLM_R_X41Y101/CLBLM_M_AQ CLBLM_R_X41Y101/CLBLM_M_B3 CLBLM_R_X41Y101/CLBLM_M_C2 INT_R_X41Y101/IMUX1 INT_R_X41Y101/IMUX17 INT_R_X41Y101/IMUX29 INT_R_X41Y101/LOGIC_OUTS4 INT_R_X41Y101/NL1BEG_N3 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y101/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y101/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y101/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y101/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[40].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX2 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y101/CLBLM_M_A2 CLBLM_R_X41Y101/CLBLM_M_AMUX INT_R_X41Y101/FAN_ALT7 INT_R_X41Y101/FAN_BOUNCE7 INT_R_X41Y101/IMUX2 INT_R_X41Y101/LOGIC_OUTS20 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y101/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y101/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X41Y101/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_41 - 
wires: CLBLL_L_X40Y101/CLBLL_WL1END0 CLBLL_L_X40Y102/CLBLL_IMUX2 CLBLL_L_X40Y102/CLBLL_LL_A2 CLBLM_R_X39Y101/CLBLM_BYP0 CLBLM_R_X39Y101/CLBLM_L_AX CLBLM_R_X39Y101/CLBLM_WL1END0 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y101/CLBLM_M_BQ INT_L_X40Y101/NL1BEG1 INT_L_X40Y101/WL1BEG0 INT_L_X40Y101/WR1END2 INT_L_X40Y102/IMUX_L2 INT_L_X40Y102/NL1END1 INT_R_X39Y101/BYP0 INT_R_X39Y101/BYP_ALT0 INT_R_X39Y101/WL1END0 INT_R_X41Y101/LOGIC_OUTS5 INT_R_X41Y101/WR1BEG2 VBRK_X99Y106/VBRK_WL1END0 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X39Y101/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y101/INT_L.WR1END2->>NL1BEG1 INT_L_X40Y101/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y102/INT_L.NL1END1->>IMUX_L2 INT_R_X39Y101/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y101/INT_R.WL1END0->>BYP_ALT0 INT_R_X41Y101/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[40].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y101/CLBLL_BYP6 CLBLL_L_X40Y101/CLBLL_LL_CQ CLBLL_L_X40Y101/CLBLL_LL_DX CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS6 INT_L_X40Y101/BYP_ALT5 INT_L_X40Y101/BYP_ALT6 INT_L_X40Y101/BYP_BOUNCE5 INT_L_X40Y101/BYP_L6 INT_L_X40Y101/FAN_ALT5 INT_L_X40Y101/FAN_BOUNCE5 INT_L_X40Y101/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y101/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y101/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y101/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X40Y101/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y101/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X40Y101/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_41 - 
wires: CLBLL_L_X40Y101/CLBLL_LL_DQ CLBLL_L_X40Y101/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y102/CLBLL_IMUX7 CLBLL_L_X40Y102/CLBLL_LL_A1 CLBLL_L_X40Y102/CLBLL_NW2A3 CLBLM_R_X39Y102/CLBLM_IMUX13 CLBLM_R_X39Y102/CLBLM_L_B6 CLBLM_R_X39Y102/CLBLM_NW2A3 CLBLM_R_X41Y100/CLBLM_BYP3 CLBLM_R_X41Y100/CLBLM_IMUX13 CLBLM_R_X41Y100/CLBLM_L_B6 CLBLM_R_X41Y100/CLBLM_M_CX INT_L_X40Y101/EL1BEG2 INT_L_X40Y101/LOGIC_OUTS_L7 INT_L_X40Y101/NR1BEG3 INT_L_X40Y101/NW2BEG3 INT_L_X40Y102/IMUX_L7 INT_L_X40Y102/NR1END3 INT_L_X40Y102/NW2A3 INT_R_X39Y102/IMUX13 INT_R_X39Y102/NW2END3 INT_R_X41Y100/BYP3 INT_R_X41Y100/BYP_ALT3 INT_R_X41Y100/IMUX13 INT_R_X41Y100/SL1END2 INT_R_X41Y101/EL1END2 INT_R_X41Y101/SL1BEG2 VBRK_X99Y107/VBRK_NW2A3 
pips: CLBLL_L_X40Y101/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y100/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y100/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X40Y101/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X40Y101/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X40Y101/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_L_X40Y102/INT_L.NR1END3->>IMUX_L7 INT_R_X39Y102/INT_R.NW2END3->>IMUX13 INT_R_X41Y100/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y100/INT_R.SL1END2->>BYP_ALT3 INT_R_X41Y100/INT_R.SL1END2->>IMUX13 INT_R_X41Y101/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[40].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X42Y100/CLBLL_IMUX7 CLBLL_L_X42Y100/CLBLL_LL_A1 CLBLL_L_X42Y100/CLBLL_SE2A3 CLBLM_R_X41Y100/CLBLM_SE2A3 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y101/CLBLM_M_BMUX INT_L_X42Y100/IMUX_L7 INT_L_X42Y100/SE2END3 INT_R_X41Y100/SE2A3 INT_R_X41Y101/LOGIC_OUTS21 INT_R_X41Y101/SE2BEG3 
pips: CLBLL_L_X42Y100/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y100/INT_L.SE2END3->>IMUX_L7 INT_R_X41Y101/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[40].stage/split_module/p_0_in - 
wires: CLBLM_R_X41Y101/CLBLM_IMUX28 CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y101/CLBLM_L_CQ CLBLM_R_X41Y101/CLBLM_M_C4 INT_R_X41Y101/IMUX28 INT_R_X41Y101/LOGIC_OUTS2 
pips: CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y101/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y101/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_41 - 
wires: CLBLL_L_X40Y102/CLBLL_BYP5 CLBLL_L_X40Y102/CLBLL_L_BX CLBLM_R_X41Y101/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y101/CLBLM_M_CQ INT_L_X40Y102/BYP_ALT5 INT_L_X40Y102/BYP_L5 INT_L_X40Y102/NW2END2 INT_R_X41Y101/LOGIC_OUTS6 INT_R_X41Y101/NW2BEG2 INT_R_X41Y102/NW2A2 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X41Y101/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y102/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y102/INT_L.NW2END2->>BYP_ALT5 INT_R_X41Y101/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[40].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__40_n_0 - 
wires: CLBLM_R_X39Y102/CLBLM_FAN6 CLBLM_R_X39Y102/CLBLM_FAN7 CLBLM_R_X39Y102/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y102/CLBLM_L_B CLBLM_R_X39Y102/CLBLM_L_CE CLBLM_R_X39Y102/CLBLM_M_CE INT_R_X39Y102/BYP_ALT4 INT_R_X39Y102/BYP_BOUNCE4 INT_R_X39Y102/FAN6 INT_R_X39Y102/FAN7 INT_R_X39Y102/FAN_ALT6 INT_R_X39Y102/FAN_ALT7 INT_R_X39Y102/FAN_BOUNCE7 INT_R_X39Y102/LOGIC_OUTS9 
pips: CLBLM_R_X39Y102/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y102/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y102/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X39Y102/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X39Y102/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X39Y102/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y102/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y102/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y102/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X39Y102/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[41].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX15 CLBLL_L_X40Y102/CLBLL_LL_B1 CLBLL_L_X40Y102/CLBLL_NE2A3 CLBLM_R_X39Y101/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y101/CLBLM_L_AQ CLBLM_R_X39Y102/CLBLM_NE2A3 INT_L_X40Y102/IMUX_L15 INT_L_X40Y102/NE2END3 INT_R_X39Y101/LOGIC_OUTS0 INT_R_X39Y101/NE2BEG3 INT_R_X39Y101/NL1BEG_N3 INT_R_X39Y102/NE2A3 VBRK_X99Y107/VBRK_NE2A3 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X39Y101/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y102/INT_L.NE2END3->>IMUX_L15 INT_R_X39Y101/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X39Y101/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[41].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX24 CLBLL_L_X40Y102/CLBLL_LL_B5 CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y102/CLBLL_L_AQ INT_L_X40Y102/IMUX_L24 INT_L_X40Y102/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y102/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[41].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX1 CLBLL_L_X40Y102/CLBLL_IMUX17 CLBLL_L_X40Y102/CLBLL_IMUX29 CLBLL_L_X40Y102/CLBLL_LL_A3 CLBLL_L_X40Y102/CLBLL_LL_AQ CLBLL_L_X40Y102/CLBLL_LL_B3 CLBLL_L_X40Y102/CLBLL_LL_C2 CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS4 INT_L_X40Y102/IMUX_L1 INT_L_X40Y102/IMUX_L17 INT_L_X40Y102/IMUX_L29 INT_L_X40Y102/LOGIC_OUTS_L4 INT_L_X40Y102/NL1BEG_N3 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y102/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y102/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[41].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX8 CLBLL_L_X40Y102/CLBLL_LL_A5 CLBLL_L_X40Y102/CLBLL_LL_AMUX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS20 INT_L_X40Y102/FAN_ALT7 INT_L_X40Y102/FAN_BOUNCE7 INT_L_X40Y102/IMUX_L8 INT_L_X40Y102/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y102/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y102/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X40Y102/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_42 - 
wires: CLBLL_L_X40Y102/CLBLL_LL_BQ CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y103/CLBLL_BYP3 CLBLL_L_X40Y103/CLBLL_IMUX7 CLBLL_L_X40Y103/CLBLL_LL_A1 CLBLL_L_X40Y103/CLBLL_LL_CX INT_L_X40Y102/LOGIC_OUTS_L5 INT_L_X40Y102/NR1BEG1 INT_L_X40Y103/BYP_ALT3 INT_L_X40Y103/BYP_L3 INT_L_X40Y103/GFAN1 INT_L_X40Y103/IMUX_L7 INT_L_X40Y103/NR1END1 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y103/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X40Y103/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y103/INT_L.GFAN1->>BYP_ALT3 INT_L_X40Y103/INT_L.GFAN1->>IMUX_L7 INT_L_X40Y103/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[41].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X41Y100/CLBLM_BYP6 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y100/CLBLM_M_CMUX CLBLM_R_X41Y100/CLBLM_M_DX INT_R_X41Y100/BYP6 INT_R_X41Y100/BYP_ALT6 INT_R_X41Y100/LOGIC_OUTS22 INT_R_X41Y100/NL1BEG_N3 
pips: CLBLM_R_X41Y100/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y100/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y100/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X41Y100/INT_R.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_42 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX11 CLBLL_L_X40Y103/CLBLL_IMUX40 CLBLL_L_X40Y103/CLBLL_LL_A4 CLBLL_L_X40Y103/CLBLL_LL_D1 CLBLM_R_X41Y100/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y100/CLBLM_M_DMUX CLBLM_R_X41Y101/CLBLM_IMUX0 CLBLM_R_X41Y101/CLBLM_L_A3 CLBLM_R_X41Y103/CLBLM_BYP1 CLBLM_R_X41Y103/CLBLM_M_AX INT_L_X40Y102/NW2END_S0_0 INT_L_X40Y103/IMUX_L11 INT_L_X40Y103/IMUX_L40 INT_L_X40Y103/NW2END0 INT_L_X40Y103/WR1END1 INT_R_X41Y100/LOGIC_OUTS23 INT_R_X41Y100/NL1BEG0 INT_R_X41Y100/NL1END_S3_0 INT_R_X41Y101/IMUX0 INT_R_X41Y101/NL1END0 INT_R_X41Y101/NR1BEG0 INT_R_X41Y102/NR1BEG0 INT_R_X41Y102/NR1END0 INT_R_X41Y102/NW2BEG0 INT_R_X41Y103/BYP1 INT_R_X41Y103/BYP_ALT1 INT_R_X41Y103/NR1END0 INT_R_X41Y103/NW2A0 INT_R_X41Y103/WR1BEG1 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X41Y100/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y101/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X40Y103/INT_L.NW2END0->>IMUX_L40 INT_L_X40Y103/INT_L.WR1END1->>IMUX_L11 INT_R_X41Y100/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X41Y101/INT_R.NL1END0->>IMUX0 INT_R_X41Y101/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y102/INT_R.NR1END0->>NR1BEG0 INT_R_X41Y102/INT_R.NR1END0->>NW2BEG0 INT_R_X41Y103/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y103/INT_R.NR1END0->>BYP_ALT1 INT_R_X41Y103/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[41].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y102/CLBLL_LL_BMUX CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y101/CLBLL_IMUX11 CLBLL_L_X42Y101/CLBLL_LL_A4 CLBLL_L_X42Y102/CLBLL_EL1BEG1 CLBLM_R_X41Y102/CLBLM_EL1BEG1 INT_L_X40Y102/EL1BEG2 INT_L_X40Y102/LOGIC_OUTS_L21 INT_L_X42Y101/IMUX_L11 INT_L_X42Y101/SL1END1 INT_L_X42Y102/EL1END1 INT_L_X42Y102/SL1BEG1 INT_R_X41Y102/EL1BEG1 INT_R_X41Y102/EL1END2 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y101/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X40Y102/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X42Y101/INT_L.SL1END1->>IMUX_L11 INT_L_X42Y102/INT_L.EL1END1->>SL1BEG1 INT_R_X41Y102/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[41].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y102/CLBLL_IMUX35 CLBLL_L_X40Y102/CLBLL_LL_C6 CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y102/CLBLL_L_BQ INT_L_X40Y102/IMUX_L35 INT_L_X40Y102/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_42 - 
wires: CLBLL_L_X40Y102/CLBLL_BYP2 CLBLL_L_X40Y102/CLBLL_LL_CQ CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y102/CLBLL_L_CX INT_L_X40Y102/BYP_ALT1 INT_L_X40Y102/BYP_ALT2 INT_L_X40Y102/BYP_BOUNCE1 INT_L_X40Y102/BYP_L2 INT_L_X40Y102/FAN_ALT5 INT_L_X40Y102/FAN_BOUNCE5 INT_L_X40Y102/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y102/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y102/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y102/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y102/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y102/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y102/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X40Y102/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[41].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__41_n_0 - 
wires: CLBLL_L_X40Y103/CLBLL_FAN6 CLBLL_L_X40Y103/CLBLL_LL_D CLBLL_L_X40Y103/CLBLL_LL_DMUX CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y103/CLBLL_L_CE INT_L_X40Y103/FAN_ALT6 INT_L_X40Y103/FAN_L6 INT_L_X40Y103/LOGIC_OUTS_L23 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y103/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y103/INT_L.LOGIC_OUTS_L23->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[42].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX24 CLBLL_L_X40Y103/CLBLL_LL_B5 CLBLL_L_X40Y103/CLBLL_LL_CMUX CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS22 INT_L_X40Y103/IMUX_L24 INT_L_X40Y103/LOGIC_OUTS_L22 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y103/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[42].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX18 CLBLL_L_X40Y103/CLBLL_LL_B2 CLBLL_L_X40Y103/CLBLL_LL_DQ CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS7 INT_L_X40Y103/IMUX_L18 INT_L_X40Y103/LOGIC_OUTS_L7 INT_L_X40Y103/SR1BEG_S0 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y103/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X40Y103/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[42].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y103/CLBLL_EL1BEG3 CLBLL_L_X40Y103/CLBLL_IMUX1 CLBLL_L_X40Y103/CLBLL_IMUX17 CLBLL_L_X40Y103/CLBLL_IMUX22 CLBLL_L_X40Y103/CLBLL_LL_A3 CLBLL_L_X40Y103/CLBLL_LL_AQ CLBLL_L_X40Y103/CLBLL_LL_B3 CLBLL_L_X40Y103/CLBLL_LL_C3 CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y104/CLBLL_NW2A0 CLBLM_R_X39Y103/CLBLM_EL1BEG3 CLBLM_R_X39Y104/CLBLM_NW2A0 INT_L_X40Y103/EL1END3 INT_L_X40Y103/IMUX_L1 INT_L_X40Y103/IMUX_L17 INT_L_X40Y103/IMUX_L22 INT_L_X40Y103/LOGIC_OUTS_L4 INT_L_X40Y103/NW2BEG0 INT_L_X40Y104/NW2A0 INT_R_X39Y103/EL1BEG3 INT_R_X39Y103/NW2END_S0_0 INT_R_X39Y104/EL1BEG_N3 INT_R_X39Y104/NW2END0 VBRK_X99Y108/VBRK_EL1BEG3 VBRK_X99Y109/VBRK_NW2A0 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y103/INT_L.EL1END3->>IMUX_L22 INT_L_X40Y103/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y103/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y103/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X39Y104/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[42].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX8 CLBLL_L_X40Y103/CLBLL_LL_A5 CLBLL_L_X40Y103/CLBLL_LL_AMUX CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS20 INT_L_X40Y103/FAN_ALT7 INT_L_X40Y103/FAN_BOUNCE7 INT_L_X40Y103/IMUX_L8 INT_L_X40Y103/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y103/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y103/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X40Y103/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_43 - 
wires: CLBLL_L_X40Y103/CLBLL_LL_BQ CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_BYP2 CLBLM_R_X41Y103/CLBLM_IMUX6 CLBLM_R_X41Y103/CLBLM_L_A1 CLBLM_R_X41Y103/CLBLM_L_CX INT_L_X40Y102/SE2A1 INT_L_X40Y103/LOGIC_OUTS_L5 INT_L_X40Y103/SE2BEG1 INT_R_X41Y102/NR1BEG1 INT_R_X41Y102/SE2END1 INT_R_X41Y103/BYP2 INT_R_X41Y103/BYP_ALT2 INT_R_X41Y103/GFAN1 INT_R_X41Y103/IMUX6 INT_R_X41Y103/NR1END1 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y103/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X41Y102/INT_R.SE2END1->>NR1BEG1 INT_R_X41Y103/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y103/INT_R.GFAN1->>BYP_ALT2 INT_R_X41Y103/INT_R.GFAN1->>IMUX6 INT_R_X41Y103/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[42].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X41Y103/CLBLM_BYP4 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y103/CLBLM_M_AQ CLBLM_R_X41Y103/CLBLM_M_BX INT_R_X41Y103/BYP4 INT_R_X41Y103/BYP_ALT4 INT_R_X41Y103/FAN_ALT1 INT_R_X41Y103/FAN_BOUNCE1 INT_R_X41Y103/LOGIC_OUTS4 INT_R_X41Y103/NL1BEG_N3 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y103/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y103/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y103/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X41Y103/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y103/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_43 - 
wires: CLBLL_L_X40Y102/CLBLL_SW2A0 CLBLM_R_X39Y102/CLBLM_IMUX25 CLBLM_R_X39Y102/CLBLM_L_B5 CLBLM_R_X39Y102/CLBLM_SW2A0 CLBLM_R_X41Y103/CLBLM_BYP3 CLBLM_R_X41Y103/CLBLM_IMUX10 CLBLM_R_X41Y103/CLBLM_IMUX34 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y103/CLBLM_L_A4 CLBLM_R_X41Y103/CLBLM_L_C6 CLBLM_R_X41Y103/CLBLM_M_BQ CLBLM_R_X41Y103/CLBLM_M_CX INT_L_X40Y102/SW2A0 INT_L_X40Y103/SW2BEG0 INT_L_X40Y103/WL1END0 INT_R_X39Y102/IMUX25 INT_R_X39Y102/SW2END0 INT_R_X41Y103/BYP3 INT_R_X41Y103/BYP_ALT3 INT_R_X41Y103/FAN_ALT3 INT_R_X41Y103/FAN_BOUNCE3 INT_R_X41Y103/IMUX10 INT_R_X41Y103/IMUX34 INT_R_X41Y103/LOGIC_OUTS5 INT_R_X41Y103/NL1BEG0 INT_R_X41Y103/NL1END_S3_0 INT_R_X41Y103/WL1BEG0 INT_R_X41Y104/NL1END0 VBRK_X99Y107/VBRK_SW2A0 
pips: CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y103/INT_L.WL1END0->>SW2BEG0 INT_R_X39Y102/INT_R.SW2END0->>IMUX25 INT_R_X41Y103/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y103/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y103/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X41Y103/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X41Y103/INT_R.LOGIC_OUTS5->>IMUX34 INT_R_X41Y103/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X41Y103/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X41Y103/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[42].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y102/CLBLL_SW2A3 CLBLL_L_X40Y103/CLBLL_LL_BMUX CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y102/CLBLM_IMUX7 CLBLM_R_X39Y102/CLBLM_M_A1 CLBLM_R_X39Y102/CLBLM_SW2A3 INT_L_X40Y102/SW2A3 INT_L_X40Y103/LOGIC_OUTS_L21 INT_L_X40Y103/SW2BEG3 INT_R_X39Y102/IMUX7 INT_R_X39Y102/SW2END3 INT_R_X39Y103/SW2END_N0_3 VBRK_X99Y107/VBRK_SW2A3 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y102/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y103/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X39Y102/INT_R.SW2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[42].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y102/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y102/CLBLL_L_CQ CLBLL_L_X40Y103/CLBLL_IMUX28 CLBLL_L_X40Y103/CLBLL_LL_C4 INT_L_X40Y102/LOGIC_OUTS_L2 INT_L_X40Y102/NR1BEG2 INT_L_X40Y103/IMUX_L28 INT_L_X40Y103/NR1END2 
pips: CLBLL_L_X40Y102/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X40Y102/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X40Y103/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_43 - 
wires: CLBLL_L_X40Y103/CLBLL_LL_CQ CLBLL_L_X40Y103/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y104/CLBLL_BYP0 CLBLL_L_X40Y104/CLBLL_L_AX INT_L_X40Y103/LOGIC_OUTS_L6 INT_L_X40Y103/NR1BEG2 INT_L_X40Y104/BYP_ALT0 INT_L_X40Y104/BYP_L0 INT_L_X40Y104/FAN_ALT7 INT_L_X40Y104/FAN_BOUNCE7 INT_L_X40Y104/NR1END2 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX INT_L_X40Y103/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y104/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y104/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y104/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X40Y104/INT_L.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[42].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__42_n_0 - 
wires: CLBLL_L_X42Y103/CLBLL_ER1BEG1 CLBLL_L_X42Y103/CLBLL_FAN7 CLBLL_L_X42Y103/CLBLL_LL_CE CLBLM_R_X41Y103/CLBLM_ER1BEG1 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y103/CLBLM_L_C CLBLM_R_X41Y103/CLBLM_L_CMUX INT_L_X42Y103/ER1END1 INT_L_X42Y103/FAN_ALT7 INT_L_X42Y103/FAN_L7 INT_R_X41Y103/ER1BEG1 INT_R_X41Y103/LOGIC_OUTS18 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X42Y103/INT_L.ER1END1->>FAN_ALT7 INT_L_X42Y103/INT_L.FAN_ALT7->>FAN_L7 INT_R_X41Y103/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[43].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX26 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y103/CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_L_CQ INT_R_X41Y103/FAN_ALT7 INT_R_X41Y103/FAN_BOUNCE7 INT_R_X41Y103/IMUX26 INT_R_X41Y103/LOGIC_OUTS2 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y103/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y103/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X41Y103/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[43].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX25 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y103/CLBLM_L_B5 CLBLM_R_X41Y103/CLBLM_L_DQ INT_R_X41Y103/IMUX25 INT_R_X41Y103/LOGIC_OUTS3 INT_R_X41Y103/SR1BEG_S0 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X41Y103/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X41Y103/INT_R.SR1BEG_S0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[43].stage/split_module/r_compare_result - 
wires: CLBLM_R_X41Y103/CLBLM_IMUX0 CLBLM_R_X41Y103/CLBLM_IMUX16 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y103/CLBLM_L_A3 CLBLM_R_X41Y103/CLBLM_L_AQ CLBLM_R_X41Y103/CLBLM_L_B3 CLBLM_R_X41Y104/CLBLM_IMUX1 CLBLM_R_X41Y104/CLBLM_M_A3 INT_R_X41Y103/IMUX0 INT_R_X41Y103/IMUX16 INT_R_X41Y103/LOGIC_OUTS0 INT_R_X41Y103/NR1BEG0 INT_R_X41Y104/IMUX1 INT_R_X41Y104/NR1END0 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X41Y103/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y103/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X41Y103/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X41Y104/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[43].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X42Y103/CLBLL_WL1END1 CLBLL_L_X42Y104/CLBLL_NE2A2 CLBLM_R_X41Y103/CLBLM_IMUX3 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y103/CLBLM_L_A2 CLBLM_R_X41Y103/CLBLM_L_AMUX CLBLM_R_X41Y103/CLBLM_WL1END1 CLBLM_R_X41Y104/CLBLM_NE2A2 INT_L_X42Y103/SL1END2 INT_L_X42Y103/WL1BEG1 INT_L_X42Y104/NE2END2 INT_L_X42Y104/SL1BEG2 INT_R_X41Y103/IMUX3 INT_R_X41Y103/LOGIC_OUTS16 INT_R_X41Y103/NE2BEG2 INT_R_X41Y103/WL1END1 INT_R_X41Y104/NE2A2 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y103/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y104/INT_L.NE2END2->>SL1BEG2 INT_R_X41Y103/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X41Y103/INT_R.WL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_44 - 
wires: CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y103/CLBLM_L_BQ CLBLM_R_X41Y104/CLBLM_BYP1 CLBLM_R_X41Y104/CLBLM_IMUX3 CLBLM_R_X41Y104/CLBLM_L_A2 CLBLM_R_X41Y104/CLBLM_M_AX INT_R_X41Y103/LOGIC_OUTS1 INT_R_X41Y103/NR1BEG1 INT_R_X41Y104/BYP1 INT_R_X41Y104/BYP_ALT1 INT_R_X41Y104/GFAN0 INT_R_X41Y104/IMUX3 INT_R_X41Y104/NR1END1 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X41Y103/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X41Y104/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y104/INT_R.GFAN0->>BYP_ALT1 INT_R_X41Y104/INT_R.NR1END1->>GFAN0 INT_R_X41Y104/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[43].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_R_X41Y103/CLBLM_BYP6 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y103/CLBLM_M_CQ CLBLM_R_X41Y103/CLBLM_M_DX INT_R_X41Y103/BYP6 INT_R_X41Y103/BYP_ALT5 INT_R_X41Y103/BYP_ALT6 INT_R_X41Y103/BYP_BOUNCE5 INT_R_X41Y103/FAN_ALT5 INT_R_X41Y103/FAN_BOUNCE5 INT_R_X41Y103/LOGIC_OUTS6 
pips: CLBLM_R_X41Y103/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y103/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y103/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y103/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X41Y103/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y103/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X41Y103/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_44 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX43 CLBLL_L_X40Y103/CLBLL_LL_D6 CLBLL_L_X40Y104/CLBLL_BYP1 CLBLL_L_X40Y104/CLBLL_LL_AX CLBLL_L_X42Y105/CLBLL_IMUX12 CLBLL_L_X42Y105/CLBLL_LL_B6 CLBLL_L_X42Y105/CLBLL_NE2A2 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y103/CLBLM_M_DQ CLBLM_R_X41Y104/CLBLM_IMUX6 CLBLM_R_X41Y104/CLBLM_L_A1 CLBLM_R_X41Y105/CLBLM_NE2A2 INT_L_X40Y103/IMUX_L43 INT_L_X40Y103/SR1END1 INT_L_X40Y104/BYP_ALT1 INT_L_X40Y104/BYP_L1 INT_L_X40Y104/SR1BEG1 INT_L_X40Y104/SR1BEG_S0 INT_L_X40Y104/WR1END_S1_0 INT_L_X40Y105/WR1END0 INT_L_X42Y105/IMUX_L12 INT_L_X42Y105/NE2END2 INT_R_X41Y103/LOGIC_OUTS7 INT_R_X41Y103/NL1BEG2 INT_R_X41Y103/NR1BEG3 INT_R_X41Y104/IMUX6 INT_R_X41Y104/NE2BEG2 INT_R_X41Y104/NL1END2 INT_R_X41Y104/NR1END3 INT_R_X41Y104/WR1BEG_S0 INT_R_X41Y105/NE2A2 INT_R_X41Y105/WR1BEG0 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y104/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X41Y103/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X40Y103/INT_L.SR1END1->>IMUX_L43 INT_L_X40Y104/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y104/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X40Y104/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X40Y104/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X42Y105/INT_L.NE2END2->>IMUX_L12 INT_R_X41Y103/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X41Y103/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X41Y104/INT_R.NL1END2->>NE2BEG2 INT_R_X41Y104/INT_R.NR1END3->>IMUX6 INT_R_X41Y104/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[43].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y103/CLBLL_IMUX6 CLBLL_L_X40Y103/CLBLL_L_A1 CLBLM_R_X41Y103/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y103/CLBLM_L_BMUX INT_L_X40Y103/IMUX_L6 INT_L_X40Y103/WL1END2 INT_R_X41Y103/LOGIC_OUTS17 INT_R_X41Y103/WL1BEG2 
pips: CLBLL_L_X40Y103/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y103/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y103/INT_L.WL1END2->>IMUX_L6 INT_R_X41Y103/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[43].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y104/CLBLL_L_AQ CLBLM_R_X41Y104/CLBLM_IMUX11 CLBLM_R_X41Y104/CLBLM_M_A4 INT_L_X40Y104/ER1BEG1 INT_L_X40Y104/LOGIC_OUTS_L0 INT_R_X41Y104/ER1END1 INT_R_X41Y104/IMUX11 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X40Y104/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X41Y104/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_44 - 
wires: CLBLM_R_X41Y104/CLBLM_BYP3 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y104/CLBLM_M_AQ CLBLM_R_X41Y104/CLBLM_M_CX INT_R_X41Y104/BYP3 INT_R_X41Y104/BYP_ALT3 INT_R_X41Y104/LOGIC_OUTS4 INT_R_X41Y104/NL1BEG_N3 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y104/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y104/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y104/INT_R.NL1BEG_N3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[43].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__43_n_0 - 
wires: CLBLL_L_X42Y105/CLBLL_FAN6 CLBLL_L_X42Y105/CLBLL_FAN7 CLBLL_L_X42Y105/CLBLL_LL_B CLBLL_L_X42Y105/CLBLL_LL_CE CLBLL_L_X42Y105/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y105/CLBLL_L_CE INT_L_X42Y105/BYP_ALT5 INT_L_X42Y105/BYP_BOUNCE5 INT_L_X42Y105/FAN_ALT5 INT_L_X42Y105/FAN_ALT6 INT_L_X42Y105/FAN_ALT7 INT_L_X42Y105/FAN_BOUNCE5 INT_L_X42Y105/FAN_L6 INT_L_X42Y105/FAN_L7 INT_L_X42Y105/LOGIC_OUTS_L13 
pips: CLBLL_L_X42Y105/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y105/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y105/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y105/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y105/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X42Y105/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y105/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y105/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y105/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X42Y105/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 INT_L_X42Y105/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[44].stage/split_module/r_bit1 - 
wires: CLBLM_R_X41Y104/CLBLM_IMUX14 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y104/CLBLM_L_B1 CLBLM_R_X41Y104/CLBLM_M_AMUX INT_R_X41Y104/BYP_ALT2 INT_R_X41Y104/BYP_BOUNCE2 INT_R_X41Y104/IMUX14 INT_R_X41Y104/LOGIC_OUTS20 INT_R_X41Y105/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y104/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y104/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X41Y104/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[44].stage/split_module/r_bit2 - 
wires: CLBLM_R_X41Y104/CLBLM_IMUX26 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y104/CLBLM_L_B4 CLBLM_R_X41Y104/CLBLM_M_BQ INT_R_X41Y104/IMUX26 INT_R_X41Y104/LOGIC_OUTS5 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y104/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[44].stage/split_module/r_compare_result - 
wires: CLBLM_R_X41Y104/CLBLM_IMUX0 CLBLM_R_X41Y104/CLBLM_IMUX16 CLBLM_R_X41Y104/CLBLM_IMUX20 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y104/CLBLM_L_A3 CLBLM_R_X41Y104/CLBLM_L_AQ CLBLM_R_X41Y104/CLBLM_L_B3 CLBLM_R_X41Y104/CLBLM_L_C2 INT_R_X41Y104/BYP_ALT0 INT_R_X41Y104/BYP_BOUNCE0 INT_R_X41Y104/IMUX0 INT_R_X41Y104/IMUX16 INT_R_X41Y104/IMUX20 INT_R_X41Y104/LOGIC_OUTS0 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y104/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y104/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X41Y104/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X41Y104/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y104/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[44].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X41Y104/CLBLM_IMUX9 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y104/CLBLM_L_A5 CLBLM_R_X41Y104/CLBLM_L_AMUX INT_R_X41Y104/FAN_ALT5 INT_R_X41Y104/FAN_BOUNCE5 INT_R_X41Y104/IMUX9 INT_R_X41Y104/LOGIC_OUTS16 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y104/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y104/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y104/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X41Y104/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_45 - 
wires: CLBLL_L_X40Y105/CLBLL_BYP0 CLBLL_L_X40Y105/CLBLL_IMUX2 CLBLL_L_X40Y105/CLBLL_LL_A2 CLBLL_L_X40Y105/CLBLL_L_AX CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y104/CLBLM_L_BQ INT_L_X40Y104/FAN_BOUNCE_S3_2 INT_L_X40Y105/BYP_ALT0 INT_L_X40Y105/BYP_L0 INT_L_X40Y105/FAN_ALT2 INT_L_X40Y105/FAN_BOUNCE2 INT_L_X40Y105/IMUX_L2 INT_L_X40Y105/NW2END1 INT_R_X41Y104/LOGIC_OUTS1 INT_R_X41Y104/NW2BEG1 INT_R_X41Y105/NW2A1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X41Y104/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y105/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y105/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y105/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X40Y105/INT_L.NW2END1->>FAN_ALT2 INT_L_X40Y105/INT_L.NW2END1->>IMUX_L2 INT_R_X41Y104/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[44].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y103/CLBLL_ER1BEG1 CLBLL_L_X40Y103/CLBLL_SW2A0 CLBLL_L_X40Y104/CLBLL_BYP4 CLBLL_L_X40Y104/CLBLL_LL_AQ CLBLL_L_X40Y104/CLBLL_LL_BX CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y103/CLBLM_ER1BEG1 CLBLM_R_X39Y103/CLBLM_SW2A0 INT_L_X40Y103/ER1END1 INT_L_X40Y103/NR1BEG1 INT_L_X40Y103/SW2A0 INT_L_X40Y104/BYP_ALT4 INT_L_X40Y104/BYP_L4 INT_L_X40Y104/LOGIC_OUTS_L4 INT_L_X40Y104/NR1END1 INT_L_X40Y104/SW2BEG0 INT_R_X39Y103/ER1BEG1 INT_R_X39Y103/SW2END0 VBRK_X99Y108/VBRK_ER1BEG1 VBRK_X99Y108/VBRK_SW2A0 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y103/INT_L.ER1END1->>NR1BEG1 INT_L_X40Y104/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y104/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X40Y104/INT_L.NR1END1->>BYP_ALT4 INT_R_X39Y103/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_45 - 
wires: CLBLL_L_X40Y104/CLBLL_BYP3 CLBLL_L_X40Y104/CLBLL_LL_BQ CLBLL_L_X40Y104/CLBLL_LL_CX CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y105/CLBLL_IMUX8 CLBLL_L_X40Y105/CLBLL_LL_A5 CLBLL_L_X40Y107/CLBLL_WR1END1 CLBLM_R_X39Y107/CLBLM_IMUX18 CLBLM_R_X39Y107/CLBLM_M_B2 CLBLM_R_X39Y107/CLBLM_WR1END1 CLBLM_R_X41Y103/CLBLM_IMUX20 CLBLM_R_X41Y103/CLBLM_L_C2 INT_L_X40Y104/BYP_ALT3 INT_L_X40Y104/BYP_L3 INT_L_X40Y104/ER1BEG2 INT_L_X40Y104/FAN_ALT3 INT_L_X40Y104/FAN_BOUNCE3 INT_L_X40Y104/LOGIC_OUTS_L5 INT_L_X40Y104/NL1BEG0 INT_L_X40Y104/NL1END_S3_0 INT_L_X40Y105/IMUX_L8 INT_L_X40Y105/NL1END0 INT_L_X40Y105/NN2BEG0 INT_L_X40Y106/NN2A0 INT_L_X40Y106/NN2END_S2_0 INT_L_X40Y107/NN2END0 INT_L_X40Y107/WR1BEG1 INT_R_X39Y107/IMUX18 INT_R_X39Y107/WR1END1 INT_R_X41Y103/IMUX20 INT_R_X41Y103/SL1END2 INT_R_X41Y104/ER1END2 INT_R_X41Y104/SL1BEG2 VBRK_X99Y112/VBRK_WR1END1 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y103/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X40Y104/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y104/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y104/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X40Y104/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y104/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X40Y105/INT_L.NL1END0->>IMUX_L8 INT_L_X40Y105/INT_L.NL1END0->>NN2BEG0 INT_L_X40Y107/INT_L.NN2END0->>WR1BEG1 INT_R_X39Y107/INT_R.WR1END1->>IMUX18 INT_R_X41Y103/INT_R.SL1END2->>IMUX20 INT_R_X41Y104/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[44].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X42Y103/CLBLL_IMUX7 CLBLL_L_X42Y103/CLBLL_LL_A1 CLBLL_L_X42Y103/CLBLL_SE2A3 CLBLM_R_X41Y103/CLBLM_SE2A3 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y104/CLBLM_L_BMUX INT_L_X42Y103/IMUX_L7 INT_L_X42Y103/SE2END3 INT_R_X41Y103/SE2A3 INT_R_X41Y104/LOGIC_OUTS17 INT_R_X41Y104/SE2BEG3 
pips: CLBLL_L_X42Y103/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y104/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y103/INT_L.SE2END3->>IMUX_L7 INT_R_X41Y104/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[44].stage/split_module/p_0_in - 
wires: CLBLM_R_X41Y104/CLBLM_IMUX21 CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y104/CLBLM_L_C4 CLBLM_R_X41Y104/CLBLM_M_CQ INT_R_X41Y104/IMUX21 INT_R_X41Y104/LOGIC_OUTS6 
pips: CLBLM_R_X41Y104/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y104/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y104/INT_R.LOGIC_OUTS6->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_45 - 
wires: CLBLL_L_X40Y105/CLBLL_BYP2 CLBLL_L_X40Y105/CLBLL_L_CX CLBLM_R_X41Y104/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y104/CLBLM_L_CQ INT_L_X40Y105/BYP_ALT2 INT_L_X40Y105/BYP_L2 INT_L_X40Y105/NW2END2 INT_R_X41Y104/LOGIC_OUTS2 INT_R_X41Y104/NW2BEG2 INT_R_X41Y105/NW2A2 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLM_R_X41Y104/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y105/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y105/INT_L.NW2END2->>BYP_ALT2 INT_R_X41Y104/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[44].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__44_n_0 - 
wires: CLBLM_R_X39Y105/CLBLM_FAN7 CLBLM_R_X39Y105/CLBLM_M_CE CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y107/CLBLM_M_B INT_R_X39Y105/FAN7 INT_R_X39Y105/FAN_ALT7 INT_R_X39Y105/SS2END1 INT_R_X39Y106/SS2A1 INT_R_X39Y107/LOGIC_OUTS13 INT_R_X39Y107/SS2BEG1 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y105/INT_R.FAN_ALT7->>FAN7 INT_R_X39Y105/INT_R.SS2END1->>FAN_ALT7 INT_R_X39Y107/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[45].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX24 CLBLL_L_X40Y105/CLBLL_LL_B5 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y105/CLBLL_L_AQ INT_L_X40Y105/IMUX_L24 INT_L_X40Y105/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y105/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[45].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX27 CLBLL_L_X40Y105/CLBLL_LL_B4 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y105/CLBLL_L_BQ INT_L_X40Y105/IMUX_L27 INT_L_X40Y105/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y105/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[45].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX1 CLBLL_L_X40Y105/CLBLL_IMUX17 CLBLL_L_X40Y105/CLBLL_IMUX29 CLBLL_L_X40Y105/CLBLL_LL_A3 CLBLL_L_X40Y105/CLBLL_LL_AQ CLBLL_L_X40Y105/CLBLL_LL_B3 CLBLL_L_X40Y105/CLBLL_LL_C2 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS4 INT_L_X40Y105/IMUX_L1 INT_L_X40Y105/IMUX_L17 INT_L_X40Y105/IMUX_L29 INT_L_X40Y105/LOGIC_OUTS_L4 INT_L_X40Y105/NL1BEG_N3 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y105/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y105/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y105/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y105/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[45].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX11 CLBLL_L_X40Y105/CLBLL_LL_A4 CLBLL_L_X40Y105/CLBLL_LL_AMUX CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS20 INT_L_X40Y105/IMUX_L11 INT_L_X40Y105/LOGIC_OUTS_L20 INT_L_X40Y105/NE2BEG2 INT_L_X40Y105/WL1END1 INT_L_X40Y106/NE2A2 INT_R_X41Y105/SL1END2 INT_R_X41Y105/WL1BEG1 INT_R_X41Y106/NE2END2 INT_R_X41Y106/SL1BEG2 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y105/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X40Y105/INT_L.WL1END1->>IMUX_L11 INT_R_X41Y105/INT_R.SL1END2->>WL1BEG1 INT_R_X41Y106/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_46 - 
wires: CLBLL_L_X40Y105/CLBLL_LL_BQ CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y106/CLBLL_NW2A1 CLBLM_R_X39Y106/CLBLM_BYP1 CLBLM_R_X39Y106/CLBLM_IMUX10 CLBLM_R_X39Y106/CLBLM_L_A4 CLBLM_R_X39Y106/CLBLM_M_AX CLBLM_R_X39Y106/CLBLM_NW2A1 INT_L_X40Y105/LOGIC_OUTS_L5 INT_L_X40Y105/NW2BEG1 INT_L_X40Y106/NW2A1 INT_R_X39Y106/BYP1 INT_R_X39Y106/BYP_ALT1 INT_R_X39Y106/IMUX10 INT_R_X39Y106/NW2END1 VBRK_X99Y111/VBRK_NW2A1 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X40Y105/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X39Y106/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y106/INT_R.NW2END1->>BYP_ALT1 INT_R_X39Y106/INT_R.NW2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[45].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y104/CLBLL_BYP6 CLBLL_L_X40Y104/CLBLL_LL_CQ CLBLL_L_X40Y104/CLBLL_LL_DX CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS6 INT_L_X40Y104/BYP_ALT5 INT_L_X40Y104/BYP_ALT6 INT_L_X40Y104/BYP_BOUNCE5 INT_L_X40Y104/BYP_L6 INT_L_X40Y104/FAN_ALT5 INT_L_X40Y104/FAN_BOUNCE5 INT_L_X40Y104/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y104/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y104/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y104/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X40Y104/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y104/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X40Y104/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_46 - 
wires: CLBLL_L_X40Y104/CLBLL_LL_DQ CLBLL_L_X40Y104/CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y106/CLBLL_NW2A2 CLBLL_L_X40Y107/CLBLL_NE2A2 CLBLL_L_X40Y107/CLBLL_WR1END3 CLBLL_L_X40Y108/CLBLL_BYP0 CLBLL_L_X40Y108/CLBLL_EL1BEG0 CLBLL_L_X40Y108/CLBLL_L_AX CLBLL_L_X42Y105/CLBLL_EL1BEG0 CLBLL_L_X42Y105/CLBLL_IMUX17 CLBLL_L_X42Y105/CLBLL_LL_B3 CLBLM_R_X39Y106/CLBLM_IMUX3 CLBLM_R_X39Y106/CLBLM_L_A2 CLBLM_R_X39Y106/CLBLM_NW2A2 CLBLM_R_X39Y107/CLBLM_IMUX22 CLBLM_R_X39Y107/CLBLM_M_C3 CLBLM_R_X39Y107/CLBLM_NE2A2 CLBLM_R_X39Y107/CLBLM_WR1END3 CLBLM_R_X39Y108/CLBLM_EL1BEG0 CLBLM_R_X41Y105/CLBLM_EL1BEG0 INT_L_X40Y104/LOGIC_OUTS_L7 INT_L_X40Y104/NL1BEG2 INT_L_X40Y105/EL1BEG1 INT_L_X40Y105/NL1END2 INT_L_X40Y105/NW2BEG2 INT_L_X40Y106/NW2A2 INT_L_X40Y107/EL1END_S3_0 INT_L_X40Y107/NE2END2 INT_L_X40Y107/WR1BEG3 INT_L_X40Y108/BYP_ALT0 INT_L_X40Y108/BYP_L0 INT_L_X40Y108/EL1END0 INT_L_X42Y104/EL1END_S3_0 INT_L_X42Y105/EL1END0 INT_L_X42Y105/IMUX_L17 INT_R_X39Y106/IMUX3 INT_R_X39Y106/NE2BEG2 INT_R_X39Y106/NL1BEG1 INT_R_X39Y106/NW2END2 INT_R_X39Y107/IMUX22 INT_R_X39Y107/NE2A2 INT_R_X39Y107/NL1END1 INT_R_X39Y107/NR1BEG1 INT_R_X39Y107/WR1END3 INT_R_X39Y108/EL1BEG0 INT_R_X39Y108/NR1END1 INT_R_X41Y105/EL1BEG0 INT_R_X41Y105/EL1END1 VBRK_X99Y111/VBRK_NW2A2 VBRK_X99Y112/VBRK_NE2A2 VBRK_X99Y112/VBRK_WR1END3 VBRK_X99Y113/VBRK_EL1BEG0 
pips: CLBLL_L_X40Y104/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y104/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X40Y105/INT_L.NL1END2->>EL1BEG1 INT_L_X40Y105/INT_L.NL1END2->>NW2BEG2 INT_L_X40Y107/INT_L.NE2END2->>WR1BEG3 INT_L_X40Y108/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y108/INT_L.EL1END0->>BYP_ALT0 INT_L_X42Y105/INT_L.EL1END0->>IMUX_L17 INT_R_X39Y106/INT_R.NW2END2->>IMUX3 INT_R_X39Y106/INT_R.NW2END2->>NE2BEG2 INT_R_X39Y106/INT_R.NW2END2->>NL1BEG1 INT_R_X39Y107/INT_R.NL1END1->>NR1BEG1 INT_R_X39Y107/INT_R.WR1END3->>IMUX22 INT_R_X39Y108/INT_R.NR1END1->>EL1BEG0 INT_R_X41Y105/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[45].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y105/CLBLL_LL_BMUX CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y105/CLBLL_IMUX9 CLBLL_L_X42Y105/CLBLL_L_A5 CLBLL_L_X42Y105/CLBLL_SE2A0 CLBLM_R_X41Y105/CLBLM_SE2A0 INT_L_X40Y105/ER1BEG_S0 INT_L_X40Y105/LOGIC_OUTS_L21 INT_L_X40Y106/ER1BEG0 INT_L_X42Y105/IMUX_L9 INT_L_X42Y105/SE2END0 INT_R_X41Y105/SE2A0 INT_R_X41Y106/ER1END0 INT_R_X41Y106/SE2BEG0 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y105/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X40Y105/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X42Y105/INT_L.SE2END0->>IMUX_L9 INT_R_X41Y106/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[45].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y105/CLBLL_IMUX28 CLBLL_L_X40Y105/CLBLL_LL_C4 CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y105/CLBLL_L_CQ INT_L_X40Y105/IMUX_L28 INT_L_X40Y105/LOGIC_OUTS_L2 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y105/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y105/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_46 - 
wires: CLBLL_L_X40Y105/CLBLL_LL_CQ CLBLL_L_X40Y105/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y106/CLBLL_WR1END3 CLBLM_R_X39Y106/CLBLM_BYP3 CLBLM_R_X39Y106/CLBLM_M_CX CLBLM_R_X39Y106/CLBLM_WR1END3 INT_L_X40Y105/LOGIC_OUTS_L6 INT_L_X40Y105/NR1BEG2 INT_L_X40Y106/NR1END2 INT_L_X40Y106/WR1BEG3 INT_R_X39Y106/BYP3 INT_R_X39Y106/BYP_ALT3 INT_R_X39Y106/WR1END3 VBRK_X99Y111/VBRK_WR1END3 
pips: CLBLL_L_X40Y105/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y106/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X40Y105/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X40Y106/INT_L.NR1END2->>WR1BEG3 INT_R_X39Y106/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y106/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[45].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__45_n_0 - 
wires: CLBLL_L_X40Y106/CLBLL_FAN7 CLBLL_L_X40Y106/CLBLL_LL_CE CLBLL_L_X40Y106/CLBLL_SE2A2 CLBLM_R_X39Y106/CLBLM_SE2A2 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y107/CLBLM_M_C INT_L_X40Y106/FAN_ALT7 INT_L_X40Y106/FAN_L7 INT_L_X40Y106/SE2END2 INT_R_X39Y106/SE2A2 INT_R_X39Y107/LOGIC_OUTS14 INT_R_X39Y107/SE2BEG2 VBRK_X99Y111/VBRK_SE2A2 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y106/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y106/INT_L.SE2END2->>FAN_ALT7 INT_R_X39Y107/INT_R.LOGIC_OUTS14->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[46].stage/split_module/r_bit1 - 
wires: CLBLM_R_X39Y106/CLBLM_IMUX25 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y106/CLBLM_L_B5 CLBLM_R_X39Y106/CLBLM_M_AQ INT_R_X39Y106/IMUX25 INT_R_X39Y106/LOGIC_OUTS4 
pips: CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y106/INT_R.LOGIC_OUTS4->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[46].stage/split_module/r_bit2 - 
wires: CLBLM_R_X39Y106/CLBLM_IMUX26 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X39Y106/CLBLM_L_B4 CLBLM_R_X39Y106/CLBLM_M_BQ INT_R_X39Y106/IMUX26 INT_R_X39Y106/LOGIC_OUTS5 
pips: CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X39Y106/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[46].stage/split_module/r_compare_result - 
wires: CLBLM_R_X39Y106/CLBLM_IMUX16 CLBLM_R_X39Y106/CLBLM_IMUX30 CLBLM_R_X39Y106/CLBLM_IMUX6 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y106/CLBLM_L_A1 CLBLM_R_X39Y106/CLBLM_L_AQ CLBLM_R_X39Y106/CLBLM_L_B3 CLBLM_R_X39Y106/CLBLM_L_C5 INT_R_X39Y106/IMUX16 INT_R_X39Y106/IMUX30 INT_R_X39Y106/IMUX6 INT_R_X39Y106/LOGIC_OUTS0 INT_R_X39Y106/NL1BEG_N3 
pips: CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y106/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X39Y106/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X39Y106/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X39Y106/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y106/INT_R.NL1BEG_N3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[46].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X39Y106/CLBLM_IMUX0 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y106/CLBLM_L_A3 CLBLM_R_X39Y106/CLBLM_L_AMUX INT_R_X39Y105/SR1END3 INT_R_X39Y106/IMUX0 INT_R_X39Y106/LOGIC_OUTS16 INT_R_X39Y106/SR1BEG3 INT_R_X39Y106/SR1END_N3_3 
pips: CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y106/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y106/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X39Y106/INT_R.SR1END_N3_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_47 - 
wires: CLBLL_L_X40Y107/CLBLL_BYP3 CLBLL_L_X40Y107/CLBLL_IMUX11 CLBLL_L_X40Y107/CLBLL_LL_A4 CLBLL_L_X40Y107/CLBLL_LL_CX CLBLL_L_X40Y107/CLBLL_NE2A1 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y106/CLBLM_L_BQ CLBLM_R_X39Y107/CLBLM_NE2A1 INT_L_X40Y107/BYP_ALT3 INT_L_X40Y107/BYP_ALT4 INT_L_X40Y107/BYP_BOUNCE4 INT_L_X40Y107/BYP_L3 INT_L_X40Y107/IMUX_L11 INT_L_X40Y107/NE2END1 INT_R_X39Y106/LOGIC_OUTS1 INT_R_X39Y106/NE2BEG1 INT_R_X39Y107/NE2A1 VBRK_X99Y112/VBRK_NE2A1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X39Y106/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y107/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y107/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y107/INT_L.BYP_BOUNCE4->>BYP_ALT3 INT_L_X40Y107/INT_L.NE2END1->>BYP_ALT4 INT_L_X40Y107/INT_L.NE2END1->>IMUX_L11 INT_R_X39Y106/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[46].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y108/CLBLL_BYP5 CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y108/CLBLL_L_AMUX CLBLL_L_X40Y108/CLBLL_L_BX INT_L_X40Y108/BYP_ALT5 INT_L_X40Y108/BYP_L5 INT_L_X40Y108/FAN_ALT5 INT_L_X40Y108/FAN_BOUNCE5 INT_L_X40Y108/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y108/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y108/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y108/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X40Y108/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_47 - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG2 CLBLL_L_X40Y107/CLBLL_IMUX7 CLBLL_L_X40Y107/CLBLL_LL_A1 CLBLL_L_X40Y107/CLBLL_SW2A1 CLBLL_L_X40Y108/CLBLL_BYP2 CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y108/CLBLL_L_BQ CLBLL_L_X40Y108/CLBLL_L_CX CLBLM_R_X39Y107/CLBLM_ER1BEG2 CLBLM_R_X39Y107/CLBLM_IMUX12 CLBLM_R_X39Y107/CLBLM_IMUX43 CLBLM_R_X39Y107/CLBLM_M_B6 CLBLM_R_X39Y107/CLBLM_M_D6 CLBLM_R_X39Y107/CLBLM_SW2A1 INT_L_X40Y107/ER1END2 INT_L_X40Y107/FAN_BOUNCE_S3_6 INT_L_X40Y107/IMUX_L7 INT_L_X40Y107/NR1BEG2 INT_L_X40Y107/SW2A1 INT_L_X40Y108/BYP_ALT2 INT_L_X40Y108/BYP_L2 INT_L_X40Y108/FAN_ALT6 INT_L_X40Y108/FAN_BOUNCE6 INT_L_X40Y108/LOGIC_OUTS_L1 INT_L_X40Y108/NR1END2 INT_L_X40Y108/SW2BEG1 INT_R_X39Y107/ER1BEG2 INT_R_X39Y107/IMUX12 INT_R_X39Y107/IMUX43 INT_R_X39Y107/SW2END1 VBRK_X99Y112/VBRK_ER1BEG2 VBRK_X99Y112/VBRK_SW2A1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X40Y107/INT_L.ER1END2->>NR1BEG2 INT_L_X40Y107/INT_L.FAN_BOUNCE_S3_6->>IMUX_L7 INT_L_X40Y108/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y108/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y108/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 INT_L_X40Y108/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X40Y108/INT_L.NR1END2->>BYP_ALT2 INT_R_X39Y107/INT_R.SW2END1->>ER1BEG2 INT_R_X39Y107/INT_R.SW2END1->>IMUX12 INT_R_X39Y107/INT_R.SW2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[46].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_R_X39Y105/CLBLM_IMUX7 CLBLM_R_X39Y105/CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y106/CLBLM_L_BMUX INT_R_X39Y105/IMUX7 INT_R_X39Y105/SL1END3 INT_R_X39Y106/LOGIC_OUTS17 INT_R_X39Y106/SL1BEG3 
pips: CLBLM_R_X39Y105/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X39Y106/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y105/INT_R.SL1END3->>IMUX7 INT_R_X39Y106/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[46].stage/split_module/p_0_in - 
wires: CLBLM_R_X39Y106/CLBLM_IMUX21 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y106/CLBLM_L_C4 CLBLM_R_X39Y106/CLBLM_M_CQ INT_R_X39Y106/IMUX21 INT_R_X39Y106/LOGIC_OUTS6 
pips: CLBLM_R_X39Y106/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y106/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y106/INT_R.LOGIC_OUTS6->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_47 - 
wires: CLBLL_L_X40Y106/CLBLL_ER1BEG3 CLBLL_L_X40Y107/CLBLL_BYP6 CLBLL_L_X40Y107/CLBLL_LL_DX CLBLM_R_X39Y106/CLBLM_ER1BEG3 CLBLM_R_X39Y106/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y106/CLBLM_L_CQ INT_L_X40Y106/ER1END3 INT_L_X40Y106/NR1BEG3 INT_L_X40Y107/BYP_ALT6 INT_L_X40Y107/BYP_L6 INT_L_X40Y107/ER1END_N3_3 INT_L_X40Y107/NR1END3 INT_R_X39Y106/ER1BEG3 INT_R_X39Y106/LOGIC_OUTS2 VBRK_X99Y111/VBRK_ER1BEG3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLM_R_X39Y106/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y106/INT_L.ER1END3->>NR1BEG3 INT_L_X40Y107/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y107/INT_L.NR1END3->>BYP_ALT6 INT_R_X39Y106/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[46].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__46_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_EE2BEG3 CLBLM_R_X39Y107/CLBLM_EE2BEG3 CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y107/CLBLM_M_D CLBLM_R_X41Y107/CLBLM_FAN7 CLBLM_R_X41Y107/CLBLM_M_CE INT_L_X40Y107/EE2A3 INT_R_X39Y107/EE2BEG3 INT_R_X39Y107/LOGIC_OUTS15 INT_R_X41Y107/EE2END3 INT_R_X41Y107/FAN7 INT_R_X41Y107/FAN_ALT3 INT_R_X41Y107/FAN_ALT7 INT_R_X41Y107/FAN_BOUNCE3 VBRK_X99Y112/VBRK_EE2BEG3 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X39Y107/INT_R.LOGIC_OUTS15->>EE2BEG3 INT_R_X41Y107/INT_R.EE2END3->>FAN_ALT3 INT_R_X41Y107/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y107/INT_R.FAN_BOUNCE3->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[47].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX24 CLBLL_L_X40Y107/CLBLL_LL_B5 CLBLL_L_X40Y107/CLBLL_LL_CMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS22 INT_L_X40Y107/IMUX_L24 INT_L_X40Y107/LOGIC_OUTS_L22 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y107/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[47].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX18 CLBLL_L_X40Y107/CLBLL_LL_B2 CLBLL_L_X40Y107/CLBLL_LL_DQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS7 INT_L_X40Y107/IMUX_L18 INT_L_X40Y107/LOGIC_OUTS_L7 INT_L_X40Y107/SR1BEG_S0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X40Y107/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X40Y107/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[47].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX1 CLBLL_L_X40Y107/CLBLL_IMUX17 CLBLL_L_X40Y107/CLBLL_IMUX29 CLBLL_L_X40Y107/CLBLL_LL_A3 CLBLL_L_X40Y107/CLBLL_LL_AQ CLBLL_L_X40Y107/CLBLL_LL_B3 CLBLL_L_X40Y107/CLBLL_LL_C2 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS4 INT_L_X40Y107/IMUX_L1 INT_L_X40Y107/IMUX_L17 INT_L_X40Y107/IMUX_L29 INT_L_X40Y107/LOGIC_OUTS_L4 INT_L_X40Y107/NL1BEG_N3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X40Y107/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X40Y107/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[47].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX2 CLBLL_L_X40Y107/CLBLL_LL_A2 CLBLL_L_X40Y107/CLBLL_LL_AMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS20 INT_L_X40Y107/FAN_ALT7 INT_L_X40Y107/FAN_BOUNCE7 INT_L_X40Y107/IMUX_L2 INT_L_X40Y107/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y107/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y107/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_48 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX10 CLBLL_L_X40Y107/CLBLL_IMUX34 CLBLL_L_X40Y107/CLBLL_LL_BQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y107/CLBLL_L_A4 CLBLL_L_X40Y107/CLBLL_L_C6 INT_L_X40Y107/IMUX_L10 INT_L_X40Y107/IMUX_L34 INT_L_X40Y107/LOGIC_OUTS_L5 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X40Y107/INT_L.LOGIC_OUTS_L5->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[47].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y108/CLBLL_BYP1 CLBLL_L_X40Y108/CLBLL_ER1BEG0 CLBLL_L_X40Y108/CLBLL_LL_AX CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y108/CLBLL_L_CQ CLBLL_L_X40Y108/CLBLL_WR1END3 CLBLM_R_X39Y108/CLBLM_ER1BEG0 CLBLM_R_X39Y108/CLBLM_WR1END3 INT_L_X40Y108/BYP_ALT1 INT_L_X40Y108/BYP_L1 INT_L_X40Y108/ER1END0 INT_L_X40Y108/LOGIC_OUTS_L2 INT_L_X40Y108/WR1BEG3 INT_R_X39Y107/ER1BEG_S0 INT_R_X39Y107/SR1END3 INT_R_X39Y108/ER1BEG0 INT_R_X39Y108/SR1BEG3 INT_R_X39Y108/SR1END_N3_3 INT_R_X39Y108/WR1END3 VBRK_X99Y113/VBRK_ER1BEG0 VBRK_X99Y113/VBRK_WR1END3 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y108/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y108/INT_L.ER1END0->>BYP_ALT1 INT_L_X40Y108/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_R_X39Y107/INT_R.SR1END3->>ER1BEG_S0 INT_R_X39Y108/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_48 - 
wires: CLBLL_L_X40Y107/CLBLL_BYP2 CLBLL_L_X40Y107/CLBLL_IMUX6 CLBLL_L_X40Y107/CLBLL_L_A1 CLBLL_L_X40Y107/CLBLL_L_CX CLBLL_L_X40Y107/CLBLL_WL1END0 CLBLL_L_X40Y108/CLBLL_LL_AQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y108/CLBLL_WR1END1 CLBLM_R_X39Y107/CLBLM_IMUX32 CLBLM_R_X39Y107/CLBLM_M_C1 CLBLM_R_X39Y107/CLBLM_WL1END0 CLBLM_R_X39Y108/CLBLM_IMUX11 CLBLM_R_X39Y108/CLBLM_M_A4 CLBLM_R_X39Y108/CLBLM_WR1END1 INT_L_X40Y107/BYP_ALT2 INT_L_X40Y107/BYP_BOUNCE2 INT_L_X40Y107/BYP_L2 INT_L_X40Y107/IMUX_L6 INT_L_X40Y107/SR1END1 INT_L_X40Y107/WL1BEG0 INT_L_X40Y108/BYP_BOUNCE_N3_2 INT_L_X40Y108/LOGIC_OUTS_L4 INT_L_X40Y108/SR1BEG1 INT_L_X40Y108/WR1BEG1 INT_R_X39Y107/IMUX32 INT_R_X39Y107/WL1END0 INT_R_X39Y108/IMUX11 INT_R_X39Y108/WR1END1 VBRK_X99Y112/VBRK_WL1END0 VBRK_X99Y113/VBRK_WR1END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X40Y107/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y107/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y107/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X40Y107/INT_L.SR1END1->>BYP_ALT2 INT_L_X40Y107/INT_L.SR1END1->>WL1BEG0 INT_L_X40Y108/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X40Y108/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X39Y107/INT_R.WL1END0->>IMUX32 INT_R_X39Y108/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[47].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y106/CLBLL_IMUX7 CLBLL_L_X40Y106/CLBLL_LL_A1 CLBLL_L_X40Y107/CLBLL_LL_BMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS21 INT_L_X40Y106/IMUX_L7 INT_L_X40Y106/SL1END3 INT_L_X40Y107/LOGIC_OUTS_L21 INT_L_X40Y107/SL1BEG3 
pips: CLBLL_L_X40Y106/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y106/INT_L.SL1END3->>IMUX_L7 INT_L_X40Y107/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[47].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX35 CLBLL_L_X40Y107/CLBLL_LL_C6 CLBLL_L_X40Y107/CLBLL_LL_DMUX CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS23 INT_L_X40Y107/IMUX_L35 INT_L_X40Y107/LOGIC_OUTS_L23 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y107/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_48 - 
wires: CLBLL_L_X40Y107/CLBLL_LL_CQ CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_BYP4 CLBLL_L_X40Y108/CLBLL_LL_BX INT_L_X40Y107/LOGIC_OUTS_L6 INT_L_X40Y107/NL1BEG1 INT_L_X40Y108/BYP_ALT4 INT_L_X40Y108/BYP_L4 INT_L_X40Y108/NL1END1 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX INT_L_X40Y107/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X40Y108/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y108/INT_L.NL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[47].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__47_n_0 - 
wires: CLBLM_R_X39Y108/CLBLM_FAN6 CLBLM_R_X39Y108/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y108/CLBLM_L_CE CLBLM_R_X39Y108/CLBLM_M_A INT_R_X39Y108/FAN6 INT_R_X39Y108/FAN_ALT1 INT_R_X39Y108/FAN_ALT6 INT_R_X39Y108/FAN_BOUNCE1 INT_R_X39Y108/LOGIC_OUTS12 INT_R_X39Y108/NL1BEG_N3 
pips: CLBLM_R_X39Y108/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X39Y108/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y108/INT_R.FAN_ALT6->>FAN6 INT_R_X39Y108/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X39Y108/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X39Y108/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[48].stage/split_module/r_bit1 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX16 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y107/CLBLL_L_B3 CLBLL_L_X40Y107/CLBLL_L_CQ INT_L_X40Y106/SR1END3 INT_L_X40Y107/IMUX_L16 INT_L_X40Y107/LOGIC_OUTS_L2 INT_L_X40Y107/SR1BEG3 INT_L_X40Y107/SR1END_N3_3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X40Y107/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X40Y107/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[48].stage/split_module/r_bit2 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX19 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y107/CLBLL_L_B2 CLBLL_L_X40Y107/CLBLL_L_DQ INT_L_X40Y107/FAN_ALT3 INT_L_X40Y107/FAN_BOUNCE3 INT_L_X40Y107/IMUX_L19 INT_L_X40Y107/LOGIC_OUTS_L3 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X40Y107/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y107/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X40Y107/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[48].stage/split_module/r_compare_result - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX0 CLBLL_L_X40Y107/CLBLL_IMUX26 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y107/CLBLL_L_A3 CLBLL_L_X40Y107/CLBLL_L_AQ CLBLL_L_X40Y107/CLBLL_L_B4 CLBLL_L_X40Y108/CLBLL_IMUX0 CLBLL_L_X40Y108/CLBLL_L_A3 INT_L_X40Y107/BYP_ALT0 INT_L_X40Y107/BYP_BOUNCE0 INT_L_X40Y107/IMUX_L0 INT_L_X40Y107/IMUX_L26 INT_L_X40Y107/LOGIC_OUTS_L0 INT_L_X40Y107/NR1BEG0 INT_L_X40Y108/IMUX_L0 INT_L_X40Y108/NR1END0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X40Y107/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y107/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X40Y107/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X40Y108/INT_L.NR1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[48].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_IMUX9 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y107/CLBLL_L_A5 CLBLL_L_X40Y107/CLBLL_L_AMUX INT_L_X40Y107/FAN_ALT5 INT_L_X40Y107/FAN_BOUNCE5 INT_L_X40Y107/IMUX_L9 INT_L_X40Y107/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y107/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y107/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X40Y107/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[48].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_L_X40Y107/CLBLL_BYP7 CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y107/CLBLL_L_CMUX CLBLL_L_X40Y107/CLBLL_L_DX INT_L_X40Y107/BYP_ALT1 INT_L_X40Y107/BYP_ALT7 INT_L_X40Y107/BYP_BOUNCE1 INT_L_X40Y107/BYP_L7 INT_L_X40Y107/GFAN1 INT_L_X40Y107/LOGIC_OUTS_L18 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y107/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y107/INT_L.BYP_ALT7->>BYP_L7 INT_L_X40Y107/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X40Y107/INT_L.GFAN1->>BYP_ALT7 INT_L_X40Y107/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_49 - 
wires: CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y107/CLBLL_L_DMUX CLBLL_L_X40Y107/CLBLL_WR1END2 CLBLL_L_X40Y108/CLBLL_BYP3 CLBLL_L_X40Y108/CLBLL_LL_CX CLBLM_R_X39Y107/CLBLM_IMUX44 CLBLM_R_X39Y107/CLBLM_M_D4 CLBLM_R_X39Y107/CLBLM_WR1END2 CLBLM_R_X41Y108/CLBLM_BYP4 CLBLM_R_X41Y108/CLBLM_IMUX3 CLBLM_R_X41Y108/CLBLM_L_A2 CLBLM_R_X41Y108/CLBLM_M_BX CLBLM_R_X41Y109/CLBLM_IMUX24 CLBLM_R_X41Y109/CLBLM_IMUX8 CLBLM_R_X41Y109/CLBLM_M_A5 CLBLM_R_X41Y109/CLBLM_M_B5 INT_L_X40Y107/LOGIC_OUTS_L19 INT_L_X40Y107/NE2BEG1 INT_L_X40Y107/NL1BEG0 INT_L_X40Y107/NL1END_S3_0 INT_L_X40Y107/WR1BEG2 INT_L_X40Y108/BYP_ALT3 INT_L_X40Y108/BYP_L3 INT_L_X40Y108/NE2A1 INT_L_X40Y108/NL1BEG_N3 INT_L_X40Y108/NL1END0 INT_R_X39Y107/IMUX44 INT_R_X39Y107/WR1END2 INT_R_X41Y108/BYP4 INT_R_X41Y108/BYP_ALT4 INT_R_X41Y108/IMUX3 INT_R_X41Y108/NE2END1 INT_R_X41Y108/NL1BEG0 INT_R_X41Y108/NL1END_S3_0 INT_R_X41Y109/IMUX24 INT_R_X41Y109/IMUX8 INT_R_X41Y109/NL1END0 VBRK_X99Y112/VBRK_WR1END2 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X39Y107/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y107/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_L_X40Y107/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X40Y107/INT_L.LOGIC_OUTS_L19->>WR1BEG2 INT_L_X40Y108/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y108/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X40Y108/INT_L.NL1END0->>NL1BEG_N3 INT_R_X39Y107/INT_R.WR1END2->>IMUX44 INT_R_X41Y108/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y108/INT_R.NE2END1->>BYP_ALT4 INT_R_X41Y108/INT_R.NE2END1->>IMUX3 INT_R_X41Y108/INT_R.NE2END1->>NL1BEG0 INT_R_X41Y109/INT_R.NL1END0->>IMUX24 INT_R_X41Y109/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

STAGEN[48].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y107/CLBLL_L_BQ CLBLM_R_X41Y107/CLBLM_IMUX8 CLBLM_R_X41Y107/CLBLM_M_A5 INT_L_X40Y107/EL1BEG0 INT_L_X40Y107/LOGIC_OUTS_L1 INT_R_X41Y106/EL1END_S3_0 INT_R_X41Y107/EL1END0 INT_R_X41Y107/IMUX8 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y107/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y107/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X41Y107/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[48].stage/split_module/p_0_in - 
wires: CLBLL_L_X40Y108/CLBLL_IMUX10 CLBLL_L_X40Y108/CLBLL_LL_BQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y108/CLBLL_L_A4 INT_L_X40Y108/IMUX_L10 INT_L_X40Y108/LOGIC_OUTS_L5 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y108/INT_L.LOGIC_OUTS_L5->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[48].stage/split_module/r_swap_reg_n_0_[1] - 
wires: CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y108/CLBLL_L_AQ CLBLM_R_X41Y108/CLBLM_BYP3 CLBLM_R_X41Y108/CLBLM_M_CX INT_L_X40Y107/SE2A0 INT_L_X40Y108/LOGIC_OUTS_L0 INT_L_X40Y108/SE2BEG0 INT_R_X41Y107/NR1BEG0 INT_R_X41Y107/SE2END0 INT_R_X41Y108/BYP3 INT_R_X41Y108/BYP_ALT3 INT_R_X41Y108/NL1BEG_N3 INT_R_X41Y108/NR1END0 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y108/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X40Y108/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X41Y107/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y108/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y108/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X41Y108/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[48].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__3_n_0 - 
wires: CLBLM_L_X46Y107/CLBLM_FAN7 CLBLM_L_X46Y107/CLBLM_M_CE CLBLM_R_X47Y107/CLBLM_FAN7 CLBLM_R_X47Y107/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y107/CLBLM_M_B CLBLM_R_X47Y107/CLBLM_M_CE INT_L_X46Y107/FAN_ALT7 INT_L_X46Y107/FAN_L7 INT_L_X46Y107/WR1END2 INT_R_X47Y107/FAN7 INT_R_X47Y107/FAN_ALT3 INT_R_X47Y107/FAN_ALT7 INT_R_X47Y107/FAN_BOUNCE3 INT_R_X47Y107/LOGIC_OUTS13 INT_R_X47Y107/NL1BEG0 INT_R_X47Y107/NL1END_S3_0 INT_R_X47Y107/WR1BEG2 INT_R_X47Y108/NL1END0 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y107/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y107/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y107/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y107/INT_L.WR1END2->>FAN_ALT7 INT_R_X47Y107/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y107/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y107/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X47Y107/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X47Y107/INT_R.LOGIC_OUTS13->>WR1BEG2 INT_R_X47Y107/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[4].stage/split_module/r_bit1 - 
wires: CLBLL_R_X45Y106/CLBLL_SE2A2 CLBLL_R_X45Y106/CLBLL_WL1END1 CLBLL_R_X45Y107/CLBLL_IMUX26 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y107/CLBLL_L_B4 CLBLL_R_X45Y107/CLBLL_L_CQ CLBLM_L_X46Y106/CLBLM_SE2A2 CLBLM_L_X46Y106/CLBLM_WL1END1 INT_L_X46Y106/SE2END2 INT_L_X46Y106/WL1BEG1 INT_R_X45Y106/NL1BEG1 INT_R_X45Y106/SE2A2 INT_R_X45Y106/WL1END1 INT_R_X45Y107/IMUX26 INT_R_X45Y107/LOGIC_OUTS2 INT_R_X45Y107/NL1END1 INT_R_X45Y107/SE2BEG2 VBRK_X113Y111/VBRK_SE2A2 VBRK_X113Y111/VBRK_WL1END1 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X46Y106/INT_L.SE2END2->>WL1BEG1 INT_R_X45Y106/INT_R.WL1END1->>NL1BEG1 INT_R_X45Y107/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X45Y107/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[4].stage/split_module/r_bit2 - 
wires: CLBLL_R_X45Y107/CLBLL_IMUX19 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y107/CLBLL_L_B2 CLBLL_R_X45Y107/CLBLL_L_DQ INT_R_X45Y107/FAN_ALT3 INT_R_X45Y107/FAN_BOUNCE3 INT_R_X45Y107/IMUX19 INT_R_X45Y107/LOGIC_OUTS3 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X45Y107/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y107/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X45Y107/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[4].stage/split_module/r_compare_result - 
wires: CLBLL_R_X45Y107/CLBLL_IMUX0 CLBLL_R_X45Y107/CLBLL_IMUX16 CLBLL_R_X45Y107/CLBLL_IMUX8 CLBLL_R_X45Y107/CLBLL_LL_A5 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y107/CLBLL_L_A3 CLBLL_R_X45Y107/CLBLL_L_AQ CLBLL_R_X45Y107/CLBLL_L_B3 INT_R_X45Y107/IMUX0 INT_R_X45Y107/IMUX16 INT_R_X45Y107/IMUX8 INT_R_X45Y107/LOGIC_OUTS0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X45Y107/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X45Y107/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X45Y107/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[4].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLL_R_X45Y107/CLBLL_IMUX6 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y107/CLBLL_L_A1 CLBLL_R_X45Y107/CLBLL_L_AMUX INT_R_X45Y107/FAN_BOUNCE_S3_2 INT_R_X45Y107/IMUX6 INT_R_X45Y107/LOGIC_OUTS16 INT_R_X45Y107/NL1BEG1 INT_R_X45Y108/FAN_ALT2 INT_R_X45Y108/FAN_BOUNCE2 INT_R_X45Y108/NL1END1 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y107/INT_R.FAN_BOUNCE_S3_2->>IMUX6 INT_R_X45Y107/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X45Y108/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y108/INT_R.NL1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_5 - 
wires: CLBLL_R_X45Y106/CLBLL_SE2A1 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y107/CLBLL_L_BQ CLBLM_L_X46Y106/CLBLM_BYP1 CLBLM_L_X46Y106/CLBLM_IMUX3 CLBLM_L_X46Y106/CLBLM_L_A2 CLBLM_L_X46Y106/CLBLM_M_AX CLBLM_L_X46Y106/CLBLM_SE2A1 INT_L_X46Y105/FAN_BOUNCE_S3_6 INT_L_X46Y106/BYP_ALT1 INT_L_X46Y106/BYP_L1 INT_L_X46Y106/FAN_ALT6 INT_L_X46Y106/FAN_BOUNCE6 INT_L_X46Y106/IMUX_L3 INT_L_X46Y106/SE2END1 INT_R_X45Y106/SE2A1 INT_R_X45Y107/LOGIC_OUTS1 INT_R_X45Y107/SE2BEG1 VBRK_X113Y111/VBRK_SE2A1 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y106/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X46Y106/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y106/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y106/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X46Y106/INT_L.SE2END1->>FAN_ALT6 INT_L_X46Y106/INT_L.SE2END1->>IMUX_L3 INT_R_X45Y107/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[4].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y108/CLBLL_BYP5 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y108/CLBLL_L_AQ CLBLL_R_X45Y108/CLBLL_L_BX INT_L_X44Y107/WL1END3 INT_L_X44Y108/EL1BEG2 INT_L_X44Y108/NL1BEG_N3 INT_L_X44Y108/WL1END_N1_3 INT_R_X45Y107/WL1BEG3 INT_R_X45Y108/BYP5 INT_R_X45Y108/BYP_ALT5 INT_R_X45Y108/EL1END2 INT_R_X45Y108/LOGIC_OUTS0 INT_R_X45Y108/WL1BEG_N3 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X44Y108/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X44Y108/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X45Y108/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y108/INT_R.EL1END2->>BYP_ALT5 INT_R_X45Y108/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_5 - 
wires: CLBLL_R_X45Y108/CLBLL_BYP2 CLBLL_R_X45Y108/CLBLL_EL1BEG0 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y108/CLBLL_L_BQ CLBLL_R_X45Y108/CLBLL_L_CX CLBLM_L_X46Y106/CLBLM_IMUX9 CLBLM_L_X46Y106/CLBLM_L_A5 CLBLM_L_X46Y107/CLBLM_IMUX47 CLBLM_L_X46Y107/CLBLM_M_D5 CLBLM_L_X46Y108/CLBLM_EL1BEG0 CLBLM_L_X46Y108/CLBLM_IMUX17 CLBLM_L_X46Y108/CLBLM_M_B3 INT_L_X46Y106/IMUX_L9 INT_L_X46Y106/SS2END0 INT_L_X46Y107/EL1END_S3_0 INT_L_X46Y107/IMUX_L47 INT_L_X46Y107/SS2A0 INT_L_X46Y108/EL1END0 INT_L_X46Y108/IMUX_L17 INT_L_X46Y108/SS2BEG0 INT_R_X45Y107/FAN_BOUNCE_S3_6 INT_R_X45Y108/BYP2 INT_R_X45Y108/BYP_ALT1 INT_R_X45Y108/BYP_ALT2 INT_R_X45Y108/BYP_BOUNCE1 INT_R_X45Y108/EL1BEG0 INT_R_X45Y108/FAN_ALT6 INT_R_X45Y108/FAN_BOUNCE6 INT_R_X45Y108/LOGIC_OUTS1 VBRK_X113Y113/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X46Y106/INT_L.SS2END0->>IMUX_L9 INT_L_X46Y107/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X46Y108/INT_L.EL1END0->>IMUX_L17 INT_L_X46Y108/INT_L.EL1END0->>SS2BEG0 INT_R_X45Y108/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y108/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y108/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X45Y108/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y108/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X45Y108/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y108/INT_R.LOGIC_OUTS1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[4].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y107/CLBLL_L_BMUX CLBLL_R_X45Y108/CLBLL_ER1BEG0 CLBLM_L_X46Y108/CLBLM_ER1BEG0 CLBLM_L_X46Y108/CLBLM_IMUX1 CLBLM_L_X46Y108/CLBLM_M_A3 INT_L_X46Y108/ER1END0 INT_L_X46Y108/IMUX_L1 INT_R_X45Y107/ER1BEG_S0 INT_R_X45Y107/LOGIC_OUTS17 INT_R_X45Y108/ER1BEG0 VBRK_X113Y113/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y108/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y108/INT_L.ER1END0->>IMUX_L1 INT_R_X45Y107/INT_R.LOGIC_OUTS17->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[4].stage/split_module/p_0_in - 
wires: BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X44Y107/INT_INTERFACE_WW2END2 BRAM_L_X44Y105/BRAM_ER1BEG3_2 BRAM_L_X44Y105/BRAM_WW2END2_2 CLBLL_R_X45Y107/CLBLL_IMUX4 CLBLL_R_X45Y107/CLBLL_LL_A6 CLBLL_R_X45Y107/CLBLL_LL_CQ CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y107/CLBLM_ER1BEG3 CLBLM_R_X43Y107/CLBLM_WW2END2 INT_L_X44Y107/EL1BEG2 INT_L_X44Y107/ER1END3 INT_L_X44Y107/WW2A2 INT_L_X44Y108/ER1END_N3_3 INT_R_X43Y107/ER1BEG3 INT_R_X43Y107/WW2END2 INT_R_X45Y107/EL1END2 INT_R_X45Y107/IMUX4 INT_R_X45Y107/LOGIC_OUTS6 INT_R_X45Y107/WW2BEG2 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X44Y107/INT_L.ER1END3->>EL1BEG2 INT_R_X43Y107/INT_R.WW2END2->>ER1BEG3 INT_R_X45Y107/INT_R.EL1END2->>IMUX4 INT_R_X45Y107/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_5 - 
wires: CLBLL_R_X45Y107/CLBLL_BYP6 CLBLL_R_X45Y107/CLBLL_LL_AQ CLBLL_R_X45Y107/CLBLL_LL_DX CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS4 INT_R_X45Y107/BYP6 INT_R_X45Y107/BYP_ALT6 INT_R_X45Y107/LOGIC_OUTS4 INT_R_X45Y107/NL1BEG_N3 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y107/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y107/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y107/INT_R.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[4].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__4_n_0 - 
wires: CLBLM_L_X46Y107/CLBLM_FAN6 CLBLM_L_X46Y107/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y107/CLBLM_L_CE CLBLM_L_X46Y107/CLBLM_M_D CLBLM_L_X46Y107/CLBLM_M_DMUX INT_L_X46Y107/FAN_ALT6 INT_L_X46Y107/FAN_L6 INT_L_X46Y107/LOGIC_OUTS_L23 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X46Y107/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y107/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y107/INT_L.LOGIC_OUTS_L23->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[5].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX25 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y106/CLBLM_L_B5 CLBLM_L_X46Y106/CLBLM_M_AQ INT_L_X46Y106/IMUX_L25 INT_L_X46Y106/LOGIC_OUTS_L4 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y106/INT_L.LOGIC_OUTS_L4->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[5].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX26 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y106/CLBLM_L_B4 CLBLM_L_X46Y106/CLBLM_M_BQ INT_L_X46Y106/IMUX_L26 INT_L_X46Y106/LOGIC_OUTS_L5 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y106/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y106/INT_L.LOGIC_OUTS_L5->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[5].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX16 CLBLM_L_X46Y106/CLBLM_IMUX30 CLBLM_L_X46Y106/CLBLM_IMUX6 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y106/CLBLM_L_A1 CLBLM_L_X46Y106/CLBLM_L_AQ CLBLM_L_X46Y106/CLBLM_L_B3 CLBLM_L_X46Y106/CLBLM_L_C5 INT_L_X46Y106/IMUX_L16 INT_L_X46Y106/IMUX_L30 INT_L_X46Y106/IMUX_L6 INT_L_X46Y106/LOGIC_OUTS_L0 INT_L_X46Y106/NL1BEG_N3 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y106/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X46Y106/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y106/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X46Y106/INT_L.NL1BEG_N3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[5].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y106/CLBLM_IMUX0 CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y106/CLBLM_L_A3 CLBLM_L_X46Y106/CLBLM_L_AMUX INT_L_X46Y105/SR1END3 INT_L_X46Y106/IMUX_L0 INT_L_X46Y106/LOGIC_OUTS_L16 INT_L_X46Y106/SR1BEG3 INT_L_X46Y106/SR1END_N3_3 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y106/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X46Y106/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_6 - 
wires: CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y106/CLBLM_L_BQ CLBLM_R_X47Y106/CLBLM_BYP3 CLBLM_R_X47Y106/CLBLM_IMUX7 CLBLM_R_X47Y106/CLBLM_M_A1 CLBLM_R_X47Y106/CLBLM_M_CX INT_L_X46Y106/ER1BEG2 INT_L_X46Y106/LOGIC_OUTS_L1 INT_R_X47Y106/BYP3 INT_R_X47Y106/BYP_ALT3 INT_R_X47Y106/BYP_BOUNCE3 INT_R_X47Y106/ER1END2 INT_R_X47Y106/IMUX7 INT_R_X47Y107/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y106/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y106/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X47Y106/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y106/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y106/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X47Y106/INT_R.ER1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[5].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y108/CLBLL_BYP7 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y108/CLBLL_L_CQ CLBLL_R_X45Y108/CLBLL_L_DX INT_L_X44Y108/ER1BEG3 INT_L_X44Y108/SR1END2 INT_L_X44Y109/NW2END2 INT_L_X44Y109/SR1BEG2 INT_R_X45Y108/BYP7 INT_R_X45Y108/BYP_ALT7 INT_R_X45Y108/ER1END3 INT_R_X45Y108/LOGIC_OUTS2 INT_R_X45Y108/NW2BEG2 INT_R_X45Y109/ER1END_N3_3 INT_R_X45Y109/NW2A2 
pips: CLBLL_R_X45Y108/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X44Y108/INT_L.SR1END2->>ER1BEG3 INT_L_X44Y109/INT_L.NW2END2->>SR1BEG2 INT_R_X45Y108/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y108/INT_R.ER1END3->>BYP_ALT7 INT_R_X45Y108/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_6 - 
wires: CLBLL_R_X45Y107/CLBLL_BYP2 CLBLL_R_X45Y107/CLBLL_L_CX CLBLL_R_X45Y108/CLBLL_EL1BEG2 CLBLL_R_X45Y108/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y108/CLBLL_L_DQ CLBLM_L_X46Y108/CLBLM_EL1BEG2 CLBLM_R_X47Y105/CLBLM_IMUX21 CLBLM_R_X47Y105/CLBLM_L_C4 CLBLM_R_X47Y105/CLBLM_SW2A2 CLBLM_R_X47Y106/CLBLM_IMUX8 CLBLM_R_X47Y106/CLBLM_M_A5 CLBLM_R_X47Y106/CLBLM_SE2A2 CLBLM_R_X47Y107/CLBLM_IMUX12 CLBLM_R_X47Y107/CLBLM_M_B6 DSP_L_X48Y105/DSP_SE2A2_1 DSP_L_X48Y105/DSP_SW2A2_0 INT_INTERFACE_L_X48Y105/INT_INTERFACE_SW2A2 INT_INTERFACE_L_X48Y106/INT_INTERFACE_SE2A2 INT_L_X46Y107/SE2A2 INT_L_X46Y108/EL1END2 INT_L_X46Y108/SE2BEG2 INT_L_X48Y105/SW2A2 INT_L_X48Y106/SE2END2 INT_L_X48Y106/SW2BEG2 INT_R_X45Y107/BYP2 INT_R_X45Y107/BYP_ALT2 INT_R_X45Y107/SR1END1 INT_R_X45Y108/EL1BEG2 INT_R_X45Y108/LOGIC_OUTS3 INT_R_X45Y108/SR1BEG1 INT_R_X45Y108/SR1BEG_S0 INT_R_X47Y105/BYP_ALT2 INT_R_X47Y105/BYP_BOUNCE2 INT_R_X47Y105/IMUX21 INT_R_X47Y105/SW2END2 INT_R_X47Y106/BYP_BOUNCE_N3_2 INT_R_X47Y106/IMUX8 INT_R_X47Y106/SE2A2 INT_R_X47Y107/IMUX12 INT_R_X47Y107/SE2BEG2 INT_R_X47Y107/SE2END2 VBRK_X113Y113/VBRK_EL1BEG2 VBRK_X118Y110/VBRK_SW2A2 VBRK_X118Y111/VBRK_SE2A2 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y108/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y107/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y108/INT_L.EL1END2->>SE2BEG2 INT_L_X48Y106/INT_L.SE2END2->>SW2BEG2 INT_R_X45Y107/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y107/INT_R.SR1END1->>BYP_ALT2 INT_R_X45Y108/INT_R.LOGIC_OUTS3->>EL1BEG2 INT_R_X45Y108/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X45Y108/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X47Y105/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X47Y105/INT_R.SW2END2->>BYP_ALT2 INT_R_X47Y105/INT_R.SW2END2->>IMUX21 INT_R_X47Y106/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X47Y107/INT_R.SE2END2->>IMUX12 INT_R_X47Y107/INT_R.SE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[5].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y106/CLBLM_L_BMUX CLBLM_L_X46Y107/CLBLM_IMUX8 CLBLM_L_X46Y107/CLBLM_M_A5 INT_L_X46Y106/BYP_ALT6 INT_L_X46Y106/BYP_BOUNCE6 INT_L_X46Y106/LOGIC_OUTS_L17 INT_L_X46Y107/BYP_BOUNCE_N3_6 INT_L_X46Y107/IMUX_L8 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y106/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X46Y106/INT_L.LOGIC_OUTS_L17->>BYP_ALT6 INT_L_X46Y107/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[5].stage/split_module/p_0_in - 
wires: CLBLL_R_X45Y106/CLBLL_SE2A3 CLBLL_R_X45Y107/CLBLL_LL_DQ CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS7 CLBLM_L_X46Y106/CLBLM_IMUX23 CLBLM_L_X46Y106/CLBLM_L_C3 CLBLM_L_X46Y106/CLBLM_SE2A3 INT_L_X46Y106/IMUX_L23 INT_L_X46Y106/SE2END3 INT_R_X45Y106/SE2A3 INT_R_X45Y107/LOGIC_OUTS7 INT_R_X45Y107/SE2BEG3 VBRK_X113Y111/VBRK_SE2A3 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X46Y106/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X46Y106/INT_L.SE2END3->>IMUX_L23 INT_R_X45Y107/INT_R.LOGIC_OUTS7->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_6 - 
wires: CLBLM_L_X46Y106/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y106/CLBLM_L_CQ CLBLM_R_X47Y106/CLBLM_BYP6 CLBLM_R_X47Y106/CLBLM_M_DX INT_L_X46Y106/ER1BEG3 INT_L_X46Y106/LOGIC_OUTS_L2 INT_R_X47Y106/BYP6 INT_R_X47Y106/BYP_ALT6 INT_R_X47Y106/ER1END3 INT_R_X47Y107/ER1END_N3_3 
pips: CLBLM_L_X46Y106/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y106/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X46Y106/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X47Y106/INT_R.BYP_ALT6->>BYP6 INT_R_X47Y106/INT_R.ER1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[5].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__5_n_0 - 
wires: CLBLM_R_X47Y105/CLBLM_FAN6 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y105/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y105/CLBLM_L_C CLBLM_R_X47Y105/CLBLM_L_CE CLBLM_R_X47Y105/CLBLM_L_CMUX CLBLM_R_X47Y106/CLBLM_FAN6 CLBLM_R_X47Y106/CLBLM_L_CE INT_L_X46Y106/EL1BEG1 INT_L_X46Y106/NW2END2 INT_R_X47Y105/BYP_ALT1 INT_R_X47Y105/BYP_BOUNCE1 INT_R_X47Y105/FAN6 INT_R_X47Y105/FAN_ALT6 INT_R_X47Y105/LOGIC_OUTS10 INT_R_X47Y105/LOGIC_OUTS18 INT_R_X47Y105/NW2BEG2 INT_R_X47Y106/EL1END1 INT_R_X47Y106/FAN6 INT_R_X47Y106/FAN_ALT6 INT_R_X47Y106/NW2A2 
pips: CLBLM_R_X47Y105/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y105/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X47Y105/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y105/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y106/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X46Y106/INT_L.NW2END2->>EL1BEG1 INT_R_X47Y105/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y105/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X47Y105/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y105/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X47Y105/INT_R.LOGIC_OUTS18->>BYP_ALT1 INT_R_X47Y106/INT_R.EL1END1->>FAN_ALT6 INT_R_X47Y106/INT_R.FAN_ALT6->>FAN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[6].stage/split_module/r_bit1 - 
wires: CLBLM_R_X47Y106/CLBLM_IMUX24 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y106/CLBLM_M_B5 CLBLM_R_X47Y106/CLBLM_M_CMUX INT_R_X47Y106/IMUX24 INT_R_X47Y106/LOGIC_OUTS22 
pips: CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y106/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[6].stage/split_module/r_bit2 - 
wires: CLBLM_R_X47Y106/CLBLM_IMUX18 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y106/CLBLM_M_B2 CLBLM_R_X47Y106/CLBLM_M_DQ INT_R_X47Y106/FAN_ALT1 INT_R_X47Y106/FAN_BOUNCE1 INT_R_X47Y106/IMUX18 INT_R_X47Y106/LOGIC_OUTS7 
pips: CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X47Y106/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y106/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X47Y106/INT_R.LOGIC_OUTS7->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[6].stage/split_module/r_compare_result - 
wires: CLBLM_R_X47Y106/CLBLM_IMUX1 CLBLM_R_X47Y106/CLBLM_IMUX17 CLBLM_R_X47Y106/CLBLM_IMUX29 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y106/CLBLM_M_A3 CLBLM_R_X47Y106/CLBLM_M_AQ CLBLM_R_X47Y106/CLBLM_M_B3 CLBLM_R_X47Y106/CLBLM_M_C2 INT_R_X47Y106/IMUX1 INT_R_X47Y106/IMUX17 INT_R_X47Y106/IMUX29 INT_R_X47Y106/LOGIC_OUTS4 INT_R_X47Y106/NL1BEG_N3 
pips: CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y106/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y106/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X47Y106/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X47Y106/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[6].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_R_X47Y106/CLBLM_IMUX2 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y106/CLBLM_M_A2 CLBLM_R_X47Y106/CLBLM_M_AMUX INT_R_X47Y106/FAN_ALT7 INT_R_X47Y106/FAN_BOUNCE7 INT_R_X47Y106/IMUX2 INT_R_X47Y106/LOGIC_OUTS20 
pips: CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y106/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y106/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X47Y106/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_7 - 
wires: CLBLM_L_X46Y105/CLBLM_BYP0 CLBLM_L_X46Y105/CLBLM_IMUX1 CLBLM_L_X46Y105/CLBLM_L_AX CLBLM_L_X46Y105/CLBLM_M_A3 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y106/CLBLM_M_BQ INT_L_X46Y105/BYP_ALT0 INT_L_X46Y105/BYP_L0 INT_L_X46Y105/IMUX_L1 INT_L_X46Y105/WL1END0 INT_R_X47Y105/SL1END1 INT_R_X47Y105/WL1BEG0 INT_R_X47Y106/LOGIC_OUTS5 INT_R_X47Y106/SL1BEG1 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y105/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y105/INT_L.WL1END0->>BYP_ALT0 INT_L_X46Y105/INT_L.WL1END0->>IMUX_L1 INT_R_X47Y105/INT_R.SL1END1->>WL1BEG0 INT_R_X47Y106/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[6].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y107/CLBLL_BYP7 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y107/CLBLL_L_CMUX CLBLL_R_X45Y107/CLBLL_L_DX INT_R_X45Y107/BYP7 INT_R_X45Y107/BYP_ALT7 INT_R_X45Y107/FAN_BOUNCE_S3_4 INT_R_X45Y107/LOGIC_OUTS18 INT_R_X45Y107/NR1BEG0 INT_R_X45Y108/FAN_ALT4 INT_R_X45Y108/FAN_BOUNCE4 INT_R_X45Y108/NR1END0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y107/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y107/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X45Y107/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X45Y108/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y108/INT_R.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_7 - 
wires: CLBLL_R_X45Y107/CLBLL_EL1BEG0 CLBLL_R_X45Y107/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y107/CLBLL_L_DMUX CLBLM_L_X46Y104/CLBLM_IMUX20 CLBLM_L_X46Y104/CLBLM_L_C2 CLBLM_L_X46Y105/CLBLM_IMUX2 CLBLM_L_X46Y105/CLBLM_M_A2 CLBLM_L_X46Y107/CLBLM_EL1BEG0 CLBLM_L_X46Y107/CLBLM_IMUX40 CLBLM_L_X46Y107/CLBLM_M_D1 INT_L_X46Y104/IMUX_L20 INT_L_X46Y104/SR1END1 INT_L_X46Y105/IMUX_L2 INT_L_X46Y105/SR1BEG1 INT_L_X46Y105/SS2END0 INT_L_X46Y106/EL1END_S3_0 INT_L_X46Y106/SS2A0 INT_L_X46Y107/EL1END0 INT_L_X46Y107/IMUX_L40 INT_L_X46Y107/SS2BEG0 INT_R_X45Y107/EL1BEG0 INT_R_X45Y107/LOGIC_OUTS19 VBRK_X113Y112/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y107/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y104/INT_L.SR1END1->>IMUX_L20 INT_L_X46Y105/INT_L.SS2END0->>IMUX_L2 INT_L_X46Y105/INT_L.SS2END0->>SR1BEG1 INT_L_X46Y107/INT_L.EL1END0->>IMUX_L40 INT_L_X46Y107/INT_L.EL1END0->>SS2BEG0 INT_R_X45Y107/INT_R.LOGIC_OUTS19->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[6].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y107/CLBLM_IMUX9 CLBLM_L_X46Y107/CLBLM_L_A5 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y106/CLBLM_M_BMUX INT_L_X46Y106/WR1END_S1_0 INT_L_X46Y107/IMUX_L9 INT_L_X46Y107/WR1END0 INT_R_X47Y106/LOGIC_OUTS21 INT_R_X47Y106/WR1BEG_S0 INT_R_X47Y107/WR1BEG0 
pips: CLBLM_L_X46Y107/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y107/INT_L.WR1END0->>IMUX_L9 INT_R_X47Y106/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[6].stage/split_module/p_0_in - 
wires: CLBLM_R_X47Y106/CLBLM_IMUX35 CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y106/CLBLM_M_C6 CLBLM_R_X47Y106/CLBLM_M_DMUX INT_R_X47Y106/IMUX35 INT_R_X47Y106/LOGIC_OUTS23 
pips: CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X47Y106/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_7 - 
wires: CLBLM_L_X46Y105/CLBLM_BYP2 CLBLM_L_X46Y105/CLBLM_L_CX CLBLM_R_X47Y106/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y106/CLBLM_M_CQ INT_L_X46Y105/BYP_ALT2 INT_L_X46Y105/BYP_L2 INT_L_X46Y105/WL1END2 INT_R_X47Y105/SR1END3 INT_R_X47Y105/WL1BEG2 INT_R_X47Y106/LOGIC_OUTS6 INT_R_X47Y106/SR1BEG3 INT_R_X47Y106/SR1END_N3_3 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y106/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y105/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y105/INT_L.WL1END2->>BYP_ALT2 INT_R_X47Y105/INT_R.SR1END3->>WL1BEG2 INT_R_X47Y106/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[6].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__6_n_0 - 
wires: CLBLM_L_X46Y104/CLBLM_FAN7 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y104/CLBLM_L_C CLBLM_L_X46Y104/CLBLM_M_CE INT_L_X46Y104/FAN_ALT5 INT_L_X46Y104/FAN_ALT7 INT_L_X46Y104/FAN_BOUNCE5 INT_L_X46Y104/FAN_L7 INT_L_X46Y104/LOGIC_OUTS_L10 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y104/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y104/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y104/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X46Y104/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[7].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX24 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y105/CLBLM_L_AQ CLBLM_L_X46Y105/CLBLM_M_B5 INT_L_X46Y105/IMUX_L24 INT_L_X46Y105/LOGIC_OUTS_L0 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y105/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[7].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX27 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y105/CLBLM_L_BQ CLBLM_L_X46Y105/CLBLM_M_B4 INT_L_X46Y105/IMUX_L27 INT_L_X46Y105/LOGIC_OUTS_L1 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y105/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[7].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX17 CLBLM_L_X46Y105/CLBLM_IMUX29 CLBLM_L_X46Y105/CLBLM_IMUX7 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y105/CLBLM_M_A1 CLBLM_L_X46Y105/CLBLM_M_AQ CLBLM_L_X46Y105/CLBLM_M_B3 CLBLM_L_X46Y105/CLBLM_M_C2 INT_L_X46Y105/BYP_ALT3 INT_L_X46Y105/BYP_BOUNCE3 INT_L_X46Y105/IMUX_L17 INT_L_X46Y105/IMUX_L29 INT_L_X46Y105/IMUX_L7 INT_L_X46Y105/LOGIC_OUTS_L4 INT_L_X46Y105/NL1BEG_N3 INT_L_X46Y106/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y105/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y105/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X46Y105/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X46Y105/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X46Y105/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X46Y105/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[7].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX8 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y105/CLBLM_M_A5 CLBLM_L_X46Y105/CLBLM_M_AMUX INT_L_X46Y104/SR1END3 INT_L_X46Y105/IMUX_L8 INT_L_X46Y105/LOGIC_OUTS_L20 INT_L_X46Y105/SR1BEG3 INT_L_X46Y105/SR1END_N3_3 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y105/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X46Y105/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_8 - 
wires: CLBLL_R_X45Y104/CLBLL_ER1BEG2 CLBLL_R_X45Y104/CLBLL_SW2A1 CLBLM_L_X46Y104/CLBLM_BYP2 CLBLM_L_X46Y104/CLBLM_ER1BEG2 CLBLM_L_X46Y104/CLBLM_IMUX6 CLBLM_L_X46Y104/CLBLM_L_A1 CLBLM_L_X46Y104/CLBLM_L_CX CLBLM_L_X46Y104/CLBLM_SW2A1 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y105/CLBLM_M_BQ INT_L_X46Y104/BYP_ALT2 INT_L_X46Y104/BYP_L2 INT_L_X46Y104/ER1END2 INT_L_X46Y104/IMUX_L6 INT_L_X46Y104/SW2A1 INT_L_X46Y105/LOGIC_OUTS_L5 INT_L_X46Y105/SW2BEG1 INT_R_X45Y104/ER1BEG2 INT_R_X45Y104/SW2END1 VBRK_X113Y109/VBRK_ER1BEG2 VBRK_X113Y109/VBRK_SW2A1 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y104/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y104/INT_L.ER1END2->>BYP_ALT2 INT_L_X46Y104/INT_L.ER1END2->>IMUX_L6 INT_L_X46Y105/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X45Y104/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[7].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX36 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y104/CLBLM_L_CQ CLBLM_L_X46Y104/CLBLM_L_D2 INT_L_X46Y104/IMUX_L36 INT_L_X46Y104/LOGIC_OUTS_L2 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y104/INT_L.LOGIC_OUTS_L2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_8 - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX25 CLBLM_L_X46Y103/CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_IMUX3 CLBLM_L_X46Y104/CLBLM_IMUX39 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y104/CLBLM_L_A2 CLBLM_L_X46Y104/CLBLM_L_D3 CLBLM_L_X46Y104/CLBLM_L_DQ CLBLM_R_X47Y105/CLBLM_IMUX30 CLBLM_R_X47Y105/CLBLM_L_C5 INT_L_X46Y103/IMUX_L25 INT_L_X46Y103/SL1END3 INT_L_X46Y103/SR1BEG_S0 INT_L_X46Y104/FAN_ALT3 INT_L_X46Y104/FAN_BOUNCE3 INT_L_X46Y104/IMUX_L3 INT_L_X46Y104/IMUX_L39 INT_L_X46Y104/LOGIC_OUTS_L3 INT_L_X46Y104/NE2BEG3 INT_L_X46Y104/SL1BEG3 INT_L_X46Y105/NE2A3 INT_R_X47Y105/IMUX30 INT_R_X47Y105/NE2END3 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y105/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X46Y103/INT_L.SL1END3->>SR1BEG_S0 INT_L_X46Y103/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X46Y104/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y104/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X46Y104/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X46Y104/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X46Y104/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_L_X46Y104/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_R_X47Y105/INT_R.NE2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[7].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y105/CLBLM_M_BMUX CLBLM_R_X47Y106/CLBLM_IMUX10 CLBLM_R_X47Y106/CLBLM_L_A4 INT_L_X46Y105/ER1BEG_S0 INT_L_X46Y105/LOGIC_OUTS_L21 INT_L_X46Y106/ER1BEG0 INT_R_X47Y106/ER1END0 INT_R_X47Y106/IMUX10 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y106/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X46Y105/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_R_X47Y106/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[7].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y105/CLBLM_IMUX28 CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y105/CLBLM_L_CQ CLBLM_L_X46Y105/CLBLM_M_C4 INT_L_X46Y105/IMUX_L28 INT_L_X46Y105/LOGIC_OUTS_L2 
pips: CLBLM_L_X46Y105/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y105/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y105/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_8 - 
wires: CLBLM_L_X46Y102/CLBLM_BYP3 CLBLM_L_X46Y102/CLBLM_M_CX CLBLM_L_X46Y105/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y105/CLBLM_M_CQ INT_L_X46Y102/BYP_ALT3 INT_L_X46Y102/BYP_L3 INT_L_X46Y102/SS2END2 INT_L_X46Y103/SS2A2 INT_L_X46Y104/SL1END2 INT_L_X46Y104/SS2BEG2 INT_L_X46Y105/LOGIC_OUTS_L6 INT_L_X46Y105/SL1BEG2 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y105/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y102/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y102/INT_L.SS2END2->>BYP_ALT3 INT_L_X46Y104/INT_L.SL1END2->>SS2BEG2 INT_L_X46Y105/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[7].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__7_n_0 - 
wires: CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y104/CLBLM_L_D CLBLM_R_X47Y104/CLBLM_FAN7 CLBLM_R_X47Y104/CLBLM_M_CE INT_L_X46Y104/EL1BEG2 INT_L_X46Y104/LOGIC_OUTS_L11 INT_R_X47Y104/EL1END2 INT_R_X47Y104/FAN7 INT_R_X47Y104/FAN_ALT7 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y104/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y104/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_R_X47Y104/INT_R.EL1END2->>FAN_ALT7 INT_R_X47Y104/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[8].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX25 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y104/CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_L_CMUX INT_L_X46Y104/IMUX_L25 INT_L_X46Y104/LOGIC_OUTS_L18 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y104/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[8].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX26 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y104/CLBLM_L_B4 CLBLM_L_X46Y104/CLBLM_L_DMUX INT_L_X46Y104/IMUX_L26 INT_L_X46Y104/LOGIC_OUTS_L19 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y104/INT_L.LOGIC_OUTS_L19->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[8].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX25 CLBLM_L_X46Y102/CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_IMUX10 CLBLM_L_X46Y104/CLBLM_IMUX16 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y104/CLBLM_L_A4 CLBLM_L_X46Y104/CLBLM_L_AQ CLBLM_L_X46Y104/CLBLM_L_B3 INT_L_X46Y102/IMUX_L25 INT_L_X46Y102/SS2END0 INT_L_X46Y103/SS2A0 INT_L_X46Y104/BYP_ALT0 INT_L_X46Y104/BYP_BOUNCE0 INT_L_X46Y104/IMUX_L10 INT_L_X46Y104/IMUX_L16 INT_L_X46Y104/LOGIC_OUTS_L0 INT_L_X46Y104/SS2BEG0 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y102/INT_L.SS2END0->>IMUX_L25 INT_L_X46Y104/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y104/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X46Y104/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X46Y104/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X46Y104/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[8].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX0 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y104/CLBLM_L_A3 CLBLM_L_X46Y104/CLBLM_L_AMUX INT_L_X46Y103/SR1END3 INT_L_X46Y104/IMUX_L0 INT_L_X46Y104/LOGIC_OUTS_L16 INT_L_X46Y104/SR1BEG3 INT_L_X46Y104/SR1END_N3_3 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y104/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X46Y104/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_bit_up_9 - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX3 CLBLM_L_X46Y103/CLBLM_IMUX42 CLBLM_L_X46Y103/CLBLM_L_A2 CLBLM_L_X46Y103/CLBLM_L_D6 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y104/CLBLM_L_BQ INT_L_X46Y103/IMUX_L3 INT_L_X46Y103/IMUX_L42 INT_L_X46Y103/SL1END1 INT_L_X46Y104/LOGIC_OUTS_L1 INT_L_X46Y104/SL1BEG1 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y103/INT_L.SL1END1->>IMUX_L3 INT_L_X46Y103/INT_L.SL1END1->>IMUX_L42 INT_L_X46Y104/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_large_bit_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[8].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLL_R_X45Y103/CLBLL_EL1BEG1 CLBLL_R_X45Y103/CLBLL_WW2A1 CLBLM_L_X46Y103/CLBLM_EL1BEG1 CLBLM_L_X46Y103/CLBLM_IMUX34 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y103/CLBLM_L_BQ CLBLM_L_X46Y103/CLBLM_L_C6 CLBLM_L_X46Y103/CLBLM_WW2A1 INT_L_X44Y103/ER1BEG2 INT_L_X44Y103/WW2END1 INT_L_X46Y103/EL1END1 INT_L_X46Y103/IMUX_L34 INT_L_X46Y103/LOGIC_OUTS_L1 INT_L_X46Y103/WW2BEG1 INT_R_X45Y103/EL1BEG1 INT_R_X45Y103/ER1END2 INT_R_X45Y103/WW2A1 VBRK_X113Y108/VBRK_EL1BEG1 VBRK_X113Y108/VBRK_WW2A1 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X44Y103/INT_L.WW2END1->>ER1BEG2 INT_L_X46Y103/INT_L.EL1END1->>IMUX_L34 INT_L_X46Y103/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X45Y103/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_run_up_9 - 
wires: CLBLM_L_X46Y103/CLBLM_BYP2 CLBLM_L_X46Y103/CLBLM_IMUX14 CLBLM_L_X46Y103/CLBLM_IMUX6 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y103/CLBLM_L_A1 CLBLM_L_X46Y103/CLBLM_L_B1 CLBLM_L_X46Y103/CLBLM_L_CQ CLBLM_L_X46Y103/CLBLM_L_CX CLBLM_L_X46Y104/CLBLM_IMUX21 CLBLM_L_X46Y104/CLBLM_L_C4 INT_L_X46Y103/BYP_ALT2 INT_L_X46Y103/BYP_BOUNCE2 INT_L_X46Y103/BYP_L2 INT_L_X46Y103/IMUX_L14 INT_L_X46Y103/IMUX_L6 INT_L_X46Y103/LOGIC_OUTS_L2 INT_L_X46Y103/NR1BEG2 INT_L_X46Y104/BYP_BOUNCE_N3_2 INT_L_X46Y104/IMUX_L21 INT_L_X46Y104/NR1END2 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X46Y103/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y103/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y103/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X46Y103/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X46Y103/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X46Y103/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X46Y104/INT_L.NR1END2->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

STAGEN[8].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y104/CLBLM_IMUX2 CLBLM_L_X46Y104/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y104/CLBLM_L_BMUX CLBLM_L_X46Y104/CLBLM_M_A2 INT_L_X46Y104/FAN_ALT1 INT_L_X46Y104/FAN_BOUNCE1 INT_L_X46Y104/IMUX_L2 INT_L_X46Y104/LOGIC_OUTS_L17 
pips: CLBLM_L_X46Y104/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y104/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y104/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y104/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X46Y104/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[8].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX13 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y102/CLBLM_L_B6 CLBLM_L_X46Y102/CLBLM_M_CQ INT_L_X46Y102/IMUX_L13 INT_L_X46Y102/LOGIC_OUTS_L6 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y102/INT_L.LOGIC_OUTS_L6->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

w_swap_up_9 - 
wires: CLBLM_L_X46Y102/CLBLM_BYP6 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y102/CLBLM_L_BQ CLBLM_L_X46Y102/CLBLM_M_DX INT_L_X46Y102/BYP_ALT5 INT_L_X46Y102/BYP_ALT6 INT_L_X46Y102/BYP_BOUNCE5 INT_L_X46Y102/BYP_L6 INT_L_X46Y102/LOGIC_OUTS_L1 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y102/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y102/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y102/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y102/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X46Y102/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[8].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_1__8_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_FAN7 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y103/CLBLM_L_B CLBLM_L_X46Y103/CLBLM_M_CE INT_L_X46Y103/BYP_ALT4 INT_L_X46Y103/BYP_BOUNCE4 INT_L_X46Y103/FAN_ALT7 INT_L_X46Y103/FAN_L7 INT_L_X46Y103/LOGIC_OUTS_L9 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y103/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y103/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X46Y103/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y103/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

r_data[0]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[1]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[2]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[3]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[4]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[5]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[6]_i_1__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_data[7]_i_2__8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[9].stage/split_module/r_bit1 - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX3 CLBLM_L_X46Y102/CLBLM_L_A2 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y103/CLBLM_L_DQ INT_L_X46Y102/IMUX_L3 INT_L_X46Y102/WL1END1 INT_L_X46Y103/EL1BEG2 INT_L_X46Y103/LOGIC_OUTS_L3 INT_R_X47Y102/SL1END2 INT_R_X47Y102/WL1BEG1 INT_R_X47Y103/EL1END2 INT_R_X47Y103/SL1BEG2 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y102/INT_L.WL1END1->>IMUX_L3 INT_L_X46Y103/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X47Y102/INT_R.SL1END2->>WL1BEG1 INT_R_X47Y103/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[9].stage/split_module/r_bit2 - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX6 CLBLM_L_X46Y102/CLBLM_L_A1 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y103/CLBLM_L_BMUX INT_L_X46Y102/IMUX_L6 INT_L_X46Y102/SL1END3 INT_L_X46Y103/LOGIC_OUTS_L17 INT_L_X46Y103/SL1BEG3 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y102/INT_L.SL1END3->>IMUX_L6 INT_L_X46Y103/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

STAGEN[9].stage/split_module/r_compare_result - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX0 CLBLM_L_X46Y102/CLBLM_IMUX33 CLBLM_L_X46Y102/CLBLM_L_A3 CLBLM_L_X46Y102/CLBLM_L_C1 CLBLM_L_X46Y103/CLBLM_IMUX0 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y103/CLBLM_L_A3 CLBLM_L_X46Y103/CLBLM_L_AQ INT_L_X46Y102/IMUX_L0 INT_L_X46Y102/IMUX_L33 INT_L_X46Y102/SL1END0 INT_L_X46Y103/IMUX_L0 INT_L_X46Y103/LOGIC_OUTS_L0 INT_L_X46Y103/SL1BEG0 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y102/INT_L.SL1END0->>IMUX_L0 INT_L_X46Y102/INT_L.SL1END0->>IMUX_L33 INT_L_X46Y103/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y103/INT_L.LOGIC_OUTS_L0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_compare_result_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[9].stage/split_module/r_freeze_compare_reg_n_0 - 
wires: CLBLM_L_X46Y103/CLBLM_IMUX9 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y103/CLBLM_L_A5 CLBLM_L_X46Y103/CLBLM_L_AMUX INT_L_X46Y103/FAN_ALT5 INT_L_X46Y103/FAN_BOUNCE5 INT_L_X46Y103/IMUX_L9 INT_L_X46Y103/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y103/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y103/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X46Y103/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_freeze_compare_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_large_bit_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[9].stage/split_module/r_run_reg_n_0_[0] - 
wires: CLBLM_L_X46Y103/CLBLM_BYP7 CLBLM_L_X46Y103/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y103/CLBLM_L_CMUX CLBLM_L_X46Y103/CLBLM_L_DX INT_L_X46Y103/BYP_ALT6 INT_L_X46Y103/BYP_ALT7 INT_L_X46Y103/BYP_BOUNCE6 INT_L_X46Y103/BYP_L7 INT_L_X46Y103/LOGIC_OUTS_L18 INT_L_X46Y103/NL1BEG_N3 INT_L_X46Y104/BYP_BOUNCE_N3_6 
pips: CLBLM_L_X46Y103/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y103/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y103/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X46Y103/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y103/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X46Y103/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X46Y103/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[9].stage/split_module/r_small_bit_reg_n_0 - 
wires: CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y102/CLBLM_L_AMUX CLBLM_R_X47Y104/CLBLM_IMUX1 CLBLM_R_X47Y104/CLBLM_M_A3 INT_L_X46Y102/LOGIC_OUTS_L16 INT_L_X46Y102/NE2BEG2 INT_L_X46Y103/NE2A2 INT_R_X47Y103/NE2END2 INT_R_X47Y103/NL1BEG1 INT_R_X47Y104/IMUX1 INT_R_X47Y104/NL1END1 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y104/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y102/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X47Y103/INT_R.NE2END2->>NL1BEG1 INT_R_X47Y104/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_small_bit_i_1__7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[9].stage/split_module/p_0_in - 
wires: CLBLM_L_X46Y102/CLBLM_IMUX30 CLBLM_L_X46Y102/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y102/CLBLM_L_C5 CLBLM_L_X46Y102/CLBLM_M_DQ INT_L_X46Y102/IMUX_L30 INT_L_X46Y102/LOGIC_OUTS_L7 
pips: CLBLM_L_X46Y102/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y102/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y102/INT_L.LOGIC_OUTS_L7->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

STAGEN[9].stage/split_module/p_1_out[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_done_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

interrupt_module/r_pulses_reg_n_0_[0] - 
wires: CLBLM_R_X41Y109/CLBLM_IMUX14 CLBLM_R_X41Y109/CLBLM_IMUX30 CLBLM_R_X41Y109/CLBLM_IMUX46 CLBLM_R_X41Y109/CLBLM_IMUX6 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y109/CLBLM_L_A1 CLBLM_R_X41Y109/CLBLM_L_B1 CLBLM_R_X41Y109/CLBLM_L_C5 CLBLM_R_X41Y109/CLBLM_L_CQ CLBLM_R_X41Y109/CLBLM_L_D5 INT_R_X41Y109/BYP_ALT2 INT_R_X41Y109/BYP_BOUNCE2 INT_R_X41Y109/IMUX14 INT_R_X41Y109/IMUX30 INT_R_X41Y109/IMUX46 INT_R_X41Y109/IMUX6 INT_R_X41Y109/LOGIC_OUTS2 INT_R_X41Y110/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X41Y109/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y109/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X41Y109/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X41Y109/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X41Y109/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y109/INT_R.LOGIC_OUTS2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_pulses[5]_i_2_n_0 - 
wires: CLBLM_R_X41Y109/CLBLM_FAN6 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y109/CLBLM_L_CE CLBLM_R_X41Y109/CLBLM_M_B INT_R_X41Y109/FAN6 INT_R_X41Y109/FAN_ALT6 INT_R_X41Y109/LOGIC_OUTS13 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y109/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_pulses0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_pulses[5]_i_1_n_0 - 
wires: CLBLM_R_X41Y109/CLBLM_CTRL0 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y109/CLBLM_L_SR CLBLM_R_X41Y109/CLBLM_M_A INT_R_X41Y109/CTRL0 INT_R_X41Y109/FAN_ALT1 INT_R_X41Y109/FAN_BOUNCE1 INT_R_X41Y109/LOGIC_OUTS12 INT_R_X41Y109/NL1BEG_N3 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y109/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y109/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X41Y109/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X41Y109/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

interrupt_module/r_pulses_reg_n_0_[1] - 
wires: CLBLM_R_X41Y109/CLBLM_IMUX0 CLBLM_R_X41Y109/CLBLM_IMUX16 CLBLM_R_X41Y109/CLBLM_IMUX20 CLBLM_R_X41Y109/CLBLM_IMUX36 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y109/CLBLM_L_A3 CLBLM_R_X41Y109/CLBLM_L_AQ CLBLM_R_X41Y109/CLBLM_L_B3 CLBLM_R_X41Y109/CLBLM_L_C2 CLBLM_R_X41Y109/CLBLM_L_D2 INT_R_X41Y109/BYP_ALT0 INT_R_X41Y109/BYP_BOUNCE0 INT_R_X41Y109/IMUX0 INT_R_X41Y109/IMUX16 INT_R_X41Y109/IMUX20 INT_R_X41Y109/IMUX36 INT_R_X41Y109/LOGIC_OUTS0 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y109/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X41Y109/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X41Y109/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X41Y109/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X41Y109/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X41Y109/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

r_pulses[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

interrupt_module/r_pulses_reg_n_0_[2] - 
wires: CLBLM_R_X41Y109/CLBLM_IMUX13 CLBLM_R_X41Y109/CLBLM_IMUX23 CLBLM_R_X41Y109/CLBLM_IMUX37 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y109/CLBLM_L_B6 CLBLM_R_X41Y109/CLBLM_L_C3 CLBLM_R_X41Y109/CLBLM_L_D4 CLBLM_R_X41Y109/CLBLM_L_DQ INT_R_X41Y109/FAN_ALT3 INT_R_X41Y109/FAN_BOUNCE3 INT_R_X41Y109/IMUX13 INT_R_X41Y109/IMUX23 INT_R_X41Y109/IMUX37 INT_R_X41Y109/LOGIC_OUTS3 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X41Y109/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y109/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X41Y109/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X41Y109/INT_R.LOGIC_OUTS3->>FAN_ALT3 INT_R_X41Y109/INT_R.LOGIC_OUTS3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

r_pulses[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

interrupt_module/r_pulses_reg_n_0_[3] - 
wires: CLBLM_R_X41Y109/CLBLM_IMUX25 CLBLM_R_X41Y109/CLBLM_IMUX33 CLBLM_R_X41Y109/CLBLM_IMUX41 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y109/CLBLM_L_B5 CLBLM_R_X41Y109/CLBLM_L_C1 CLBLM_R_X41Y109/CLBLM_L_CMUX CLBLM_R_X41Y109/CLBLM_L_D1 INT_R_X41Y109/IMUX25 INT_R_X41Y109/IMUX33 INT_R_X41Y109/IMUX41 INT_R_X41Y109/LOGIC_OUTS18 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y109/INT_R.LOGIC_OUTS18->>IMUX25 INT_R_X41Y109/INT_R.LOGIC_OUTS18->>IMUX33 INT_R_X41Y109/INT_R.LOGIC_OUTS18->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_pulses[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

interrupt_module/r_pulses_reg_n_0_[4] - 
wires: CLBLM_R_X41Y109/CLBLM_IMUX26 CLBLM_R_X41Y109/CLBLM_IMUX39 CLBLM_R_X41Y109/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y109/CLBLM_L_B4 CLBLM_R_X41Y109/CLBLM_L_D3 CLBLM_R_X41Y109/CLBLM_L_DMUX INT_R_X41Y109/IMUX26 INT_R_X41Y109/IMUX39 INT_R_X41Y109/LOGIC_OUTS19 INT_R_X41Y109/NL1BEG0 INT_R_X41Y109/NL1END_S3_0 INT_R_X41Y110/NL1END0 
pips: CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y109/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X41Y109/INT_R.LOGIC_OUTS19->>IMUX26 INT_R_X41Y109/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X41Y109/INT_R.NL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_pulses[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_pulses[5]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

interrupt_module/r_run_delay - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX10 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y108/CLBLM_L_A4 CLBLM_R_X41Y108/CLBLM_M_BQ CLBLM_R_X41Y109/CLBLM_IMUX2 CLBLM_R_X41Y109/CLBLM_IMUX27 CLBLM_R_X41Y109/CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_M_B4 INT_R_X41Y108/IMUX10 INT_R_X41Y108/LOGIC_OUTS5 INT_R_X41Y108/NR1BEG1 INT_R_X41Y109/IMUX2 INT_R_X41Y109/IMUX27 INT_R_X41Y109/NR1END1 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X41Y108/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X41Y108/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X41Y109/INT_R.NR1END1->>IMUX2 INT_R_X41Y109/INT_R.NR1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

interrupt_module/r_swap_delay - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX5 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y108/CLBLM_L_A6 CLBLM_R_X41Y108/CLBLM_M_CQ CLBLM_R_X41Y109/CLBLM_IMUX4 CLBLM_R_X41Y109/CLBLM_M_A6 INT_R_X41Y108/IMUX5 INT_R_X41Y108/LOGIC_OUTS6 INT_R_X41Y108/NR1BEG2 INT_R_X41Y109/IMUX4 INT_R_X41Y109/NR1END2 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y109/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X41Y108/INT_R.LOGIC_OUTS6->>IMUX5 INT_R_X41Y108/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X41Y109/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_count[3]_i_1_n_0 - 
wires: CLBLL_L_X42Y108/CLBLL_CTRL1 CLBLL_L_X42Y108/CLBLL_LL_A CLBLL_L_X42Y108/CLBLL_LL_SR CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS12 INT_L_X42Y108/CTRL_L1 INT_L_X42Y108/FAN_ALT1 INT_L_X42Y108/FAN_BOUNCE1 INT_L_X42Y108/LOGIC_OUTS_L12 INT_L_X42Y108/NL1BEG_N3 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y108/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y108/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y108/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X42Y108/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y108/INT_L.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_value_66[1] - 
wires: CLBLM_R_X39Y107/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y107/CLBLM_M_AQ CLBLM_R_X39Y108/CLBLM_IMUX9 CLBLM_R_X39Y108/CLBLM_L_A5 INT_R_X39Y107/LOGIC_OUTS4 INT_R_X39Y107/NR1BEG0 INT_R_X39Y108/IMUX9 INT_R_X39Y108/NR1END0 
pips: CLBLM_R_X39Y107/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X39Y107/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X39Y108/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_run_late_66[1] - 
wires: CLBLL_L_X40Y107/CLBLL_SW2A3 CLBLL_L_X40Y108/CLBLL_LL_DQ CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y107/CLBLM_SW2A3 CLBLM_R_X39Y108/CLBLM_IMUX8 CLBLM_R_X39Y108/CLBLM_M_A5 INT_L_X40Y107/SW2A3 INT_L_X40Y108/LOGIC_OUTS_L7 INT_L_X40Y108/SW2BEG3 INT_R_X39Y107/SW2END3 INT_R_X39Y108/IMUX8 INT_R_X39Y108/SW2END_N0_3 VBRK_X99Y112/VBRK_SW2A3 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X39Y108/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X40Y108/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_R_X39Y108/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_job_done_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_job_done - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX19 CLBLL_L_X42Y108/CLBLL_IMUX3 CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y108/CLBLL_L_A2 CLBLL_L_X42Y108/CLBLL_L_B2 CLBLL_L_X42Y108/CLBLL_L_BQ INT_L_X42Y108/IMUX_L19 INT_L_X42Y108/IMUX_L3 INT_L_X42Y108/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y108/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y108/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y108/INT_L.LOGIC_OUTS_L1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_run_late_66__0[0] - 
wires: CLBLL_L_X40Y107/CLBLL_ER1BEG3 CLBLL_L_X40Y107/CLBLL_SW2A2 CLBLL_L_X40Y108/CLBLL_BYP6 CLBLL_L_X40Y108/CLBLL_LL_CQ CLBLL_L_X40Y108/CLBLL_LL_DX CLBLL_L_X40Y108/CLBLL_LOGIC_OUTS6 CLBLM_R_X39Y107/CLBLM_ER1BEG3 CLBLM_R_X39Y107/CLBLM_SW2A2 INT_L_X40Y107/ER1END3 INT_L_X40Y107/NR1BEG3 INT_L_X40Y107/SW2A2 INT_L_X40Y108/BYP_ALT6 INT_L_X40Y108/BYP_L6 INT_L_X40Y108/ER1END_N3_3 INT_L_X40Y108/LOGIC_OUTS_L6 INT_L_X40Y108/NR1END3 INT_L_X40Y108/SW2BEG2 INT_R_X39Y107/ER1BEG3 INT_R_X39Y107/SW2END2 VBRK_X99Y112/VBRK_ER1BEG3 VBRK_X99Y112/VBRK_SW2A2 
pips: CLBLL_L_X40Y108/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX CLBLL_L_X40Y108/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y107/INT_L.ER1END3->>NR1BEG3 INT_L_X40Y108/INT_L.BYP_ALT6->>BYP_L6 INT_L_X40Y108/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_L_X40Y108/INT_L.NR1END3->>BYP_ALT6 INT_R_X39Y107/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_value_66_reg[0]_srl2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_value_66_reg[0]_srl2_i_1_n_0 - 
wires: CLBLL_L_X40Y107/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y107/CLBLL_L_BMUX CLBLL_L_X40Y108/CLBLL_WR1END0 CLBLM_R_X39Y107/CLBLM_BYP1 CLBLM_R_X39Y107/CLBLM_M_AX CLBLM_R_X39Y108/CLBLM_WR1END0 INT_L_X40Y107/LOGIC_OUTS_L17 INT_L_X40Y107/WR1BEG_S0 INT_L_X40Y108/WR1BEG0 INT_R_X39Y107/BYP1 INT_R_X39Y107/BYP_ALT1 INT_R_X39Y107/SR1BEG_S0 INT_R_X39Y107/WR1END_S1_0 INT_R_X39Y108/WR1END0 VBRK_X99Y113/VBRK_WR1END0 
pips: CLBLL_L_X40Y107/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X39Y107/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X40Y107/INT_L.LOGIC_OUTS_L17->>WR1BEG_S0 INT_R_X39Y107/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y107/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X39Y107/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[0] - 
wires: CLBLL_L_X42Y108/CLBLL_IMUX9 CLBLL_L_X42Y108/CLBLL_L_A5 CLBLL_L_X42Y109/CLBLL_NE2A0 CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y108/CLBLM_M_AQ CLBLM_R_X41Y109/CLBLM_NE2A0 INT_L_X42Y108/IMUX_L9 INT_L_X42Y108/NE2END_S3_0 INT_L_X42Y108/SL1END0 INT_L_X42Y109/NE2END0 INT_L_X42Y109/SL1BEG0 INT_R_X41Y108/LOGIC_OUTS4 INT_R_X41Y108/NE2BEG0 INT_R_X41Y109/NE2A0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X42Y108/INT_L.SL1END0->>IMUX_L9 INT_L_X42Y109/INT_L.NE2END0->>SL1BEG0 INT_R_X41Y108/INT_R.LOGIC_OUTS4->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[10] - 
wires: CLBLM_R_X41Y110/CLBLM_IMUX7 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y110/CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_M_BMUX INT_R_X41Y110/IMUX7 INT_R_X41Y110/LOGIC_OUTS21 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y110/INT_R.LOGIC_OUTS21->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[11] - 
wires: CLBLM_R_X41Y108/CLBLM_IMUX2 CLBLM_R_X41Y108/CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y110/CLBLM_M_AQ INT_R_X41Y108/IMUX2 INT_R_X41Y108/SS2END0 INT_R_X41Y109/SS2A0 INT_R_X41Y110/LOGIC_OUTS4 INT_R_X41Y110/SS2BEG0 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y108/INT_R.SS2END0->>IMUX2 INT_R_X41Y110/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[4] - 
wires: CLBLL_L_X42Y108/CLBLL_LL_CQ CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y108/CLBLL_WL1END1 CLBLM_R_X41Y108/CLBLM_IMUX11 CLBLM_R_X41Y108/CLBLM_M_A4 CLBLM_R_X41Y108/CLBLM_WL1END1 INT_L_X42Y108/LOGIC_OUTS_L6 INT_L_X42Y108/WL1BEG1 INT_R_X41Y108/IMUX11 INT_R_X41Y108/WL1END1 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y108/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y108/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X41Y108/INT_R.WL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[5] - 
wires: CLBLM_R_X41Y108/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y108/CLBLM_M_AMUX CLBLM_R_X41Y110/CLBLM_IMUX2 CLBLM_R_X41Y110/CLBLM_M_A2 INT_R_X41Y108/LOGIC_OUTS20 INT_R_X41Y108/NL1BEG1 INT_R_X41Y109/NL1END1 INT_R_X41Y109/NR1BEG1 INT_R_X41Y110/IMUX2 INT_R_X41Y110/NR1END1 
pips: CLBLM_R_X41Y108/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X41Y108/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X41Y109/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y110/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[6] - 
wires: CLBLM_R_X41Y110/CLBLM_IMUX18 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y110/CLBLM_M_AMUX CLBLM_R_X41Y110/CLBLM_M_B2 INT_R_X41Y110/FAN_ALT7 INT_R_X41Y110/FAN_BOUNCE7 INT_R_X41Y110/IMUX18 INT_R_X41Y110/LOGIC_OUTS20 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y110/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y110/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X41Y110/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[7] - 
wires: CLBLM_R_X41Y110/CLBLM_IMUX22 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y110/CLBLM_M_BQ CLBLM_R_X41Y110/CLBLM_M_C3 INT_R_X41Y110/BYP_ALT4 INT_R_X41Y110/BYP_BOUNCE4 INT_R_X41Y110/IMUX22 INT_R_X41Y110/LOGIC_OUTS5 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y110/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y110/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X41Y110/INT_R.LOGIC_OUTS5->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[8] - 
wires: CLBLM_R_X41Y110/CLBLM_IMUX29 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y110/CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_M_CQ INT_R_X41Y110/IMUX29 INT_R_X41Y110/LOGIC_OUTS6 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X41Y110/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

run_module/r_count[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[9] - 
wires: CLBLM_R_X41Y110/CLBLM_IMUX24 CLBLM_R_X41Y110/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y110/CLBLM_M_B5 CLBLM_R_X41Y110/CLBLM_M_CMUX INT_R_X41Y110/IMUX24 INT_R_X41Y110/LOGIC_OUTS22 
pips: CLBLM_R_X41Y110/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y110/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y110/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[2] - 
wires: CLBLL_L_X42Y107/CLBLL_ER1BEG1 CLBLL_L_X42Y107/CLBLL_SW2A0 CLBLL_L_X42Y108/CLBLL_BYP4 CLBLL_L_X42Y108/CLBLL_LL_AQ CLBLL_L_X42Y108/CLBLL_LL_BX CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y107/CLBLM_ER1BEG1 CLBLM_R_X41Y107/CLBLM_SW2A0 INT_L_X42Y107/ER1END1 INT_L_X42Y107/NR1BEG1 INT_L_X42Y107/SW2A0 INT_L_X42Y108/BYP_ALT4 INT_L_X42Y108/BYP_L4 INT_L_X42Y108/LOGIC_OUTS_L4 INT_L_X42Y108/NR1END1 INT_L_X42Y108/SW2BEG0 INT_R_X41Y107/ER1BEG1 INT_R_X41Y107/SW2END0 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y108/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y107/INT_L.ER1END1->>NR1BEG1 INT_L_X42Y108/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y108/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X42Y108/INT_L.NR1END1->>BYP_ALT4 INT_R_X41Y107/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[3] - 
wires: CLBLL_L_X42Y107/CLBLL_ER1BEG2 CLBLL_L_X42Y107/CLBLL_SW2A1 CLBLL_L_X42Y108/CLBLL_BYP3 CLBLL_L_X42Y108/CLBLL_LL_BQ CLBLL_L_X42Y108/CLBLL_LL_CX CLBLL_L_X42Y108/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y107/CLBLM_ER1BEG2 CLBLM_R_X41Y107/CLBLM_SW2A1 INT_L_X42Y107/ER1END2 INT_L_X42Y107/NR1BEG2 INT_L_X42Y107/SW2A1 INT_L_X42Y108/BYP_ALT3 INT_L_X42Y108/BYP_L3 INT_L_X42Y108/LOGIC_OUTS_L5 INT_L_X42Y108/NR1END2 INT_L_X42Y108/SW2BEG1 INT_R_X41Y107/ER1BEG2 INT_R_X41Y107/SW2END1 
pips: CLBLL_L_X42Y108/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y108/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y107/INT_L.ER1END2->>NR1BEG2 INT_L_X42Y108/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y108/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X42Y108/INT_L.NR1END2->>BYP_ALT3 INT_R_X41Y107/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X70Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y109/D5FF - 
CLASS: bel, 
NAME: SLICE_X70Y109/D5FF, 
TYPE: FF_INIT, 

SLICE_X70Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X70Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y101/C5FF - 
CLASS: bel, 
NAME: SLICE_X73Y101/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y101/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y101/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y101/D5FF - 
CLASS: bel, 
NAME: SLICE_X74Y101/D5FF, 
TYPE: FF_INIT, 

SLICE_X74Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y101/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y101/C5FF, 
TYPE: FF_INIT, 

SLICE_X76Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y101/D5FF - 
CLASS: bel, 
NAME: SLICE_X76Y101/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y101/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y101/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X77Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y99/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y99/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y99/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y99/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y100/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y100/D5FF, 
TYPE: FF_INIT, 

SLICE_X76Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y98/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y98/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y98/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y98/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y98/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y98/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y98/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y98/D5FF, 
TYPE: FF_INIT, 

SLICE_X77Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y98/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y98/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y98/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y98/B5FF, 
TYPE: FF_INIT, 

SLICE_X77Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y97/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y97/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y97/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y97/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y97/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y97/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y96/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y96/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y96/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y96/C5FF, 
TYPE: FF_INIT, 

SLICE_X76Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y96/D5FF - 
CLASS: bel, 
NAME: SLICE_X76Y96/D5FF, 
TYPE: FF_INIT, 

SLICE_X77Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y96/C5FF - 
CLASS: bel, 
NAME: SLICE_X77Y96/C5FF, 
TYPE: FF_INIT, 

SLICE_X77Y96/D5FF - 
CLASS: bel, 
NAME: SLICE_X77Y96/D5FF, 
TYPE: FF_INIT, 

SLICE_X77Y96/B5FF - 
CLASS: bel, 
NAME: SLICE_X77Y96/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X77Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y95/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y95/C5FF, 
TYPE: FF_INIT, 

SLICE_X77Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X77Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y93/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y93/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y93/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y93/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y93/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y93/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y93/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y93/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y94/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y94/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y94/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y94/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y94/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y94/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y93/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y93/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y93/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y93/C5FF, 
TYPE: FF_INIT, 

SLICE_X72Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y93/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y93/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y93/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y93/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y109/D5FF - 
CLASS: bel, 
NAME: SLICE_X71Y109/D5FF, 
TYPE: FF_INIT, 

SLICE_X71Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X71Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X71Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X71Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X71Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X70Y108/D5FF - 
CLASS: bel, 
NAME: SLICE_X70Y108/D5FF, 
TYPE: FF_INIT, 

SLICE_X70Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X71Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y94/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y94/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y91/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y91/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y91/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y91/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y91/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y91/C5FF, 
TYPE: FF_INIT, 

SLICE_X70Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X72Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y89/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y89/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y89/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y89/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X73Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X73Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X73Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y89/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y89/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y89/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y89/C5FF, 
TYPE: FF_INIT, 

SLICE_X71Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X71Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X71Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X71Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X71Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X71Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X71Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y89/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y89/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y89/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y89/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X67Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y89/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y89/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y89/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y89/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y89/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y89/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y89/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y89/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y89/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y89/D5FF - 
CLASS: bel, 
NAME: SLICE_X64Y89/D5FF, 
TYPE: FF_INIT, 

SLICE_X66Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X70Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X70Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X70Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X66Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X66Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X66Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X63Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y90/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y90/C5FF, 
TYPE: FF_INIT, 

SLICE_X63Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y90/D5FF - 
CLASS: bel, 
NAME: SLICE_X63Y90/D5FF, 
TYPE: FF_INIT, 

SLICE_X65Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y90/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y90/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X63Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y92/D5FF - 
CLASS: bel, 
NAME: SLICE_X63Y92/D5FF, 
TYPE: FF_INIT, 

SLICE_X63Y92/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y92/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y91/DFF - 
CLASS: bel, 
NAME: SLICE_X62Y91/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y91/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y91/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y92/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y92/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y92/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y92/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y92/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y92/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y92/D5FF - 
CLASS: bel, 
NAME: SLICE_X64Y92/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y92/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y92/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y109/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y109/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X71Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X71Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X71Y108/D5FF - 
CLASS: bel, 
NAME: SLICE_X71Y108/D5FF, 
TYPE: FF_INIT, 

SLICE_X71Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y94/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y94/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y94/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y94/D5FF - 
CLASS: bel, 
NAME: SLICE_X64Y94/D5FF, 
TYPE: FF_INIT, 

SLICE_X62Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y93/DFF - 
CLASS: bel, 
NAME: SLICE_X62Y93/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y93/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y93/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y94/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y94/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y94/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y94/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y94/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y94/D5FF - 
CLASS: bel, 
NAME: SLICE_X65Y94/D5FF, 
TYPE: FF_INIT, 

SLICE_X65Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X65Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y95/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y95/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y95/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y95/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y95/D5FF - 
CLASS: bel, 
NAME: SLICE_X64Y95/D5FF, 
TYPE: FF_INIT, 

SLICE_X63Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y96/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y96/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y95/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y95/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X65Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y95/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y95/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y97/D5FF - 
CLASS: bel, 
NAME: SLICE_X69Y97/D5FF, 
TYPE: FF_INIT, 

SLICE_X69Y97/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y97/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y96/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y96/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y96/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y96/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y96/D5FF - 
CLASS: bel, 
NAME: SLICE_X67Y96/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y96/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y96/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y95/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y95/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X65Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y97/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y97/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y97/D5FF - 
CLASS: bel, 
NAME: SLICE_X65Y97/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y97/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y97/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y97/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y97/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y99/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y99/D5FF - 
CLASS: bel, 
NAME: SLICE_X66Y99/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y98/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y98/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y98/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y98/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y98/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y98/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y99/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y99/C5FF, 
TYPE: FF_INIT, 

SLICE_X63Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y99/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y99/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y99/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y99/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X63Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X63Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y100/D5FF - 
CLASS: bel, 
NAME: SLICE_X63Y100/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X63Y99/D5FF - 
CLASS: bel, 
NAME: SLICE_X63Y99/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y100/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y100/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X72Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X72Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X72Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X72Y108/D5FF - 
CLASS: bel, 
NAME: SLICE_X72Y108/D5FF, 
TYPE: FF_INIT, 

SLICE_X72Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y101/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y101/D5FF - 
CLASS: bel, 
NAME: SLICE_X68Y101/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y101/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y101/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y101/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y101/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y101/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y101/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y101/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y102/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y102/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y102/C5FF, 
TYPE: FF_INIT, 

SLICE_X63Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y101/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y101/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y100/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y100/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y100/D5FF - 
CLASS: bel, 
NAME: SLICE_X66Y100/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y102/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y102/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X65Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y103/D5FF - 
CLASS: bel, 
NAME: SLICE_X65Y103/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X68Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X68Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X68Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X68Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y103/D5FF - 
CLASS: bel, 
NAME: SLICE_X68Y103/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X69Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y105/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y105/C5FF - 
CLASS: bel, 
NAME: SLICE_X69Y105/C5FF, 
TYPE: FF_INIT, 

SLICE_X68Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y104/B5FF - 
CLASS: bel, 
NAME: SLICE_X67Y104/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X62Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X62Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y105/B5FF - 
CLASS: bel, 
NAME: SLICE_X62Y105/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y105/C5FF - 
CLASS: bel, 
NAME: SLICE_X62Y105/C5FF, 
TYPE: FF_INIT, 

SLICE_X62Y105/DFF - 
CLASS: bel, 
NAME: SLICE_X62Y105/DFF, 
TYPE: REG_INIT, 

SLICE_X62Y105/D5FF - 
CLASS: bel, 
NAME: SLICE_X62Y105/D5FF, 
TYPE: FF_INIT, 

SLICE_X65Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y105/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y105/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y106/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y106/D5FF - 
CLASS: bel, 
NAME: SLICE_X64Y106/D5FF, 
TYPE: FF_INIT, 

SLICE_X62Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X62Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X62Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y107/D5FF - 
CLASS: bel, 
NAME: SLICE_X66Y107/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X64Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X64Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X64Y107/D5FF - 
CLASS: bel, 
NAME: SLICE_X64Y107/D5FF, 
TYPE: FF_INIT, 

SLICE_X64Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X63Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X63Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/B5FF - 
CLASS: bel, 
NAME: SLICE_X63Y108/B5FF, 
TYPE: FF_INIT, 

SLICE_X63Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/C5FF - 
CLASS: bel, 
NAME: SLICE_X63Y108/C5FF, 
TYPE: FF_INIT, 

SLICE_X63Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y108/D5FF - 
CLASS: bel, 
NAME: SLICE_X63Y108/D5FF, 
TYPE: FF_INIT, 

SLICE_X65Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X65Y107/D5FF - 
CLASS: bel, 
NAME: SLICE_X65Y107/D5FF, 
TYPE: FF_INIT, 

SLICE_X65Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X72Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y107/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y107/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y107/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y107/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y107/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y107/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y107/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y107/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y107/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y107/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X72Y107/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y107/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y105/B5FF - 
CLASS: bel, 
NAME: SLICE_X77Y105/B5FF, 
TYPE: FF_INIT, 

SLICE_X77Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X77Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X77Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y106/C5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y106/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y106/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y106/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y107/C5FF - 
CLASS: bel, 
NAME: SLICE_X73Y107/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y107/D5FF - 
CLASS: bel, 
NAME: SLICE_X73Y107/D5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y106/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/D5FF - 
CLASS: bel, 
NAME: SLICE_X76Y106/D5FF, 
TYPE: FF_INIT, 

SLICE_X76Y106/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y106/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y104/D5FF - 
CLASS: bel, 
NAME: SLICE_X74Y104/D5FF, 
TYPE: FF_INIT, 

SLICE_X74Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y104/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y104/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y105/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y105/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y105/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y105/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y105/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y105/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y105/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y104/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y104/D5FF - 
CLASS: bel, 
NAME: SLICE_X76Y104/D5FF, 
TYPE: FF_INIT, 

SLICE_X76Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X76Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y104/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y104/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y104/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y104/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y104/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y104/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y104/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y104/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y104/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y104/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y104/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y104/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y104/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y102/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y102/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y103/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y103/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y103/D5FF - 
CLASS: bel, 
NAME: SLICE_X74Y103/D5FF, 
TYPE: FF_INIT, 

SLICE_X74Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y103/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y103/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y103/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y103/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y103/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y103/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y103/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y103/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y102/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y102/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y103/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y103/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y103/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y103/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y102/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y102/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y102/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y102/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y102/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y102/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X67Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X67Y109/D5FF - 
CLASS: bel, 
NAME: SLICE_X67Y109/D5FF, 
TYPE: FF_INIT, 

SLICE_X67Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+((~A1)*A2*A5*A3*A4)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A5*A3*A4)) , 
NAME: SLICE_X70Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A1*A3)+((~A2)*A4*A5*A1*A3)+((~A2)*A4*(~A5)*A3)+((~A2)*(~A4)*A5*A1*A3)) , 
NAME: SLICE_X71Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+((~A1)*A2*A5*A3*A4)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A5*A3*A4)) , 
NAME: SLICE_X72Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A4*A3)+((~A1)*A5*A2*A4*A3)+((~A1)*A5*(~A2)*A3)+((~A1)*(~A5)*A2*A4*A3)) , 
NAME: SLICE_X74Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A2)+((~A1)*A4*A5*A3*A2)+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A5*A3*A2)) , 
NAME: SLICE_X75Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1)+((~A4)*A2*A5*A3*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A3*A1)) , 
NAME: SLICE_X76Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*A5)+((~A1)*A2*A3*A4*A5)+((~A1)*A2*(~A3)*A5)+((~A1)*(~A2)*A3*A4*A5)) , 
NAME: SLICE_X75Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A2)+((~A4)*A1*A5*A3*A2)+((~A4)*A1*(~A5)*A2)+((~A4)*(~A1)*A5*A3*A2)) , 
NAME: SLICE_X77Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+((~A1)*A2*A5*A3*A4)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A5*A3*A4)) , 
NAME: SLICE_X76Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+((~A1)*A2*A5*A3*A4)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A5*A3*A4)) , 
NAME: SLICE_X75Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A4)+((~A1)*A2*A5*A3*A4)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A5*A3*A4)) , 
NAME: SLICE_X73Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*A5)+((~A1)*A4*A2*A3*A5)+((~A1)*A4*(~A2)*A5)+((~A1)*(~A4)*A2*A3*A5)) , 
NAME: SLICE_X75Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A1)+((~A4)*A5*A2*A3*A1)+((~A4)*A5*(~A2)*A1)+((~A4)*(~A5)*A2*A3*A1)) , 
NAME: SLICE_X74Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3*A4)+((~A2)*A5*A1*A3*A4)+((~A2)*A5*(~A1)*A4)+((~A2)*(~A5)*A1*A3*A4)) , 
NAME: SLICE_X73Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A4*A3)+((~A1)*A2*A5*A4*A3)+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A5*A4*A3)) , 
NAME: SLICE_X74Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A4*A3)+((~A2)*A1*A5*A4*A3)+((~A2)*A1*(~A5)*A3)+((~A2)*(~A1)*A5*A4*A3)) , 
NAME: SLICE_X73Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1*A4)+((~A5)*A2*A3*A1*A4)+((~A5)*A2*(~A3)*A4)+((~A5)*(~A2)*A3*A1*A4)) , 
NAME: SLICE_X71Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A2)+((~A4)*A1*A5*A3*A2)+((~A4)*A1*(~A5)*A2)+((~A4)*(~A1)*A5*A3*A2)) , 
NAME: SLICE_X67Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1)+((~A2)*A4*A5*A3*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A3*A1)) , 
NAME: SLICE_X66Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A2)+((~A1)*A4*A5*A3*A2)+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A5*A3*A2)) , 
NAME: SLICE_X64Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A3*A1)+((~A5)*A2*A4*A3*A1)+((~A5)*A2*(~A4)*A1)+((~A5)*(~A2)*A4*A3*A1)) , 
NAME: SLICE_X63Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*A1)+((~A5)*A4*A2*A3*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A3*A1)) , 
NAME: SLICE_X64Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A1)+((~A2)*A5*A3*A4*A1)+((~A2)*A5*(~A3)*A1)+((~A2)*(~A5)*A3*A4*A1)) , 
NAME: SLICE_X63Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*A5)+((~A1)*A4*A2*A3*A5)+((~A1)*A4*(~A2)*A5)+((~A1)*(~A4)*A2*A3*A5)) , 
NAME: SLICE_X65Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1*A5)+((~A4)*A2*A3*A1*A5)+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A3*A1*A5)) , 
NAME: SLICE_X75Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A1)+((~A4)*A5*A2*A3*A1)+((~A4)*A5*(~A2)*A1)+((~A4)*(~A5)*A2*A3*A1)) , 
NAME: SLICE_X64Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A1*A5)+((~A4)*A3*A2*A1*A5)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A2*A1*A5)) , 
NAME: SLICE_X67Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1)+((~A2)*A4*A5*A3*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A3*A1)) , 
NAME: SLICE_X67Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1)+((~A2)*A4*A5*A3*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A3*A1)) , 
NAME: SLICE_X66Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A2)+((~A1)*A4*A5*A3*A2)+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A5*A3*A2)) , 
NAME: SLICE_X66Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1)+((~A2)*A4*A5*A3*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A3*A1)) , 
NAME: SLICE_X63Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A3*A2)+((~A1)*A4*A5*A3*A2)+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A5*A3*A2)) , 
NAME: SLICE_X64Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1)+((~A4)*A2*A5*A3*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A3*A1)) , 
NAME: SLICE_X66Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*A5)+((~A1)*A4*A2*A3*A5)+((~A1)*A4*(~A2)*A5)+((~A1)*(~A4)*A2*A3*A5)) , 
NAME: SLICE_X66Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1)+((~A4)*A2*A5*A3*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A3*A1)) , 
NAME: SLICE_X64Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A5)+((~A4)*A1*A2*A3*A5)+((~A4)*A1*(~A2)*A5)+((~A4)*(~A1)*A2*A3*A5)) , 
NAME: SLICE_X76Y106/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A4)+((~A2)*A1*A5*A3*A4)+((~A2)*A1*(~A5)*A4)+((~A2)*(~A1)*A5*A3*A4)) , 
NAME: SLICE_X64Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*A4)+((~A5)*A1*A2*A3*A4)+((~A5)*A1*(~A2)*A4)+((~A5)*(~A1)*A2*A3*A4)) , 
NAME: SLICE_X67Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1)+((~A4)*A2*A5*A3*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A3*A1)) , 
NAME: SLICE_X67Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A3*A5)+((~A1)*A2*A4*A3*A5)+((~A1)*A2*(~A4)*A5)+((~A1)*(~A2)*A4*A3*A5)) , 
NAME: SLICE_X64Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1*A2)+((~A5)*A4*A3*A1*A2)+((~A5)*A4*(~A3)*A2)+((~A5)*(~A4)*A3*A1*A2)) , 
NAME: SLICE_X63Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*A1)+((~A5)*A4*A2*A3*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A3*A1)) , 
NAME: SLICE_X64Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1)+((~A2)*A4*A5*A3*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A3*A1)) , 
NAME: SLICE_X65Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A1*A2)+((~A4)*A3*A5*A1*A2)+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*A5*A1*A2)) , 
NAME: SLICE_X74Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A2)+((~A5)*A1*A3*A4*A2)+((~A5)*A1*(~A3)*A2)+((~A5)*(~A1)*A3*A4*A2)) , 
NAME: SLICE_X75Y104/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1)+((~A4)*A2*A5*A3*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A3*A1)) , 
NAME: SLICE_X75Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A5*A4)+((~A2)*A3*A1*A5*A4)+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*A1*A5*A4)) , 
NAME: SLICE_X74Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*A4)+((~A5)*A1*A2*A3*A4)+((~A5)*A1*(~A2)*A4)+((~A5)*(~A1)*A2*A3*A4)) , 
NAME: SLICE_X75Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3) , 
NAME: SLICE_X68Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1))) , 
NAME: SLICE_X70Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5))) , 
NAME: SLICE_X71Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5))) , 
NAME: SLICE_X75Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4))) , 
NAME: SLICE_X76Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4))) , 
NAME: SLICE_X74Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3))) , 
NAME: SLICE_X77Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X75Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X74Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*A4*(~A2))) , 
NAME: SLICE_X76Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X74Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X75Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5))) , 
NAME: SLICE_X74Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1))) , 
NAME: SLICE_X74Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1))) , 
NAME: SLICE_X74Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5))) , 
NAME: SLICE_X75Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X69Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X75Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2))) , 
NAME: SLICE_X68Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X66Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1))) , 
NAME: SLICE_X64Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5))) , 
NAME: SLICE_X63Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X63Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1))) , 
NAME: SLICE_X66Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5))) , 
NAME: SLICE_X64Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3))) , 
NAME: SLICE_X74Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5))) , 
NAME: SLICE_X63Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3))) , 
NAME: SLICE_X68Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1))) , 
NAME: SLICE_X66Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1))) , 
NAME: SLICE_X69Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5))) , 
NAME: SLICE_X65Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X66Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2))) , 
NAME: SLICE_X62Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X63Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X68Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1))) , 
NAME: SLICE_X68Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2))) , 
NAME: SLICE_X75Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X62Y102/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X65Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X68Y103/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X69Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2))) , 
NAME: SLICE_X62Y105/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X64Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2))) , 
NAME: SLICE_X66Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X63Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y106/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*A4*(~A2))) , 
NAME: SLICE_X77Y106/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4))) , 
NAME: SLICE_X74Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2))) , 
NAME: SLICE_X76Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y103/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4))) , 
NAME: SLICE_X74Y103/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4))) , 
NAME: SLICE_X73Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4))) , 
NAME: SLICE_X70Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X71Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1))) , 
NAME: SLICE_X75Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2))) , 
NAME: SLICE_X76Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1))) , 
NAME: SLICE_X74Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3)) , 
NAME: SLICE_X77Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X75Y98/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X74Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2)) , 
NAME: SLICE_X76Y96/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X74Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X75Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5)) , 
NAME: SLICE_X74Y93/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1))) , 
NAME: SLICE_X76Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1))) , 
NAME: SLICE_X75Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5)) , 
NAME: SLICE_X75Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X69Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X75Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2)) , 
NAME: SLICE_X68Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X66Y89/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1)) , 
NAME: SLICE_X64Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5)) , 
NAME: SLICE_X63Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X63Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1))) , 
NAME: SLICE_X66Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5)) , 
NAME: SLICE_X64Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2))) , 
NAME: SLICE_X74Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X63Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2))) , 
NAME: SLICE_X68Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1)) , 
NAME: SLICE_X66Y96/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1)) , 
NAME: SLICE_X69Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5)) , 
NAME: SLICE_X65Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X66Y99/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2)) , 
NAME: SLICE_X62Y100/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X63Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X68Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X68Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A3)+((~A2)*A1*(~A3))) , 
NAME: SLICE_X75Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X62Y102/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X65Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X68Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X69Y105/A5LUT, 
TYPE: LUT5, 

SLICE_X62Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A2)+((~A5)*A4*(~A2)) , 
NAME: SLICE_X62Y105/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X64Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2)) , 
NAME: SLICE_X66Y107/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X63Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X77Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2))) , 
NAME: SLICE_X77Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1))) , 
NAME: SLICE_X74Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5))) , 
NAME: SLICE_X76Y104/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4))) , 
NAME: SLICE_X74Y103/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5))) , 
NAME: SLICE_X73Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5))) , 
NAME: SLICE_X70Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X71Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1))) , 
NAME: SLICE_X75Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X76Y101/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X74Y99/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X77Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*A1*(~A3))) , 
NAME: SLICE_X77Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5)+((~A1)*A4*(~A5))) , 
NAME: SLICE_X75Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3))) , 
NAME: SLICE_X74Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*A4*(~A2))) , 
NAME: SLICE_X76Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X75Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X75Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X74Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1))) , 
NAME: SLICE_X76Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1))) , 
NAME: SLICE_X75Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X75Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A3)+((~A5)*A4*(~A3))) , 
NAME: SLICE_X69Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4))) , 
NAME: SLICE_X75Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X68Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X67Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X64Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X63Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X63Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1)) , 
NAME: SLICE_X66Y92/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3))) , 
NAME: SLICE_X64Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X74Y107/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*A1*(~A3))) , 
NAME: SLICE_X62Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X68Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X66Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4))) , 
NAME: SLICE_X69Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5))) , 
NAME: SLICE_X65Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X66Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X62Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X63Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3))) , 
NAME: SLICE_X68Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X68Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A2)+((~A1)*A4*(~A2))) , 
NAME: SLICE_X75Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X62Y102/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3))) , 
NAME: SLICE_X65Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X68Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4))) , 
NAME: SLICE_X69Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*A4*(~A3))) , 
NAME: SLICE_X62Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X64Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X66Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4))) , 
NAME: SLICE_X63Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4))) , 
NAME: SLICE_X77Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+((~A3)*A4*(~A5))) , 
NAME: SLICE_X74Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+((~A3)*A4*(~A5))) , 
NAME: SLICE_X76Y104/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4))) , 
NAME: SLICE_X74Y103/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1))) , 
NAME: SLICE_X73Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5))) , 
NAME: SLICE_X70Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1))) , 
NAME: SLICE_X71Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4))) , 
NAME: SLICE_X75Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y101/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A2)+((~A1)*A5*(~A2)) , 
NAME: SLICE_X76Y101/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1)) , 
NAME: SLICE_X74Y99/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X77Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3)) , 
NAME: SLICE_X77Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y98/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X75Y98/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)) , 
NAME: SLICE_X74Y97/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2)) , 
NAME: SLICE_X76Y96/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X75Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X75Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X74Y93/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1)) , 
NAME: SLICE_X76Y92/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5))) , 
NAME: SLICE_X75Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X75Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)) , 
NAME: SLICE_X69Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y89/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4)) , 
NAME: SLICE_X75Y89/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X68Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X67Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y89/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X64Y89/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X63Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1))) , 
NAME: SLICE_X63Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X66Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X64Y94/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5))) , 
NAME: SLICE_X76Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3))) , 
NAME: SLICE_X62Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*A4*(~A3))) , 
NAME: SLICE_X68Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X66Y96/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*A4*(~A5))) , 
NAME: SLICE_X69Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5)) , 
NAME: SLICE_X65Y97/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X66Y99/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X62Y100/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X63Y100/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X68Y100/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y101/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X68Y101/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4))) , 
NAME: SLICE_X75Y107/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y102/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X62Y102/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X65Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X68Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y105/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4)) , 
NAME: SLICE_X69Y105/B5LUT, 
TYPE: LUT5, 

SLICE_X62Y105/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3)) , 
NAME: SLICE_X62Y105/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X64Y106/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X66Y107/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4)) , 
NAME: SLICE_X63Y108/B5LUT, 
TYPE: LUT5, 

SLICE_X77Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X77Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3))) , 
NAME: SLICE_X74Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5))) , 
NAME: SLICE_X76Y104/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4))) , 
NAME: SLICE_X74Y103/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2))) , 
NAME: SLICE_X72Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y109/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X70Y109/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y109/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1)) , 
NAME: SLICE_X71Y109/D5LUT, 
TYPE: LUT5, 

SLICE_X75Y109/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X75Y109/D5LUT, 
TYPE: LUT5, 

SLICE_X76Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X76Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X73Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A5)+((~A1)*A4*(~A5))) , 
NAME: SLICE_X76Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3))) , 
NAME: SLICE_X75Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X74Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X76Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*A1*(~A4))) , 
NAME: SLICE_X75Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X75Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X74Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1))) , 
NAME: SLICE_X74Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y108/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5)) , 
NAME: SLICE_X75Y108/C5LUT, 
TYPE: LUT5, 

SLICE_X75Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X75Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*A1*(~A4))) , 
NAME: SLICE_X69Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X75Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4))) , 
NAME: SLICE_X68Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A5)+((~A3)*A4*(~A5))) , 
NAME: SLICE_X67Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X64Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X63Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X63Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y92/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X66Y92/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1))) , 
NAME: SLICE_X64Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5)) , 
NAME: SLICE_X76Y107/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3)) , 
NAME: SLICE_X62Y94/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y95/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A3)+((~A5)*A2*(~A3)) , 
NAME: SLICE_X68Y95/C5LUT, 
TYPE: LUT5, 

SLICE_X66Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X66Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X69Y97/B5LUT, 
TYPE: LUT5, 

SLICE_X65Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3))) , 
NAME: SLICE_X65Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X66Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X62Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3))) , 
NAME: SLICE_X63Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X68Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3))) , 
NAME: SLICE_X68Y101/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y107/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X75Y107/D5LUT, 
TYPE: LUT5, 

SLICE_X62Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4))) , 
NAME: SLICE_X62Y102/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X65Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1))) , 
NAME: SLICE_X68Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5))) , 
NAME: SLICE_X69Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2))) , 
NAME: SLICE_X62Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X64Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X66Y107/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5))) , 
NAME: SLICE_X63Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y105/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X77Y105/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y104/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A3)+((~A5)*A4*(~A3)) , 
NAME: SLICE_X74Y104/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y104/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5)) , 
NAME: SLICE_X76Y104/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X74Y103/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X72Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2)) , 
NAME: SLICE_X72Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5)) , 
NAME: SLICE_X70Y109/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X71Y109/C5LUT, 
TYPE: LUT5, 

SLICE_X75Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X75Y109/C5LUT, 
TYPE: LUT5, 

SLICE_X76Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X76Y101/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X73Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X76Y99/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y98/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)) , 
NAME: SLICE_X75Y98/C5LUT, 
TYPE: LUT5, 

SLICE_X74Y97/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X74Y97/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y96/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X76Y96/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4)) , 
NAME: SLICE_X75Y95/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y93/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X75Y93/C5LUT, 
TYPE: LUT5, 

SLICE_X74Y93/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X74Y93/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1)) , 
NAME: SLICE_X74Y92/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X75Y108/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y90/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X75Y90/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y91/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4)) , 
NAME: SLICE_X69Y91/C5LUT, 
TYPE: LUT5, 

SLICE_X75Y89/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X75Y89/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y89/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4)+((~A5)*A2*(~A4)) , 
NAME: SLICE_X68Y89/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y89/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5)) , 
NAME: SLICE_X67Y89/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y89/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X64Y89/C5LUT, 
TYPE: LUT5, 

SLICE_X63Y90/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X63Y90/C5LUT, 
TYPE: LUT5, 

SLICE_X63Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4))) , 
NAME: SLICE_X63Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X66Y92/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1))) , 
NAME: SLICE_X64Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y107/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X74Y107/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X62Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2)) , 
NAME: SLICE_X68Y95/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1))) , 
NAME: SLICE_X66Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1))) , 
NAME: SLICE_X69Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y97/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)) , 
NAME: SLICE_X65Y97/C5LUT, 
TYPE: LUT5, 

SLICE_X66Y99/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X66Y99/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y100/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X62Y100/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y100/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)) , 
NAME: SLICE_X63Y100/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y100/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X68Y100/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3)+((~A1)*A2*(~A3)) , 
NAME: SLICE_X68Y101/C5LUT, 
TYPE: LUT5, 

SLICE_X75Y107/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X75Y107/C5LUT, 
TYPE: LUT5, 

SLICE_X62Y102/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4)) , 
NAME: SLICE_X62Y102/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X65Y103/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X68Y103/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y105/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*(~A5)) , 
NAME: SLICE_X69Y105/C5LUT, 
TYPE: LUT5, 

SLICE_X62Y105/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2)) , 
NAME: SLICE_X62Y105/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y106/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X64Y106/C5LUT, 
TYPE: LUT5, 

SLICE_X66Y107/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X66Y107/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y108/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*A3*(~A5)) , 
NAME: SLICE_X63Y108/C5LUT, 
TYPE: LUT5, 

SLICE_X77Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4)) , 
NAME: SLICE_X77Y105/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5)) , 
NAME: SLICE_X74Y104/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y104/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A5)+((~A1)*A2*(~A5)) , 
NAME: SLICE_X76Y104/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y103/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X74Y103/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X73Y101/C5LUT, 
TYPE: LUT5, 

SLICE_X70Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4)) , 
NAME: SLICE_X70Y109/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4)) , 
NAME: SLICE_X71Y109/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X75Y109/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2))) , 
NAME: SLICE_X76Y101/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4))) , 
NAME: SLICE_X73Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X76Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1))) , 
NAME: SLICE_X75Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4))) , 
NAME: SLICE_X73Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X76Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A3)+((~A2)*A5*(~A3))) , 
NAME: SLICE_X75Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A2)+((~A1)*A4*(~A2))) , 
NAME: SLICE_X75Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1))) , 
NAME: SLICE_X72Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*A2*(~A1)) , 
NAME: SLICE_X74Y92/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1)) , 
NAME: SLICE_X75Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1))) , 
NAME: SLICE_X75Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X70Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2))) , 
NAME: SLICE_X74Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3))) , 
NAME: SLICE_X68Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A1)+((~A3)*A5*(~A1))) , 
NAME: SLICE_X67Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X64Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*A5*(~A4))) , 
NAME: SLICE_X63Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y92/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X63Y92/D5LUT, 
TYPE: LUT5, 

SLICE_X65Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*A1*(~A2))) , 
NAME: SLICE_X65Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1)) , 
NAME: SLICE_X64Y94/C5LUT, 
TYPE: LUT5, 

SLICE_X74Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A2)+((~A1)*A5*(~A2)) , 
NAME: SLICE_X74Y107/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X62Y94/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5))) , 
NAME: SLICE_X68Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X66Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y97/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*A3*(~A1)) , 
NAME: SLICE_X69Y97/D5LUT, 
TYPE: LUT5, 

SLICE_X65Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X65Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))) , 
NAME: SLICE_X66Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X62Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X63Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1))) , 
NAME: SLICE_X67Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*A1*(~A3))) , 
NAME: SLICE_X68Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A3)+((~A4)*A5*(~A3)) , 
NAME: SLICE_X75Y107/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A2)+((~A1)*A5*(~A2))) , 
NAME: SLICE_X63Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X65Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X68Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y105/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2))) , 
NAME: SLICE_X68Y105/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y105/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A4)+((~A1)*A2*(~A4))) , 
NAME: SLICE_X62Y105/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y106/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)+((~A2)*A1*(~A4))) , 
NAME: SLICE_X64Y106/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2))) , 
NAME: SLICE_X66Y107/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4))) , 
NAME: SLICE_X63Y108/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2)+((~A4)*A5*(~A2)) , 
NAME: SLICE_X77Y106/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X74Y104/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A2)+((~A1)*A5*(~A2)) , 
NAME: SLICE_X76Y104/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A4)+((~A1)*A5*(~A4)) , 
NAME: SLICE_X74Y103/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y101/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5)+((~A4)*A1*(~A5)) , 
NAME: SLICE_X73Y101/B5LUT, 
TYPE: LUT5, 

SLICE_X70Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1)+((~A3)*(~A1)*A5)) , 
NAME: SLICE_X70Y108/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A5)+((~A4)*(~A5)*A1)) , 
NAME: SLICE_X71Y108/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X74Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A4)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X75Y101/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X74Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X76Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A4) , 
NAME: SLICE_X74Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1)+((~A5)*(~A1)*A3)) , 
NAME: SLICE_X75Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A6) , 
NAME: SLICE_X75Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A5) , 
NAME: SLICE_X74Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X74Y93/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A1) , 
NAME: SLICE_X72Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A6)+((~A5)*(~A6)*A1) , 
NAME: SLICE_X74Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A6) , 
NAME: SLICE_X74Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2)+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X73Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X70Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X68Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A4) , 
NAME: SLICE_X67Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X64Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A3) , 
NAME: SLICE_X64Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X62Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A6) , 
NAME: SLICE_X62Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X65Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A2)+((~A5)*(~A2)*A4)) , 
NAME: SLICE_X64Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A4) , 
NAME: SLICE_X76Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A6) , 
NAME: SLICE_X63Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X68Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X66Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A6) , 
NAME: SLICE_X68Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A3) , 
NAME: SLICE_X64Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X65Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4)+((~A1)*(~A4)*A5)) , 
NAME: SLICE_X63Y99/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6)+((~A4)*(~A6)*A5) , 
NAME: SLICE_X64Y100/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A5) , 
NAME: SLICE_X67Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3)+((~A6)*(~A3)*A5) , 
NAME: SLICE_X67Y101/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A5) , 
NAME: SLICE_X74Y107/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A6) , 
NAME: SLICE_X63Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y103/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6)+((~A2)*(~A6)*A1) , 
NAME: SLICE_X64Y103/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A6) , 
NAME: SLICE_X67Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6)+((~A4)*(~A6)*A2) , 
NAME: SLICE_X62Y107/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X62Y107/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y107/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X62Y107/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A4) , 
NAME: SLICE_X62Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A4) , 
NAME: SLICE_X77Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A4)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X75Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y104/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1)+((~A5)*(~A1)*A3)) , 
NAME: SLICE_X75Y104/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A4)+((~A2)*(~A4)*A1)) , 
NAME: SLICE_X75Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y101/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1)+((~A6)*(~A1)*A5) , 
NAME: SLICE_X73Y101/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1)) , 
NAME: SLICE_X70Y109/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5)) , 
NAME: SLICE_X71Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5)) , 
NAME: SLICE_X75Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y101/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2)) , 
NAME: SLICE_X76Y101/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A4)+((~A3)*A2*(~A4)) , 
NAME: SLICE_X73Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A5)+((~A3)*A2*(~A5)) , 
NAME: SLICE_X76Y99/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y98/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*A3*(~A1)) , 
NAME: SLICE_X75Y98/D5LUT, 
TYPE: LUT5, 

SLICE_X73Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X73Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y96/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X76Y96/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y95/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A3)+((~A4)*A1*(~A3)) , 
NAME: SLICE_X75Y95/C5LUT, 
TYPE: LUT5, 

SLICE_X75Y93/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*A5*(~A2)) , 
NAME: SLICE_X75Y93/D5LUT, 
TYPE: LUT5, 

SLICE_X72Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1)) , 
NAME: SLICE_X72Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1)+((~A5)*A2*(~A1)) , 
NAME: SLICE_X76Y92/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A1)+((~A5)*A4*(~A1)) , 
NAME: SLICE_X74Y108/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y90/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1)+((~A5)*A3*(~A1)) , 
NAME: SLICE_X75Y90/D5LUT, 
TYPE: LUT5, 

SLICE_X70Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X70Y91/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*A1*(~A2)) , 
NAME: SLICE_X74Y89/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y89/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A3)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X68Y89/C5LUT, 
TYPE: LUT5, 

SLICE_X67Y89/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X67Y89/C5LUT, 
TYPE: LUT5, 

SLICE_X64Y89/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X64Y89/D5LUT, 
TYPE: LUT5, 

SLICE_X63Y90/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4)+((~A1)*A3*(~A4)) , 
NAME: SLICE_X63Y90/D5LUT, 
TYPE: LUT5, 

SLICE_X63Y92/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*A5*(~A1)) , 
NAME: SLICE_X63Y92/C5LUT, 
TYPE: LUT5, 

SLICE_X65Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2)+((~A5)*A3*(~A2)) , 
NAME: SLICE_X65Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y94/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*A5*(~A1)) , 
NAME: SLICE_X64Y94/D5LUT, 
TYPE: LUT5, 

SLICE_X74Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*A1*(~A3)) , 
NAME: SLICE_X74Y107/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A3)+((~A1)*A5*(~A3)) , 
NAME: SLICE_X62Y94/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*A3*(~A5)) , 
NAME: SLICE_X68Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A4*(~A1)) , 
NAME: SLICE_X66Y95/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y97/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*A1*(~A5)) , 
NAME: SLICE_X69Y97/C5LUT, 
TYPE: LUT5, 

SLICE_X65Y97/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X65Y97/D5LUT, 
TYPE: LUT5, 

SLICE_X66Y99/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*A3*(~A5)) , 
NAME: SLICE_X66Y99/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X62Y99/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y100/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X63Y100/D5LUT, 
TYPE: LUT5, 

SLICE_X67Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*A4*(~A1)) , 
NAME: SLICE_X67Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y101/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A3)+((~A2)*A4*(~A3)) , 
NAME: SLICE_X68Y101/D5LUT, 
TYPE: LUT5, 

SLICE_X75Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2)) , 
NAME: SLICE_X75Y107/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X63Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X65Y103/D5LUT, 
TYPE: LUT5, 

SLICE_X68Y103/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X68Y103/D5LUT, 
TYPE: LUT5, 

SLICE_X68Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*A3*(~A2)) , 
NAME: SLICE_X68Y105/A5LUT, 
TYPE: LUT5, 

SLICE_X62Y105/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X62Y105/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y106/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*A3*(~A4)) , 
NAME: SLICE_X64Y106/D5LUT, 
TYPE: LUT5, 

SLICE_X66Y107/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*A3*(~A2)) , 
NAME: SLICE_X66Y107/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y108/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*A3*(~A4)) , 
NAME: SLICE_X63Y108/D5LUT, 
TYPE: LUT5, 

SLICE_X77Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A1*(~A2)) , 
NAME: SLICE_X77Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4)) , 
NAME: SLICE_X74Y104/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5)) , 
NAME: SLICE_X76Y104/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A4)+((~A5)*A1*(~A4)) , 
NAME: SLICE_X74Y103/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+((~A3)*A5*(~A4)) , 
NAME: SLICE_X73Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*(~A6)) , 
NAME: SLICE_X67Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A1*A4) , 
NAME: SLICE_X70Y108/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+((~A5)*A4*(~A2)*A3)+((~A5)*(~A4)*A2*A3) , 
NAME: SLICE_X71Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X72Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A1*A4) , 
NAME: SLICE_X72Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+((~A2)*A5*(~A1)*A3)+((~A2)*(~A5)*A1*A3) , 
NAME: SLICE_X74Y100/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A4*(~A1)*A2)+((~A5)*(~A4)*A1*A2) , 
NAME: SLICE_X75Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A2*(~A4)*A1)+((~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X76Y98/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+((~A3)*A2*(~A1)*A5)+((~A3)*(~A2)*A1*A5) , 
NAME: SLICE_X75Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X77Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A1*(~A4)*A2)+((~A5)*(~A1)*A4*A2) , 
NAME: SLICE_X77Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A1*A4) , 
NAME: SLICE_X76Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A1*A4) , 
NAME: SLICE_X75Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X73Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A1*A4) , 
NAME: SLICE_X73Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A1*A5) , 
NAME: SLICE_X75Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+((~A2)*A5*(~A4)*A1)+((~A2)*(~A5)*A4*A1) , 
NAME: SLICE_X74Y91/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+((~A1)*A5*(~A2)*A4)+((~A1)*(~A5)*A2*A4) , 
NAME: SLICE_X73Y107/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+((~A5)*A2*(~A1)*A3)+((~A5)*(~A2)*A1*A3) , 
NAME: SLICE_X74Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+((~A5)*A1*(~A2)*A3)+((~A5)*(~A1)*A2*A3) , 
NAME: SLICE_X73Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X71Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+((~A3)*A2*(~A5)*A4)+((~A3)*(~A2)*A5*A4) , 
NAME: SLICE_X71Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A1*(~A4)*A2)+((~A5)*(~A1)*A4*A2) , 
NAME: SLICE_X67Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A1) , 
NAME: SLICE_X66Y90/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A4*(~A1)*A2)+((~A5)*(~A4)*A1*A2) , 
NAME: SLICE_X64Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A5*A1) , 
NAME: SLICE_X63Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A1) , 
NAME: SLICE_X64Y92/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+((~A3)*A5*(~A2)*A1)+((~A3)*(~A5)*A2*A1) , 
NAME: SLICE_X63Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A1*A5) , 
NAME: SLICE_X65Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*A4*A5) , 
NAME: SLICE_X75Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+((~A2)*A5*(~A4)*A1)+((~A2)*(~A5)*A4*A1) , 
NAME: SLICE_X64Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A4*A5) , 
NAME: SLICE_X67Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A1) , 
NAME: SLICE_X67Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A1) , 
NAME: SLICE_X66Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y98/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A4*(~A1)*A2)+((~A5)*(~A4)*A1*A2) , 
NAME: SLICE_X66Y98/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y99/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A1) , 
NAME: SLICE_X63Y99/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A4*(~A1)*A2)+((~A5)*(~A4)*A1*A2) , 
NAME: SLICE_X64Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A2*(~A4)*A1)+((~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X66Y100/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A1*A5) , 
NAME: SLICE_X66Y101/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A2*(~A4)*A1)+((~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X64Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+((~A2)*A1*(~A4)*A5)+((~A2)*(~A1)*A4*A5) , 
NAME: SLICE_X76Y106/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+((~A5)*A1*(~A2)*A4)+((~A5)*(~A1)*A2*A4) , 
NAME: SLICE_X64Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+((~A2)*A1*(~A5)*A4)+((~A2)*(~A1)*A5*A4) , 
NAME: SLICE_X67Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A2*(~A4)*A1)+((~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X67Y104/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A1*A5) , 
NAME: SLICE_X64Y105/A5LUT, 
TYPE: LUT5, 

SLICE_X63Y106/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+((~A3)*A4*(~A5)*A2)+((~A3)*(~A4)*A5*A2) , 
NAME: SLICE_X63Y106/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A1) , 
NAME: SLICE_X64Y107/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y107/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A4*(~A2)*A1)+((~A5)*(~A4)*A2*A1) , 
NAME: SLICE_X65Y107/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y105/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+((~A5)*A3*(~A4)*A2)+((~A5)*(~A3)*A4*A2) , 
NAME: SLICE_X74Y105/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y104/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+((~A3)*A1*(~A5)*A2)+((~A3)*(~A1)*A5*A2) , 
NAME: SLICE_X75Y104/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y103/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+((~A5)*A2*(~A4)*A1)+((~A5)*(~A2)*A4*A1) , 
NAME: SLICE_X75Y103/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y101/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+((~A1)*A3*(~A2)*A4)+((~A1)*(~A3)*A2*A4) , 
NAME: SLICE_X74Y101/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y101/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+((~A2)*A1*(~A5)*A4)+((~A2)*(~A1)*A5*A4) , 
NAME: SLICE_X75Y101/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5)+((~A1)*A2)+((~A1)*(~A2)*A6)+((~A1)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X69Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X70Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X71Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X72Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X74Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X75Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X76Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X75Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X77Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X76Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X75Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X73Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X75Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X74Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X73Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X74Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X73Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X71Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X67Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X66Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X64Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X63Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A2)+((~A1)*(~A3)*A2)) , 
NAME: SLICE_X64Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X63Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X65Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X75Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*(~A4)*A1)) , 
NAME: SLICE_X63Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X67Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X67Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X66Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X66Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X63Y99/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4)) , 
NAME: SLICE_X64Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2)) , 
NAME: SLICE_X66Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y101/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X66Y101/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5)) , 
NAME: SLICE_X64Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X76Y106/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X64Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y103/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X67Y103/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4)+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X67Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X64Y105/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y106/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X63Y106/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2)) , 
NAME: SLICE_X64Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y105/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X74Y105/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y104/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X75Y104/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y102/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1)) , 
NAME: SLICE_X75Y102/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X74Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1)) , 
NAME: SLICE_X75Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X67Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X67Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+((~A2)*A5*A4)+((~A2)*(~A5)*(~A4))) , 
NAME: SLICE_X67Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+((~A3)*A5*A1)+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X67Y109/C5LUT, 
TYPE: LUT5, 

SLICE_X67Y109/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+((~A1)*A2*A3)+((~A1)*(~A2)*A5*A3)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X67Y109/D5LUT, 
TYPE: LUT5, 

SLICE_X66Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A6*A2*(~A5)) , 
NAME: SLICE_X66Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)) , 
NAME: SLICE_X66Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*A6*A2)+((~A4)*(~A6)*A1*A2)+((~A4)*(~A6)*(~A1)*A3*A2)+((~A4)*(~A6)*(~A1)*(~A3)*A5*A2)+((~A4)*(~A6)*(~A1)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X67Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X64Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X70Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X70Y108/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X71Y108/B5LUT, 
TYPE: LUT5, 

SLICE_X72Y108/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X72Y108/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X74Y100/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X75Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y98/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X76Y98/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X75Y97/B5LUT, 
TYPE: LUT5, 

SLICE_X77Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X77Y96/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X76Y95/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X75Y94/B5LUT, 
TYPE: LUT5, 

SLICE_X73Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4) , 
NAME: SLICE_X73Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X75Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X74Y91/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X73Y107/B5LUT, 
TYPE: LUT5, 

SLICE_X74Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X74Y90/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X73Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X73Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X71Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X71Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X67Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X66Y90/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X64Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X63Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1) , 
NAME: SLICE_X64Y92/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X63Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X65Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X65Y94/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X75Y106/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X63Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y95/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X67Y95/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X67Y96/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X66Y97/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y98/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X66Y98/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X63Y99/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X63Y99/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X64Y100/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y100/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4) , 
NAME: SLICE_X66Y100/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y101/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X66Y101/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y102/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A1)+((~A5)*(~A3)*A1) , 
NAME: SLICE_X64Y102/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X76Y106/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X64Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y103/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A4)+((~A5)*(~A3)*A4) , 
NAME: SLICE_X67Y103/B5LUT, 
TYPE: LUT5, 

SLICE_X67Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X67Y104/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y105/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X64Y105/B5LUT, 
TYPE: LUT5, 

SLICE_X63Y106/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X63Y106/B5LUT, 
TYPE: LUT5, 

SLICE_X64Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X64Y107/B5LUT, 
TYPE: LUT5, 

SLICE_X65Y107/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A3)+((~A2)*(~A4)*A3)) , 
NAME: SLICE_X65Y107/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y105/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X74Y105/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y104/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X75Y104/B5LUT, 
TYPE: LUT5, 

SLICE_X75Y102/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X75Y102/A5LUT, 
TYPE: LUT5, 

SLICE_X74Y101/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X74Y101/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y100/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X75Y100/A5LUT, 
TYPE: LUT5, 

SLICE_X71Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4) , 
NAME: SLICE_X71Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X72Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X72Y107/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3) , 
NAME: SLICE_X76Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4) , 
NAME: SLICE_X76Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4) , 
NAME: SLICE_X76Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2) , 
NAME: SLICE_X77Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X76Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X75Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3) , 
NAME: SLICE_X74Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2) , 
NAME: SLICE_X73Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X74Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2) , 
NAME: SLICE_X74Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5) , 
NAME: SLICE_X75Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X73Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X71Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X67Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3) , 
NAME: SLICE_X66Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3) , 
NAME: SLICE_X64Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X64Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1) , 
NAME: SLICE_X64Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4) , 
NAME: SLICE_X64Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3) , 
NAME: SLICE_X64Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X65Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X76Y106/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X65Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4) , 
NAME: SLICE_X65Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X66Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4) , 
NAME: SLICE_X65Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4) , 
NAME: SLICE_X63Y99/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1) , 
NAME: SLICE_X64Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4) , 
NAME: SLICE_X65Y100/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y101/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X66Y101/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X64Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y103/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3) , 
NAME: SLICE_X64Y103/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X74Y105/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y104/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3) , 
NAME: SLICE_X66Y104/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y104/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X67Y104/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y105/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X64Y105/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y106/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A5) , 
NAME: SLICE_X63Y106/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y107/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2) , 
NAME: SLICE_X64Y107/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3) , 
NAME: SLICE_X65Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y102/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5) , 
NAME: SLICE_X75Y102/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y102/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1) , 
NAME: SLICE_X75Y102/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y101/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2) , 
NAME: SLICE_X74Y101/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2) , 
NAME: SLICE_X75Y100/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1) , 
NAME: SLICE_X75Y100/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y107/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=0x0000000000000000 , 
NAME: SLICE_X62Y107/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y107/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X65Y107/B5LUT, 
TYPE: LUT5, 

SLICE_X62Y107/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y107/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*A3*(~A1))+(A5*(~A4)*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X69Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4)) , 
NAME: SLICE_X66Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A3)) , 
NAME: SLICE_X66Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A3) , 
NAME: SLICE_X66Y108/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A4) , 
NAME: SLICE_X66Y110/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A4)) , 
NAME: SLICE_X66Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A4)) , 
NAME: SLICE_X66Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y110/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A4) , 
NAME: SLICE_X66Y110/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A4) , 
NAME: SLICE_X66Y110/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y110/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y110/C5FF, 
TYPE: FF_INIT, 

SLICE_X66Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y108/BFF, 
TYPE: REG_INIT, 

