
---------- Begin Simulation Statistics ----------
final_tick                               535826852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90360                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738532                       # Number of bytes of host memory used
host_op_rate                                    90661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6788.49                       # Real time elapsed on the host
host_tick_rate                               78931669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613409191                       # Number of instructions simulated
sim_ops                                     615447976                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.535827                       # Number of seconds simulated
sim_ticks                                535826852000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.170199                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77137259                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87486770                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9308425                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119260839                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10038423                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10137707                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           99284                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152603040                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055962                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509403                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6002305                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138970305                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14347457                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532407                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41320019                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561793833                       # Number of instructions committed
system.cpu0.commit.committedOps             562304514                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    982022160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572599                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.307413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    705117746     71.80%     71.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162231560     16.52%     88.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44103132      4.49%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     39456339      4.02%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10586067      1.08%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2951990      0.30%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       981284      0.10%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2246585      0.23%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14347457      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    982022160                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672369                       # Number of function calls committed.
system.cpu0.commit.int_insts                543439485                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759360                       # Number of loads committed
system.cpu0.commit.membars                    1019962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019968      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311045978     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268755     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816080     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562304514                       # Class of committed instruction
system.cpu0.commit.refs                     245084863                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561793833                       # Number of Instructions Simulated
system.cpu0.committedOps                    562304514                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.885646                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.885646                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            103006194                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3312998                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76418774                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             616515338                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               453364450                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426898287                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6009939                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8429425                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2135521                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152603040                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                112193059                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    540969364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2988944                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     633537764                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           63                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18632138                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144054                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441128828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87175682                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.598047                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         991414391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918061                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               546968112     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330159337     33.30%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59650996      6.02%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42182805      4.25%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7615143      0.77%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2618493      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  176042      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040659      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2804      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           991414391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       67930013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6059247                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143490783                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556015                       # Inst execution rate
system.cpu0.iew.exec_refs                   259626506                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72380247                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78337067                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            190456553                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017093                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1889230                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74992164                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          603608006                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187246259                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4526066                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            589011486                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                527778                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3294119                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6009939                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4354229                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       138436                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7966242                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25564                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8060                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2296053                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15697193                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4666661                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8060                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       809156                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5250091                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                245490130                       # num instructions consuming a value
system.cpu0.iew.wb_count                    582351777                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876748                       # average fanout of values written-back
system.cpu0.iew.wb_producers                215232924                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549728                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     582406402                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               717744745                       # number of integer regfile reads
system.cpu0.int_regfile_writes              371424063                       # number of integer regfile writes
system.cpu0.ipc                              0.530322                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530322                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020997      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325100436     54.77%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140757      0.70%     55.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189379174     31.91%     87.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72878091     12.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593537553                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     885296                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001492                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171399     19.36%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                612831     69.22%     88.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               101064     11.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             593401800                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2179452587                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    582351727                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        644918639                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 600561848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593537553                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046158                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41303488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77897                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1513751                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22672999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    991414391                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.598678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.812706                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          558451890     56.33%     56.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          308836225     31.15%     87.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95933929      9.68%     97.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21764390      2.20%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5434408      0.55%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             455217      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             311403      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             157267      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              69662      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      991414391                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560288                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10802316                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2093360                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           190456553                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74992164                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1059344404                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12310382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               86424679                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357817453                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3475364                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               460218091                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5115081                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5373                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            745764159                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             611296364                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          391568742                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421509852                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8258342                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6009939                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17161143                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33751284                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       745764115                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         90687                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3208                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7868952                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3161                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1571286158                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1216652315                       # The number of ROB writes
system.cpu0.timesIdled                       14549768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1019                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.110255                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2970018                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3707413                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           387030                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4945797                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136688                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140264                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3576                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5578470                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         9019                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509147                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289231                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420302                       # Number of branches committed
system.cpu1.commit.bw_lim_events               536864                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2681450                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247672                       # Number of instructions committed
system.cpu1.commit.committedOps              19757021                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114557259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172464                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829315                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106444598     92.92%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4011432      3.50%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1377871      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1263781      1.10%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       290070      0.25%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       103166      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478857      0.42%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        50620      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       536864      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114557259                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227572                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556365                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320805                       # Number of loads committed
system.cpu1.commit.membars                    1018400                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018400      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648467     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829952     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260064      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757021                       # Class of committed instruction
system.cpu1.commit.refs                       7090028                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247672                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757021                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.995540                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.995540                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101481274                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103272                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2836759                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23488017                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3662706                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8450181                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289707                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               251424                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1198810                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5578470                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3345941                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111034202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36139                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23992535                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 775012                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048340                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3660952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3106706                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207907                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115082678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212912                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100106472     86.99%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8929083      7.76%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3557569      3.09%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1783966      1.55%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  433886      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  259984      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11210      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     373      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115082678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         317518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              311132                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4796740                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187362                       # Inst execution rate
system.cpu1.iew.exec_refs                     7776274                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849515                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86385090                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6007571                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509920                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248805                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1921490                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22431461                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5926759                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           306444                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21621597                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                445574                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1788446                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289707                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2797562                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21024                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          139659                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4276                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          494                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1400                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       686766                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152267                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           494                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95451                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215681                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12351528                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21348369                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845849                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10447524                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184994                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21356855                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26946001                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14329484                       # number of integer regfile writes
system.cpu1.ipc                              0.166791                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166791                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018595      4.65%      4.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13036681     59.45%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6516989     29.72%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1355633      6.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21928041                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     615835                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028084                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138239     22.45%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                421684     68.47%     90.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                55910      9.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21525267                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159592187                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21348357                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25106219                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20903022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21928041                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528439                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2674439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37618                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1163175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115082678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651078                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101801945     88.46%     88.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8503064      7.39%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2732824      2.37%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             930759      0.81%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             741391      0.64%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             133672      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             167573      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43910      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27540      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115082678                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190017                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3261093                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          332382                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6007571                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1921490                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    195                       # number of misc regfile reads
system.cpu1.numCycles                       115400196                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   956246541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92806281                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167952                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3364487                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4223605                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                593754                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5159                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28840341                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23061029                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15444121                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8803957                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4820543                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289707                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8932546                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2276169                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28840329                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26582                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               737                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6681986                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           736                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136457800                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45403639                       # The number of ROB writes
system.cpu1.timesIdled                           4684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.776671                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2498910                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3433669                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           391202                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4751394                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98286                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         139161                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           40875                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5213447                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2598                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509174                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           244543                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647459                       # Number of branches committed
system.cpu2.commit.bw_lim_events               476248                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3698092                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16506251                       # Number of instructions committed
system.cpu2.commit.committedOps              17015627                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112562260                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151166                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.784833                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105698096     93.90%     93.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3353815      2.98%     96.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1127833      1.00%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1099748      0.98%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       254452      0.23%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        75364      0.07%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       434638      0.39%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        42066      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       476248      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112562260                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174103                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15894010                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697356                       # Number of loads committed
system.cpu2.commit.membars                    1018423                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018423      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797368     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206530     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993168      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015627                       # Class of committed instruction
system.cpu2.commit.refs                       6199710                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16506251                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015627                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.865809                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.865809                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101303823                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               149386                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2306211                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21888502                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2965323                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7561789                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                244860                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               263485                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1098594                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5213447                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2842245                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109649168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17171                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23813309                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 783038                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046003                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3133699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2597196                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.210126                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113174389                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.217022                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.680701                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98786139     87.29%     87.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8314356      7.35%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3569440      3.15%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1547350      1.37%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  418805      0.37%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  439344      0.39%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   98734      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      80      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113174389                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         154370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              264261                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4113346                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.165258                       # Inst execution rate
system.cpu2.iew.exec_refs                     6709381                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524997                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87741305                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5663620                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            612807                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           262691                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1722747                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20707569                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5184384                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           191478                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18728431                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                534355                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1633753                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                244860                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2654779                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           95791                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3073                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          623                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       966264                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       220393                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           184                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        99937                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        164324                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10861381                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18533447                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.860860                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9350125                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163537                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18538560                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23211267                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12492280                       # number of integer regfile writes
system.cpu2.ipc                              0.145649                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145649                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018634      5.38%      5.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11146006     58.91%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5734447     30.31%     94.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020682      5.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18919909                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     589998                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031184                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130851     22.18%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408443     69.23%     91.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50702      8.59%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18491259                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151646675                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18533435                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24399624                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18862770                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18919909                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1844799                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3691941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42496                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        316575                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2172093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113174389                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167175                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.619979                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101876823     90.02%     90.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7206018      6.37%     96.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2265560      2.00%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             757259      0.67%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             717531      0.63%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             140844      0.12%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             154570      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37042      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18742      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113174389                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166947                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3655860                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          431232                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5663620                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1722747                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu2.numCycles                       113328759                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   958318424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93348549                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442664                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2911353                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3545452                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                689881                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2272                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26386839                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21374218                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14440500                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7810876                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4534643                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                244860                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8198134                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2997836                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26386827                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26518                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6233729                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   132798652                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42039870                       # The number of ROB writes
system.cpu2.timesIdled                           2246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.706531                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2258873                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3064685                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           402914                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3947699                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111268                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205941                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94673                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4436402                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1280                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509187                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234410                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470824                       # Number of branches committed
system.cpu3.commit.bw_lim_events               411716                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528256                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2783018                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861435                       # Number of instructions committed
system.cpu3.commit.committedOps              16370814                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106022521                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154409                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.785566                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99298800     93.66%     93.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3342251      3.15%     96.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1147004      1.08%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       990498      0.93%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       244311      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74273      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474952      0.45%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        38716      0.04%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       411716      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106022521                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151253                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255624                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568841                       # Number of loads committed
system.cpu3.commit.membars                    1018419                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018419      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354384     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5078028     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919845      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370814                       # Class of committed instruction
system.cpu3.commit.refs                       5997885                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861435                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370814                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.721138                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.721138                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96290021                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169316                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2171349                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20095318                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2828739                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5937178                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234708                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               308538                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1202755                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4436402                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2488860                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103369369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                23793                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20637748                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 806424                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041615                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2720819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2370141                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193587                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106493401                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.198587                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.640459                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94089872     88.35%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7055284      6.63%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2929903      2.75%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1685764      1.58%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  488603      0.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242815      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     897      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     128      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106493401                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         113489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              251684                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3812023                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.170571                       # Inst execution rate
system.cpu3.iew.exec_refs                     6494583                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442963                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81932043                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5141532                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510095                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           109026                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460721                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19149113                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5051620                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319934                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18184087                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                496372                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1781704                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234708                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2832872                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           78671                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2000                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       572691                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31677                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            98                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45385                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        206299                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10785696                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18004169                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858033                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9254481                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168884                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18009334                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22276712                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12340787                       # number of integer regfile writes
system.cpu3.ipc                              0.148784                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148784                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018652      5.51%      5.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10949269     59.17%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5598683     30.26%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937275      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18504021                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     589416                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031853                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133501     22.65%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406813     69.02%     91.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49100      8.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18074771                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144153204                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18004157                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21927475                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17620459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18504021                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528654                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2778298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62371                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           398                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1182222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106493401                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.173757                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.631717                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95389263     89.57%     89.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7191552      6.75%     96.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2114826      1.99%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             736511      0.69%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             729737      0.69%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115590      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             157008      0.15%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              36974      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21940      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106493401                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.173572                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3110358                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          320193                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5141532                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460721                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu3.numCycles                       106606890                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   965039967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88204059                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037386                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3362395                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3455710                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                722234                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1369                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24074876                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19563853                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13531665                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6269557                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4129563                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234708                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8301039                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2494279                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24074864                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28328                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               873                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6743872                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           870                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124763363                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38779417                       # The number of ROB writes
system.cpu3.timesIdled                           1732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2439939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4837398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343737                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        61327                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32870452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2474932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65898880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2536259                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             902369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1614103                       # Transaction distribution
system.membus.trans_dist::CleanEvict           783254                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              958                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            527                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1536063                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1536037                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        902369                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7275803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7275803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    259360576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               259360576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1371                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2440040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2440040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2440040                       # Request fanout histogram
system.membus.respLayer1.occupancy        13079070500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12007455753                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3740774214.843750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22346632830.808445                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     97.66%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 218654793500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57007752500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 478819099500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2838618                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2838618                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2838618                       # number of overall hits
system.cpu2.icache.overall_hits::total        2838618                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3627                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3627                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3627                       # number of overall misses
system.cpu2.icache.overall_misses::total         3627                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    175658999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    175658999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    175658999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    175658999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2842245                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2842245                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2842245                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2842245                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001276                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001276                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001276                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001276                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 48430.934381                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48430.934381                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 48430.934381                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48430.934381                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    35.111111                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3113                       # number of writebacks
system.cpu2.icache.writebacks::total             3113                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          482                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          482                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          482                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          482                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3145                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3145                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3145                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3145                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    157411999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    157411999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    157411999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    157411999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001107                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001107                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001107                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001107                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 50051.510016                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50051.510016                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 50051.510016                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50051.510016                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3113                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2838618                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2838618                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    175658999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    175658999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2842245                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2842245                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001276                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001276                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 48430.934381                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48430.934381                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          482                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3145                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3145                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    157411999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    157411999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001107                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001107                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 50051.510016                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50051.510016                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979163                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2800214                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3113                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           899.522647                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343451000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979163                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999349                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999349                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5687635                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5687635                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4611356                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4611356                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4611356                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4611356                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1381886                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1381886                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1381886                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1381886                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 177145558572                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 177145558572                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 177145558572                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 177145558572                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5993242                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5993242                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5993242                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5993242                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230574                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230574                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230574                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230574                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128191.152217                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128191.152217                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128191.152217                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128191.152217                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1460633                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       123010                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18612                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1657                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.478025                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.236572                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550498                       # number of writebacks
system.cpu2.dcache.writebacks::total           550498                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1037551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1037551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1037551                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1037551                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344335                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344335                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38638608672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38638608672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38638608672                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38638608672                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057454                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057454                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057454                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057454                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 112212.260363                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112212.260363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 112212.260363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112212.260363                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550498                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4169346                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4169346                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       831132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       831132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  86682580500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  86682580500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5000478                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5000478                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104294.601219                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104294.601219                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       662351                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       662351                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168781                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168781                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17396006000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17396006000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103068.508896                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103068.508896                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550754                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550754                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  90462978072                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  90462978072                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992764                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554768                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554768                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 164252.966065                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 164252.966065                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375200                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375200                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175554                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175554                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21242602672                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21242602672                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176834                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176834                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121003.239300                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121003.239300                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          350                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5157500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5157500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.356618                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.356618                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26585.051546                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26585.051546                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           56                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.102941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.102941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5321.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5321.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          184                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1200500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1200500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.480418                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.480418                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6524.456522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6524.456522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          178                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1059500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1059500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.464752                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.464752                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5952.247191                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5952.247191                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       435000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       435000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       398000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       398000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       283911                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         283911                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225263                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225263                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20774688500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20774688500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509174                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509174                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442409                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442409                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92224.149106                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92224.149106                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225261                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225261                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20549425500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20549425500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442405                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442405                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91224.959048                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91224.959048                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.805302                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5463936                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569422                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.595583                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343462500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.805302                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900166                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900166                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13576137                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13576137                       # Number of data accesses
system.cpu3.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      3571653900                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21768901339.550365                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          132     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 218654856500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53653575500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 482173276500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2486204                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2486204                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2486204                       # number of overall hits
system.cpu3.icache.overall_hits::total        2486204                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2656                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2656                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2656                       # number of overall misses
system.cpu3.icache.overall_misses::total         2656                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    133665000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    133665000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    133665000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    133665000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2488860                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2488860                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2488860                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2488860                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001067                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001067                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001067                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001067                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 50325.677711                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50325.677711                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 50325.677711                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50325.677711                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.100000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2324                       # number of writebacks
system.cpu3.icache.writebacks::total             2324                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          300                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          300                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2356                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2356                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2356                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    115889500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    115889500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    115889500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    115889500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000947                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000947                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000947                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000947                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 49189.091681                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49189.091681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 49189.091681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49189.091681                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2324                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2486204                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2486204                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2656                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2656                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    133665000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    133665000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2488860                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2488860                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001067                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001067                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 50325.677711                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50325.677711                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          300                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2356                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2356                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    115889500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    115889500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000947                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000947                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 49189.091681                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49189.091681                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978863                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2458296                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2324                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1057.786575                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350212000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978863                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999339                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999339                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4980076                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4980076                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4462849                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4462849                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4462849                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4462849                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1350992                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1350992                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1350992                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1350992                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 168459142802                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 168459142802                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 168459142802                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 168459142802                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5813841                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5813841                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5813841                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5813841                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232375                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232375                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232375                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232375                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 124692.924016                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 124692.924016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 124692.924016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 124692.924016                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1432679                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       149891                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            17173                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1847                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    83.426251                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.153763                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513846                       # number of writebacks
system.cpu3.dcache.writebacks::total           513846                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1028043                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1028043                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1028043                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1028043                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322949                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322949                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322949                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322949                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35953573246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35953573246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35953573246                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35953573246                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055548                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111328.950534                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111328.950534                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111328.950534                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111328.950534                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513846                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4065702                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4065702                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       828699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       828699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  82393756500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82393756500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4894401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4894401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169316                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169316                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99425.432515                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99425.432515                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       665486                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       665486                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163213                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163213                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16780085000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16780085000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102810.958686                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102810.958686                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522293                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522293                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  86065386302                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  86065386302                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919440                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919440                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.568056                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.568056                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 164783.725422                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 164783.725422                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       362557                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362557                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159736                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159736                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19173488246                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19173488246                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120032.354923                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120032.354923                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4332500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4332500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.385609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.385609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20729.665072                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20729.665072                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       281500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       281500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4398.437500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4398.437500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1118500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1118500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468421                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6283.707865                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6283.707865                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       978500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       978500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452632                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452632                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5688.953488                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5688.953488                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       351000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       351000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       319000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       319000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305311                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305311                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203876                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203876                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19056287000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19056287000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509187                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509187                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400395                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400395                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93469.986659                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93469.986659                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203876                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203876                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18852411000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18852411000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400395                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400395                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92469.986659                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92469.986659                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.612453                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5292914                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526601                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.051090                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350223500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.612453                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.862889                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.862889                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13174527                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13174527                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       439657000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   788749967.003145                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2634516500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   529671654000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6155198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94304671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94304671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94304671                       # number of overall hits
system.cpu0.icache.overall_hits::total       94304671                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17888388                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17888388                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17888388                       # number of overall misses
system.cpu0.icache.overall_misses::total     17888388                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234842166999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234842166999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234842166999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234842166999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    112193059                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    112193059                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    112193059                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    112193059                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159443                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159443                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159443                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13128.190589                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13128.190589                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13128.190589                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13128.190589                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2158                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.958333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16869539                       # number of writebacks
system.cpu0.icache.writebacks::total         16869539                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1018813                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1018813                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1018813                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1018813                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16869575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16869575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16869575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16869575                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207993935000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207993935000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207993935000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207993935000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150362                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150362                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150362                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150362                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12329.530234                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12329.530234                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12329.530234                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12329.530234                       # average overall mshr miss latency
system.cpu0.icache.replacements              16869539                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94304671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94304671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17888388                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17888388                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234842166999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234842166999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    112193059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    112193059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13128.190589                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13128.190589                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1018813                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1018813                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16869575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16869575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207993935000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207993935000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150362                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150362                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12329.530234                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12329.530234                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111174038                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16869541                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.590223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241255691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241255691                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226298920                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226298920                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226298920                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226298920                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19766631                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19766631                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19766631                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19766631                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 563233898279                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 563233898279                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 563233898279                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 563233898279                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246065551                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246065551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246065551                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246065551                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080331                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080331                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080331                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080331                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28494.177803                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28494.177803                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28494.177803                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28494.177803                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7479143                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       222824                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141583                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2972                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.825148                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.974428                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14403271                       # number of writebacks
system.cpu0.dcache.writebacks::total         14403271                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5533908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5533908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5533908                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5533908                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14232723                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14232723                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14232723                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14232723                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 248133283039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 248133283039                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 248133283039                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 248133283039                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057841                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057841                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057841                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057841                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17433.999315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17433.999315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17433.999315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17433.999315                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14403271                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160314039                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160314039                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15937429                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15937429                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 367773424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 367773424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176251468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176251468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23076.082378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23076.082378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3763213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3763213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12174216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12174216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 188960670000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 188960670000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069073                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069073                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15521.383061                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15521.383061                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65984881                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65984881                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3829202                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3829202                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195460473779                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195460473779                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054849                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054849                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51044.701684                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51044.701684                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1770695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1770695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2058507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2058507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  59172613039                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59172613039                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28745.402876                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28745.402876                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          882                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9407500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9407500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.414279                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.414279                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10666.099773                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10666.099773                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          854                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1615000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1615000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013152                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013152                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57678.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57678.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1825                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1825                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          192                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1176500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1176500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6127.604167                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6127.604167                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          189                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          189                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       987500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       987500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5224.867725                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.867725                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191435                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191435                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17187418000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17187418000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509403                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509403                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375803                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375803                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89782.004336                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89782.004336                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191435                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191435                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16995983000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16995983000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375803                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375803                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88782.004336                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88782.004336                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.878996                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241043791                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14423877                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.711442                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.878996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996219                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996219                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507582109                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507582109                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16817541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13456176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4055                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               68877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59680                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30471267                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16817541                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13456176                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4055                       # number of overall hits
system.l2.overall_hits::.cpu1.data              68877                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1735                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61931                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1272                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59680                       # number of overall hits
system.l2.overall_hits::total                30471267                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52031                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            946141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1410                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454210                       # number of demand (read+write) misses
system.l2.demand_misses::total                2440470                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52031                       # number of overall misses
system.l2.overall_misses::.cpu0.data           946141                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2737                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493602                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1410                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489255                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1084                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454210                       # number of overall misses
system.l2.overall_misses::total               2440470                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4455163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95570006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    262577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57960333999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    132166500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57279958998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     97138000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53022640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     268779983997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4455163000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95570006500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    262577000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57960333999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    132166500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57279958998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     97138000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53022640000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    268779983997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16869572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14402317                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          551186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32911737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16869572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14402317                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         551186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32911737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065694                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.402974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.448331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.887640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.460102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.883866                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074152                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065694                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.402974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.448331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.887640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.460102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.883866                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074152                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85625.165767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101010.321400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95936.061381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117423.215463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93735.106383                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117075.878628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89610.701107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116735.959138                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110134.516711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85625.165767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101010.321400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95936.061381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117423.215463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93735.106383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117075.878628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89610.701107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116735.959138                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110134.516711                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1614103                       # number of writebacks
system.l2.writebacks::total                   1614103                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            283                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            280                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2061                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           283                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           280                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2061                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       945848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2438409                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       945848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2438409                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3934147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86092590000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    220529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53003897999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     99136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52369463998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     70157500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48463379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 244253301497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3934147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86092590000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    220529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53003897999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     99136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52369463998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     70157500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48463379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 244253301497                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.367933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.876950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.345946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.887111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.339983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.883321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.367933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.876950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.345946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.887111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.339983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.883321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75636.319068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91021.591207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88247.098840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107454.999937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107103.122318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87587.390762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 106763.992246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100169.127286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75636.319068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91021.591207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88247.098840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107454.999937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107103.122318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87587.390762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 106763.992246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100169.127286                       # average overall mshr miss latency
system.l2.replacements                        4924364                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3586606                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3586606                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3586606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3586606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29197678                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29197678                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29197678                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29197678                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   97                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1264500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1294000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.129032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.078947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.292683                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16211.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2458.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13340.206186                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1567500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        79500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       241500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1950000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.129032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.078947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.292683                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20096.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20103.092784                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.206897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.187500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.388889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.576923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       284500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       302499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       830999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.206897                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.187500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.388889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.576923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20321.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20268.268293                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1719826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1808103                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         510343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1536039                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53937145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40675180999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40642771998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36941088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  172196186497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2230169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3344142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.228836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.922312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.925299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105688.027464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116159.378237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114686.009199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115028.954121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112104.045859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       510343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1536039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48833715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37173510999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37098941998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33729628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156835796497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.228836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.922312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.925299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95688.027464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106159.378237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104686.009199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105028.954121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102104.045859                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16817541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4055                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16824603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52031                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4455163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    262577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    132166500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     97138000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4947044500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16869572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16881865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.402974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.448331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.460102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85625.165767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95936.061381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93735.106383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89610.701107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86393.149034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          322                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          283                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           860                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52014                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3934147500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    220529500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     99136000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     70157500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4323970500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.367933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.345946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.339983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75636.319068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88247.098840                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87587.390762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76663.425056                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11736350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        39382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        33321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11838561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       435798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          847169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41632861500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17285153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16637187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16081551500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91636753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12172148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       168193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12685730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.784582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.801888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.818493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95532.474908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120508.613658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123355.381399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120855.764895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108168.208468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          293                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          336                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       435505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       845968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37258875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15830387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15270522000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14733750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  83093534500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.782744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.800152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.816770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85553.265749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110625.420164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113467.989300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110960.285125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98223.023211                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          119                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             123                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.959677                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.960938                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2344000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        23000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2423500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.959677                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.960938                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19697.478992                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        23000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19703.252033                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999821                       # Cycle average of tags in use
system.l2.tags.total_refs                    65694052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4924369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.340603                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.305112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.121067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.535353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.997039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.973811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.044378                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.536017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.336490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530496177                       # Number of tag accesses
system.l2.tags.data_accesses                530496177                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3328832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      60534144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        159936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31569024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         69632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29051520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156057984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3328832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       159936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        51264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3609664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103302592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103302592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         945846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2438406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1614103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1614103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6212514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112973330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           298484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58916465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           129952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58402508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            95673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54218111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             291247039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6212514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       298484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       129952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        95673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6736624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192790995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192790995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192790995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6212514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112973330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          298484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58916465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          129952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58402508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           95673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54218111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            484038034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1578900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    897809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003287132500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5192880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1486784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2438406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1614103                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2438406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1614103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  66546                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            128977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            133929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            189969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            178981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            158422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           157863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           141049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           141070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           143842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95403                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98691587250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11859300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143163962250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41609.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60359.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1083439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  980129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2438406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1614103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  854455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  630217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1887164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.982412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.163324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.557351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1277265     67.68%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       408323     21.64%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76996      4.08%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33568      1.78%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18402      0.98%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11677      0.62%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8513      0.45%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6454      0.34%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45966      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1887164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.329203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.462002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97482     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88620     90.90%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              839      0.86%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6362      6.53%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1252      1.28%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              323      0.33%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               73      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              151799040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4258944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101048192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156057984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103302592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       283.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    291.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  535826756000                       # Total gap between requests
system.mem_ctrls.avgGap                     132220.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3328832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57459776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       159936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31191552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        69632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30876096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        51264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28661952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101048192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6212514.336627533659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107235715.764390245080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 298484.481326441630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58211998.677513085306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 129952.427244165054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57623271.183132119477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 95672.696895750196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53491070.656533651054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188583665.829423576593                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       945846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1614103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1782211000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47216812750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    115164250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32424662500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     53269750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31980441000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     36482000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29554919000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12937391475250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34264.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49920.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46084.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65734.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48961.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65404.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45545.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65108.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8015220.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6815729760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3622634895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8295094920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4302825120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42297680880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     109241639430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     113764551840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       288340156845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.121887                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 294462869250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17892420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 223471562750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6658664040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3539152485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8639985480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3938918040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42297680880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     192186506130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43916243040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       301177150095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.079241                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112107071000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17892420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 405827361000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4228236216.814159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23744433919.767300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          110     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 218654867500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58036159500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 477790692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3337918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3337918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3337918                       # number of overall hits
system.cpu1.icache.overall_hits::total        3337918                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8023                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8023                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8023                       # number of overall misses
system.cpu1.icache.overall_misses::total         8023                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    367878000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    367878000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    367878000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    367878000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3345941                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3345941                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3345941                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3345941                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002398                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45852.922847                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45852.922847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45852.922847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45852.922847                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          434                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6760                       # number of writebacks
system.cpu1.icache.writebacks::total             6760                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1231                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1231                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1231                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1231                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6792                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6792                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6792                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6792                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    319052000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    319052000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    319052000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    319052000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46974.676090                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46974.676090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46974.676090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46974.676090                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6760                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3337918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3337918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8023                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8023                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    367878000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    367878000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3345941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3345941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45852.922847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45852.922847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1231                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1231                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6792                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6792                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    319052000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    319052000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46974.676090                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46974.676090                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979376                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3273638                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6760                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           484.265976                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336132000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979376                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999355                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999355                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6698674                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6698674                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5459207                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5459207                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5459207                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5459207                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1484680                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1484680                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1484680                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1484680                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186392411683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186392411683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186392411683                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186392411683                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6943887                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6943887                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6943887                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6943887                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213811                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213811                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213811                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213811                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125543.828760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125543.828760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125543.828760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125543.828760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1560234                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113007                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21167                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1589                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.710682                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.118313                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562459                       # number of writebacks
system.cpu1.dcache.writebacks::total           562459                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1118185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1118185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1118185                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1118185                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366495                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366495                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366495                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366495                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40530027947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40530027947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40530027947                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40530027947                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052780                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052780                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052780                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052780                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110588.215247                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110588.215247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110588.215247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110588.215247                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562459                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4795140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4795140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       889069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       889069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  86860283500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  86860283500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5684209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5684209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156410                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156410                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97698.022876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97698.022876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       705679                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       705679                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18139261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18139261500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98910.853918                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98910.853918                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595611                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595611                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99532128183                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99532128183                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259678                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259678                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 167109.284723                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167109.284723                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       412506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       412506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183105                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183105                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22390766447                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22390766447                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145359                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145359                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122283.752202                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122283.752202                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5426500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5426500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.398833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.398833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26470.731707                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26470.731707                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       433500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       433500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.108949                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.108949                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7741.071429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7741.071429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1005500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1005500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.460274                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.460274                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5985.119048                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5985.119048                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       866500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       866500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449315                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449315                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5283.536585                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5283.536585                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       325500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       325500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       300500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       300500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291922                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291922                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19686328000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19686328000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509147                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509147                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426645                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426645                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90626.438025                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90626.438025                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19469103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19469103000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426645                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426645                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89626.438025                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89626.438025                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.377683                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6334075                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583559                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.854215                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336143500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.377683                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918053                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918053                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15491413                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15491413                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 535826852000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29570123                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5200709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29325163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3310261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1053                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           609                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1662                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           94                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           94                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3415092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3415092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16881867                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12688260                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50608684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43230185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1708947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1671586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1554868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98811053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159303040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1843556608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       867328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71995136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       400512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70507264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65774912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4212704320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4999285                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108011456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37911474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320300                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35072912     92.51%     92.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2662178      7.02%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  59500      0.16%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88203      0.23%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28681      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37911474                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65861229958                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         854888924                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4882577                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790660451                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3682607                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21639475472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25305138933                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876156275                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10325144                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               610359843000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337822                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750820                       # Number of bytes of host memory used
host_op_rate                                   339782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2283.83                       # Real time elapsed on the host
host_tick_rate                               32635031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771528622                       # Number of instructions simulated
sim_ops                                     776004927                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074533                       # Number of seconds simulated
sim_ticks                                 74532991000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.142283                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8077084                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9268846                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           590012                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11529662                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            874380                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         891731                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17351                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15825046                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7605                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8781                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           514216                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11453303                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2434267                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1417176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12820465                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46428407                       # Number of instructions committed
system.cpu0.commit.committedOps              47127789                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    139726973                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.337285                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.244471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    122877506     87.94%     87.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7412456      5.30%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3708926      2.65%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1668267      1.19%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       878737      0.63%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       297925      0.21%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       328252      0.23%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120637      0.09%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2434267      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139726973                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1397348                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44384741                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10654868                       # Number of loads committed
system.cpu0.commit.membars                    1051006                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1051665      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33837434     71.80%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10663257     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1480161      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47127789                       # Class of committed instruction
system.cpu0.commit.refs                      12143876                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46428407                       # Number of Instructions Simulated
system.cpu0.committedOps                     47127789                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.181435                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.181435                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            101944007                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76401                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7532697                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              61931837                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11939065                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26085400                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                515312                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               141427                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1185763                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15825046                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10262000                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    124992301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               171497                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65101727                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1182216                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107137                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16086053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8951464                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.440743                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141669547                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.465177                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869802                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99171301     70.00%     70.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25564297     18.05%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13504791      9.53%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2177563      1.54%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  311839      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  502900      0.35%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30740      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  400316      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5800      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141669547                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1782                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1226                       # number of floating regfile writes
system.cpu0.idleCycles                        6039409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              546127                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13451378                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.382262                       # Inst execution rate
system.cpu0.iew.exec_refs                    14827940                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1743406                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6859778                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13686076                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            414159                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           216991                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1912169                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59891670                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13084534                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           487809                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56463520                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 76804                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11896443                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                515312                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12038503                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67319                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          519                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4135                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3031208                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       423161                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           519                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       275164                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        270963                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42351739                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55616162                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748443                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31697852                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.376525                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55721815                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72908721                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40746547                       # number of integer regfile writes
system.cpu0.ipc                              0.314324                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.314324                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1052385      1.85%      1.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40777349     71.60%     73.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29882      0.05%     73.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67218      0.12%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 67      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                715      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                56      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              8      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13279761     23.32%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1742723      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            548      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56951328                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2095                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4105                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1936                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2427                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     285350                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005010                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 213229     74.73%     74.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     74.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    116      0.04%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 54872     19.23%     94.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17000      5.96%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               69      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56182198                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         255885474                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55614226                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72653602                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58359515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56951328                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532155                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12763884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32025                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        114979                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5537283                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141669547                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.945163                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109169457     77.06%     77.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19147308     13.52%     90.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8265822      5.83%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1917932      1.35%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1670091      1.18%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             542589      0.38%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             685447      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             154619      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116282      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141669547                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.385564                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           604072                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          141492                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13686076                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1912169                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2940                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       147708956                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1357145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20671207                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34202108                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                348740                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12668873                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8399360                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                58215                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79483901                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61009152                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44687959                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26342098                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1315317                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                515312                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10735464                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10485856                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2031                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79481870                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70736593                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            406948                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3537464                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        406839                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197232237                       # The number of ROB reads
system.cpu0.rob.rob_writes                  121872355                       # The number of ROB writes
system.cpu0.timesIdled                         207970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  720                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.593811                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7750980                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8555750                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           550444                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10883446                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            706352                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         710155                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3803                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14832089                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1828                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1032                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           548562                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9880288                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1983654                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1250995                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14633210                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38806300                       # Number of instructions committed
system.cpu1.commit.committedOps              39430888                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109284476                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.360810                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.269886                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     94821278     86.77%     86.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6465873      5.92%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3194355      2.92%     95.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1587743      1.45%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       666661      0.61%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       214866      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247452      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       102594      0.09%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1983654      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109284476                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              984442                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36926821                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8819922                       # Number of loads committed
system.cpu1.commit.membars                     936836                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       936836      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28925224     73.36%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8820954     22.37%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        747726      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39430888                       # Class of committed instruction
system.cpu1.commit.refs                       9568680                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38806300                       # Number of Instructions Simulated
system.cpu1.committedOps                     39430888                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.881541                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.881541                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             78908547                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2030                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7133456                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56162679                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6746269                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24218119                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                549084                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3966                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1015534                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14832089                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9266178                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101306439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95713                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59800095                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1101932                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132640                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9580148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8457332                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.534780                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111437553                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.543477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72633989     65.18%     65.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22766272     20.43%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12978223     11.65%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2020730      1.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  173807      0.16%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  484070      0.43%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     423      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  379623      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     416      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111437553                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         384407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              592476                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12133176                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.444698                       # Inst execution rate
system.cpu1.iew.exec_refs                    12257934                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    797966                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6704375                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12379518                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            370554                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177846                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              935755                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           53989963                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11459968                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           508699                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49726950                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84628                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8549163                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                549084                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8683817                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44022                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             371                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3559596                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186997                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       328549                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263927                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38324223                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49005125                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742237                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28445647                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.438242                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49134189                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64392982                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36285115                       # number of integer regfile writes
system.cpu1.ipc                              0.347036                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.347036                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           937339      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36863006     73.38%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11635775     23.16%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             799374      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50235649                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     220079                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004381                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200123     90.93%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 19938      9.06%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49518389                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         212162448                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49005125                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68549066                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52570545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50235649                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1419418                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14559075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33518                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        168423                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6507637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111437553                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.450796                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           83582373     75.00%     75.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15431798     13.85%     88.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7810891      7.01%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1816884      1.63%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1409471      1.26%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             532293      0.48%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             637911      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             122854      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93078      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111437553                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.449247                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           561806                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109729                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12379518                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             935755                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    503                       # number of misc regfile reads
system.cpu1.numCycles                       111821960                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    37111684                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17494019                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28671017                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                335525                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7341203                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5007922                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                47079                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72250157                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55152524                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40756391                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24411500                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1175200                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                549084                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7109302                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12085374                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72250157                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54532445                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            372335                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2604281                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        372338                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   161362320                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110331000                       # The number of ROB writes
system.cpu1.timesIdled                           4395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.055045                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8261680                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8878272                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           639543                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11380787                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            529457                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         532808                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3351                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15042585                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1623                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1080                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           590977                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9292680                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1784187                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1111846                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14846578                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36517553                       # Number of instructions committed
system.cpu2.commit.committedOps              37072580                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97714710                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.379396                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.278482                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83507717     85.46%     85.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6698932      6.86%     92.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3065452      3.14%     95.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1555170      1.59%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       594472      0.61%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       228735      0.23%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       178140      0.18%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       101905      0.10%     98.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1784187      1.83%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97714710                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              765747                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34683164                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8143123                       # Number of loads committed
system.cpu2.commit.membars                     832515                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       832515      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27387070     73.87%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             68      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8144203     21.97%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        708628      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37072580                       # Class of committed instruction
system.cpu2.commit.refs                       8852831                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36517553                       # Number of Instructions Simulated
system.cpu2.committedOps                     37072580                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.748270                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.748270                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66153979                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                48678                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7346781                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54600102                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7116878                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25192343                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                591447                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 8436                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               877904                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15042585                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8794413                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90100359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                99306                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58919451                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1280026                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.149886                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9192168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8791137                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.587080                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99932551                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.604978                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.989480                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                62279300     62.32%     62.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21710989     21.73%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12695801     12.70%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1884253      1.89%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  191828      0.19%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  451420      0.45%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  355908      0.36%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  362596      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     456      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99932551                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         427539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              632838                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11585917                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.473746                       # Inst execution rate
system.cpu2.iew.exec_refs                    11455887                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    761344                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6694920                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11569415                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            358893                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           361256                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              914793                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           51871847                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10694543                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           494948                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47545188                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                107690                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5767109                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                591447                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5932294                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             313                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3426292                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       205085                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       307475                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        325363                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36040377                       # num instructions consuming a value
system.cpu2.iew.wb_count                     46891022                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.745478                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 26867315                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.467228                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47001836                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61826377                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34647769                       # number of integer regfile writes
system.cpu2.ipc                              0.363865                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.363865                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           832976      1.73%      1.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35585402     74.07%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  83      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.81% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10859355     22.60%     98.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             762224      1.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48040136                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     268375                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005586                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 242929     90.52%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25431      9.48%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   15      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47475535                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         196340238                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     46891022                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66671128                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50530092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48040136                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1341755                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14799267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59040                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        229909                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6485624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99932551                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.480726                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.018097                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73120874     73.17%     73.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14764910     14.77%     87.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7816903      7.82%     95.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1738923      1.74%     97.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1147282      1.15%     98.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             517073      0.52%     99.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             623356      0.62%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             115818      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87412      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99932551                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.478678                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           545376                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97591                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11569415                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             914793                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    461                       # number of misc regfile reads
system.cpu2.numCycles                       100360090                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    48573435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15676721                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26899556                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                357167                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7701432                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3350672                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31620                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69897859                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53122158                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39070612                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25262435                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1187766                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                591447                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5428432                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12171056                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69897859                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45272084                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            399897                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2385259                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        399934                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   147847809                       # The number of ROB reads
system.cpu2.rob.rob_writes                  106106458                       # The number of ROB writes
system.cpu2.timesIdled                           4771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.516492                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7518595                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8039860                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           454912                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10269671                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            479128                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         482117                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2989                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13608317                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1901                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1014                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           453238                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9267343                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1858284                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1118807                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12668493                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36367171                       # Number of instructions committed
system.cpu3.commit.committedOps              36925694                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     94443005                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.390984                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.313847                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80689808     85.44%     85.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6356974      6.73%     92.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2915025      3.09%     95.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1537222      1.63%     96.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       580371      0.61%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       204718      0.22%     97.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188563      0.20%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       112040      0.12%     98.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1858284      1.97%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     94443005                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              697777                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34522298                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8077315                       # Number of loads committed
system.cpu3.commit.membars                     837800                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       837800      2.27%      2.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27307699     73.95%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             56      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8078329     21.88%     98.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        701714      1.90%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36925694                       # Class of committed instruction
system.cpu3.commit.refs                       8780043                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36367171                       # Number of Instructions Simulated
system.cpu3.committedOps                     36925694                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.659596                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.659596                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             65984171                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1838                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6933963                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51445212                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6144832                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22811218                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                453685                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3632                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               888568                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13608317                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8221846                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     87323763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86861                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54547830                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 910718                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140695                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8503315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7997723                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.563965                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96282474                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.574138                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.937116                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                60964622     63.32%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20657490     21.46%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11941039     12.40%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1705136      1.77%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  175501      0.18%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  474202      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     377      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  363694      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     413      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96282474                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         439522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              489529                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11127851                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.471647                       # Inst execution rate
system.cpu3.iew.exec_refs                    10997591                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    749275                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6489241                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11088846                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            352559                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           160215                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              888888                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49561526                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10248316                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           409450                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45618591                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146220                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4064606                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                453685                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4267954                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9831                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             301                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3011531                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186160                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257361                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        232168                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35521919                       # num instructions consuming a value
system.cpu3.iew.wb_count                     45145050                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735392                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 26122537                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.466751                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      45254209                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59549313                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33297920                       # number of integer regfile writes
system.cpu3.ipc                              0.375997                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.375997                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           838238      1.82%      1.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34048928     73.97%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  68      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10390228     22.57%     98.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             750483      1.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              46028041                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     322811                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007013                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 311013     96.35%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11780      3.65%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   18      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45512614                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         188710053                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     45145050                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         62197370                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  48228609                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 46028041                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1332917                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12635832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48686                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        214110                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5809865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96282474                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.478052                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.039070                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71212474     73.96%     73.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13603602     14.13%     88.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7223956      7.50%     95.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1661171      1.73%     97.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1125605      1.17%     98.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             541272      0.56%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             703980      0.73%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122958      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87456      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96282474                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.475880                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           518381                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95157                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11088846                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             888888                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    438                       # number of misc regfile reads
system.cpu3.numCycles                        96721996                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    52211527                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14772256                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26747413                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                312033                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6604031                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2365886                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15142                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66731188                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50578577                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           37142032                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 23044938                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1242181                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                453685                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4458791                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10394619                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66731188                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46948773                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            354543                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2076634                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        354559                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   142176802                       # The number of ROB reads
system.cpu3.rob.rob_writes                  101071762                       # The number of ROB writes
system.cpu3.timesIdled                           4590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2569036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5045431                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       378612                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        89794                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3160762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2229181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6634813                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2318975                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2474131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       355117                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2121929                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2739                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2113                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89392                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2474132                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7608890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7608890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186788864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186788864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3840                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2568385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2568385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2568385                       # Request fanout histogram
system.membus.respLayer1.occupancy        13742719750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7111728513                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                634                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    76582089.622642                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   178373596.803946                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          318    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    647223500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50179886500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24353104500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8788573                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8788573                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8788573                       # number of overall hits
system.cpu2.icache.overall_hits::total        8788573                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5840                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5840                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5840                       # number of overall misses
system.cpu2.icache.overall_misses::total         5840                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    373707999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    373707999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    373707999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    373707999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8794413                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8794413                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8794413                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8794413                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000664                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000664                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000664                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000664                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63991.095719                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63991.095719                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63991.095719                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63991.095719                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1185                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.521739                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5602                       # number of writebacks
system.cpu2.icache.writebacks::total             5602                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          238                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          238                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5602                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5602                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5602                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5602                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    355290999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    355290999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    355290999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    355290999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000637                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000637                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000637                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000637                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63422.170475                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63422.170475                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63422.170475                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63422.170475                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5602                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8788573                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8788573                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    373707999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    373707999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8794413                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8794413                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000664                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000664                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63991.095719                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63991.095719                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          238                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5602                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5602                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    355290999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    355290999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000637                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000637                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63422.170475                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63422.170475                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8835724                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5634                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1568.286120                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17594428                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17594428                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8544955                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8544955                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8544955                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8544955                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2191124                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2191124                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2191124                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2191124                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 169724933995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 169724933995                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 169724933995                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 169724933995                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10736079                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10736079                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10736079                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10736079                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.204090                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.204090                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.204090                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.204090                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77460.214025                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77460.214025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77460.214025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77460.214025                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2213378                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22103                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28193                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            331                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.508069                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.776435                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       606446                       # number of writebacks
system.cpu2.dcache.writebacks::total           606446                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1589462                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1589462                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1589462                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1589462                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       601662                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       601662                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       601662                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       601662                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55072700000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55072700000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55072700000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55072700000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056041                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056041                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056041                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056041                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91534.283368                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91534.283368                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91534.283368                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91534.283368                       # average overall mshr miss latency
system.cpu2.dcache.replacements                606446                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8411741                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8411741                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1893500                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1893500                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 140909040000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 140909040000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10305241                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10305241                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.183741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.183741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74417.237919                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74417.237919                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1311677                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1311677                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       581823                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       581823                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52506911000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52506911000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90245.505936                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90245.505936                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297624                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297624                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28815893995                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28815893995                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.690803                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.690803                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96819.792742                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96819.792742                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277785                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277785                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19839                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19839                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2565789000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2565789000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129330.561016                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129330.561016                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       270687                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       270687                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7433                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7433                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    128828500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    128828500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       278120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       278120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.026726                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026726                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17331.965559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17331.965559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7287                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7287                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    110403000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    110403000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15150.679292                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15150.679292                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       277018                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       277018                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          731                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          731                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8241000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8241000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       277749                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       277749                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002632                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002632                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11273.597811                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11273.597811                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          710                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          710                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7634000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7634000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002556                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10752.112676                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10752.112676                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1279500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1279500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1176500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1176500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          309                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            309                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          771                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          771                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     15229499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     15229499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1080                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1080                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.713889                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.713889                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19752.916991                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19752.916991                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          771                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          771                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     14458499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     14458499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.713889                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.713889                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18752.916991                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18752.916991                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.159986                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9705874                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           609127                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.934073                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.159986                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.973750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23195154                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23195154                       # Number of data accesses
system.cpu3.numPwrStateTransitions                552                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          277                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    94484227.436823                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   193151456.223315                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          277    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        65500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    640139000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            277                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48360860000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26172131000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8216173                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8216173                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8216173                       # number of overall hits
system.cpu3.icache.overall_hits::total        8216173                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5673                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5673                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5673                       # number of overall misses
system.cpu3.icache.overall_misses::total         5673                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    380008995                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    380008995                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    380008995                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    380008995                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8221846                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8221846                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8221846                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8221846                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000690                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000690                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000690                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000690                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66985.544685                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66985.544685                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66985.544685                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66985.544685                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1703                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.074074                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5438                       # number of writebacks
system.cpu3.icache.writebacks::total             5438                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          235                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          235                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5438                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5438                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5438                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5438                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    363499995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    363499995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    363499995                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    363499995                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000661                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000661                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000661                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000661                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66844.427179                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66844.427179                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66844.427179                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66844.427179                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5438                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8216173                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8216173                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    380008995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    380008995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8221846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8221846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000690                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000690                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66985.544685                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66985.544685                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          235                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5438                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5438                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    363499995                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    363499995                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000661                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000661                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66844.427179                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66844.427179                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8251875                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5470                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1508.569470                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16449130                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16449130                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8176425                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8176425                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8176425                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8176425                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2180897                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2180897                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2180897                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2180897                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 172716007498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 172716007498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 172716007498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 172716007498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10357322                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10357322                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10357322                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10357322                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.210566                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.210566                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.210566                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.210566                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79194.940200                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79194.940200                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79194.940200                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79194.940200                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       975313                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        19641                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11314                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            268                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.204083                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.287313                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       543855                       # number of writebacks
system.cpu3.dcache.writebacks::total           543855                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1643011                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1643011                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1643011                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1643011                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       537886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       537886                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       537886                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       537886                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48883761500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48883761500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48883761500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48883761500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.051933                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051933                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.051933                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051933                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90881.267592                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90881.267592                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90881.267592                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90881.267592                       # average overall mshr miss latency
system.cpu3.dcache.replacements                543855                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8049467                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8049467                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1885696                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1885696                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 143158107500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143158107500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9935163                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9935163                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.189800                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.189800                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75917.914393                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75917.914393                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1367670                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1367670                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       518026                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       518026                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46244825500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46244825500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052141                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052141                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89271.244107                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89271.244107                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126958                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126958                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295201                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295201                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29557899998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29557899998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.699265                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.699265                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100128.048340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100128.048340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275341                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275341                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19860                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19860                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2638936000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2638936000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.047044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132876.938570                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132876.938570                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       271118                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       271118                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8736                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8736                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    155935500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    155935500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       279854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       279854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031216                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031216                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17849.759615                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17849.759615                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          197                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          197                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8539                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8539                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    130076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    130076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15233.224031                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15233.224031                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       279010                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       279010                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          491                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          491                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       279501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       279501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001757                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001757                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8566.191446                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8566.191446                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          480                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          480                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3773000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3773000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001717                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7860.416667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7860.416667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       546000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       546000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       499000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          366                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            366                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          648                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          648                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14009000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14009000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1014                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1014                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.639053                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.639053                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21618.827160                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21618.827160                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          648                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          648                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13361000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13361000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.639053                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.639053                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20618.827160                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20618.827160                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.751519                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9277891                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           546479                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.977580                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.751519                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22381835                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22381835                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14137427.083333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14334969.751873                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       326000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44352000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73854394500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    678596500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9947118                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9947118                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9947118                       # number of overall hits
system.cpu0.icache.overall_hits::total        9947118                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       314882                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        314882                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       314882                       # number of overall misses
system.cpu0.icache.overall_misses::total       314882                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7421314993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7421314993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7421314993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7421314993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10262000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10262000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10262000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10262000                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030684                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030684                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030684                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030684                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23568.558994                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23568.558994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23568.558994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23568.558994                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3057                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.192308                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       277540                       # number of writebacks
system.cpu0.icache.writebacks::total           277540                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37327                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37327                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37327                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37327                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       277555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       277555                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       277555                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       277555                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6455655493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6455655493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6455655493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6455655493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027047                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027047                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027047                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027047                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23259.013504                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23259.013504                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23259.013504                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23259.013504                       # average overall mshr miss latency
system.cpu0.icache.replacements                277540                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9947118                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9947118                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       314882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       314882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7421314993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7421314993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10262000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10262000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030684                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030684                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23568.558994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23568.558994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37327                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37327                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       277555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       277555                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6455655493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6455655493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027047                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027047                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23259.013504                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23259.013504                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998849                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10224879                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           277587                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.834863                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998849                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20801555                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20801555                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10611289                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10611289                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10611289                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10611289                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2787546                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2787546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2787546                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2787546                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 200605876469                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 200605876469                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 200605876469                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 200605876469                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13398835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13398835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13398835                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13398835                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.208044                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.208044                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.208044                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.208044                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71965.046126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71965.046126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71965.046126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71965.046126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9288030                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3373                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147598                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             38                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.927885                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.763158                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1127357                       # number of writebacks
system.cpu0.dcache.writebacks::total          1127357                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1671039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1671039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1671039                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1671039                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1116507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1116507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1116507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1116507                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91778886539                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91778886539                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91778886539                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91778886539                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083329                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083329                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82201.801278                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82201.801278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82201.801278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82201.801278                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1127357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9879169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9879169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2395449                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2395449                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167055625000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167055625000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12274618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12274618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.195155                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.195155                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69738.752526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69738.752526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1324133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1324133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1071316                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1071316                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88036374500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88036374500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087279                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087279                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82175.916816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82175.916816                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       732120                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        732120                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       392097                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       392097                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33550251469                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33550251469                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124217                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.348773                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.348773                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85566.202927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85566.202927                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       346906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       346906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45191                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45191                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3742512039                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3742512039                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040198                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040198                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82815.428714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82815.428714                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       352415                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       352415                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17612                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17612                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    234810000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    234810000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       370027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       370027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.047597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13332.387009                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13332.387009                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5551                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5551                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12061                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12061                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    182170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    182170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032595                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032595                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15104.095846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15104.095846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       354773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       354773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1226                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1226                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20778000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20778000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355999                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355999                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 16947.797716                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16947.797716                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1222                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1222                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19556000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19556000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003433                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16003.273322                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16003.273322                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7910                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7910                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          871                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          871                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     22317000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     22317000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8781                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8781                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.099191                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.099191                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25622.273249                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25622.273249                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          871                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          871                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21446000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21446000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.099191                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.099191                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24622.273249                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24622.273249                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990389                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12458868                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1128468                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.040515                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990389                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999700                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29395720                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29395720                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              240686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              224796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              101401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1999                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               88636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               80105                       # number of demand (read+write) hits
system.l2.demand_hits::total                   741376                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             240686                       # number of overall hits
system.l2.overall_hits::.cpu0.data             224796                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2036                       # number of overall hits
system.l2.overall_hits::.cpu1.data             101401                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1999                       # number of overall hits
system.l2.overall_hits::.cpu2.data              88636                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1717                       # number of overall hits
system.l2.overall_hits::.cpu3.data              80105                       # number of overall hits
system.l2.overall_hits::total                  741376                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36855                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            901906                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            637084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            518073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            464115                       # number of demand (read+write) misses
system.l2.demand_misses::total                2568628                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36855                       # number of overall misses
system.l2.overall_misses::.cpu0.data           901906                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3271                       # number of overall misses
system.l2.overall_misses::.cpu1.data           637084                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3603                       # number of overall misses
system.l2.overall_misses::.cpu2.data           518073                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3721                       # number of overall misses
system.l2.overall_misses::.cpu3.data           464115                       # number of overall misses
system.l2.overall_misses::total               2568628                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3054690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87011769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    289719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64221404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    322374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52782523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    334485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46824555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     254841521000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3054690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87011769500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    289719500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64221404500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    322374500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52782523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    334485000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46824555000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    254841521000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          277541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1126702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          738485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          606709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          544220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         277541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1126702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         738485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         606709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         544220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.800483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.616356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.643163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.853907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.684259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.852808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.800483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.616356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.643163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.853907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.684259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.852808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82884.004884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96475.430366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88572.149190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100805.238399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89473.910630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101882.404603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89891.158291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100889.984163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99213.090023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82884.004884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96475.430366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88572.149190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100805.238399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89473.910630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101882.404603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89891.158291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100889.984163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99213.090023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              355117                       # number of writebacks
system.l2.writebacks::total                    355117                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1003                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            473                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            588                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5168                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1003                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           473                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           588                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5168                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       901164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       636081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       517255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       463527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2563460                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       901164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       636081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       517255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       463527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2563460                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2682935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77956569004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    213892500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57797419505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    243019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47555868003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    268023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42151263502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 228868991014                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2682935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77956569004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    213892500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57797419505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    243019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47555868003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    268023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42151263502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 228868991014                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.132575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.799825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.477294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.509996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.852559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.597278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.851727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.132575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.799825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.477294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.509996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.852559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.597278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.851727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72915.763011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86506.528228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84442.360837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90864.873349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85061.078054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91938.923747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82519.550493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90935.940090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89281.280384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72915.763011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86506.528228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84442.360837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90864.873349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85061.078054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91938.923747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82519.550493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90935.940090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89281.280384                       # average overall mshr miss latency
system.l2.replacements                        4789750                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       465665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           465665                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       465665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       465665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2637030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2637030                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2637030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2637030                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             176                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  398                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           218                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                323                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6189000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1356500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1098000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9033500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          394                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          155                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.553299                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.348387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.339450                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.447989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28389.908257                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 25120.370370                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 29675.675676                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 27857.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27967.492260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           323                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4403000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1086000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       758500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       280000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6527500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.553299                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.348387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.339450                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.447989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20197.247706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20208.978328                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           391                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            83                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                661                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          160                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              752                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6708000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2114500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2792500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       833000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12448000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          806                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          184                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          283                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1413                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.514888                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.652174                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.565371                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.407143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.532201                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16163.855422                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17620.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17453.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14614.035088                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16553.191489                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          160                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          752                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8381500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2407000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3184500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1134500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15107500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.514888                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.652174                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.565371                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.407143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.532201                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20196.385542                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20058.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19903.125000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19903.508772                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20089.760638                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14458                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19475                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3487442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2506667500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2543297500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2616271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11153678500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.687923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.993228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113151.503845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128712.066752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130245.173350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134126.473905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124860.666749                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3179232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2311917500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2348027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2421211000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10260388500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.687923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.993228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103151.503845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118712.066752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120245.173350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124126.473905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114860.666749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        240686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             246438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3054690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    289719500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    322374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    334485000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4001269000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       277541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         293888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.616356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.643163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.684259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82884.004884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88572.149190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89473.910630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89891.158291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84326.006322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          738                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          746                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          473                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2017                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2682935500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    213892500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    243019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    268023500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3407871000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.132575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.477294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.509996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.597278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.154593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72915.763011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84442.360837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85061.078054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82519.550493                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75008.716131                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       210814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        88486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        79972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            480480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       871085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       617609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       498546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       444609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2431849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83524327000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61714737000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50239225500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44208284000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 239686573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1081899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       718817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       587032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       524581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2912329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.849265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.847551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.835019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95885.392356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99925.255299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100771.494506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99431.824367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98561.454062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1003                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          588                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       870343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       616606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       497728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       444021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2428698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74777336504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55485502005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45207840503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39730052502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215200731514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.804459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.857807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.847872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.846430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85917.088440                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89985.342350                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90828.405280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89477.868168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88607.447906                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       166500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       166500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6409437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4789814                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.338139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.461977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.738456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.994488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.048727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.153436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.053109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.365546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.053868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.130393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.249914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.111772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.083837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.080162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56108526                       # Number of tag accesses
system.l2.tags.data_accesses                 56108526                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2354880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57674496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40709184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        182848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33104320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        207872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29665664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          164061376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2354880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       182848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       207872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2907712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22727488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22727488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         901164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         636081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         517255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         463526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2563459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       355117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             355117                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31595136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        773811640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2175037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        546190129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2453249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        444156602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2788993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        398020576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2201191362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31595136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2175037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2453249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2788993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39012415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304931919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304931919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304931919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31595136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       773811640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2175037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       546190129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2453249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       444156602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2788993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       398020576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2506123282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    350481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    888862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    634844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    515655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    461898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000445102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4644905                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             330236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2563460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     355117                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2563460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   355117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16767                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            244552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            211490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75085761500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12733465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122836255250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29483.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48233.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1421576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319844                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2563460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               355117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  660195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  450800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  304025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  202429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   82282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1155741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.431294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.514614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.220261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       713381     61.72%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       264726     22.91%     84.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62715      5.43%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29630      2.56%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18050      1.56%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12793      1.11%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9247      0.80%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7168      0.62%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38031      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1155741                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.722322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.505393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9170     42.39%     42.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5639     26.07%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4761     22.01%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          553      2.56%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          109      0.50%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           85      0.39%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          121      0.56%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          222      1.03%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          245      1.13%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          212      0.98%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          195      0.90%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          132      0.61%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           70      0.32%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           23      0.11%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           25      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           16      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           15      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           10      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           12      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.200851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.188260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.668608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19583     90.52%     90.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              360      1.66%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1239      5.73%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              329      1.52%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               97      0.45%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              162988352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1073088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22430272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               164061440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22727488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2186.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       300.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2201.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74533063500                       # Total gap between requests
system.mem_ctrls.avgGap                      25537.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2354944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56887168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40630016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       182848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33001920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       207872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29561472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22430272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31595994.852802831680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 763248156.779324650764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2175036.823626197875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 545127942.067962884903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2453249.192696426064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 442782713.496631264687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2788993.131913892925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 396622644.595062553883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 300944208.719599068165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       901164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       636081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       517255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       463526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       355117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1162245500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40771614750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    107353500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31446854500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    123048250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26128503250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    131815000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22964820500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1835584323250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31586.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45243.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42381.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49438.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43069.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50513.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40583.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49543.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5168956.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4206666660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2235896355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8877454740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          942371820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5883334080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33643233690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        289524480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56078481825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.398114                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    463271250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2488720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71580999750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4045352640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2150140740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9305926140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          887097240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5883334080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33287907090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        588746880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56148504810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        753.337603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1253853750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2488720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70790417250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    61257113.486842                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   142947475.055820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    550624500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55910828500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18622162500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9260605                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9260605                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9260605                       # number of overall hits
system.cpu1.icache.overall_hits::total        9260605                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5573                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5573                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5573                       # number of overall misses
system.cpu1.icache.overall_misses::total         5573                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    341315500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    341315500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    341315500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    341315500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9266178                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9266178                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9266178                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9266178                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000601                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000601                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000601                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000601                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61244.482325                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61244.482325                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61244.482325                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61244.482325                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1296                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   129.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5307                       # number of writebacks
system.cpu1.icache.writebacks::total             5307                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          266                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          266                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          266                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          266                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5307                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5307                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5307                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5307                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    322584000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    322584000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    322584000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    322584000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000573                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000573                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000573                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000573                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60784.624081                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60784.624081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60784.624081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60784.624081                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5307                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9260605                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9260605                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5573                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5573                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    341315500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    341315500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9266178                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9266178                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000601                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61244.482325                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61244.482325                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          266                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          266                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5307                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5307                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    322584000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    322584000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60784.624081                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60784.624081                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9336984                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5339                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1748.826372                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18537663                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18537663                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9184055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9184055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9184055                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9184055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2269555                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2269555                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2269555                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2269555                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 175242347495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 175242347495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 175242347495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 175242347495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11453610                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11453610                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11453610                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11453610                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198152                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198152                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198152                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77214.408770                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77214.408770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77214.408770                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77214.408770                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3867820                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10352                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52592                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            162                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.543885                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.901235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       738280                       # number of writebacks
system.cpu1.dcache.writebacks::total           738280                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1537250                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1537250                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1537250                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1537250                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       732305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       732305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       732305                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       732305                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  66884140998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66884140998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  66884140998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  66884140998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063937                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063937                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063937                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063937                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91333.721602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91333.721602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91333.721602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91333.721602                       # average overall mshr miss latency
system.cpu1.dcache.replacements                738280                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9045058                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9045058                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1973450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1973450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 146801281500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 146801281500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11018508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11018508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179103                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179103                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74388.143353                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74388.143353                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1261054                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1261054                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       712396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       712396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64350760500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64350760500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90330.041859                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90330.041859                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       138997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        138997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       296105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       296105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28441065995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28441065995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.680542                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.680542                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96050.610408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96050.610408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276196                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19909                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19909                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2533380498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2533380498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045757                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045757                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127248.003315                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127248.003315                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       304029                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       304029                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8973                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8973                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    143578500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    143578500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       313002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       313002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.028668                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028668                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16001.170177                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16001.170177                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8800                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8800                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    124294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    124294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028115                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028115                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14124.318182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14124.318182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       311936                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       311936                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          614                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          614                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6151000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6151000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       312550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       312550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001964                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001964                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10017.915309                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10017.915309                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          597                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          597                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5639000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5639000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001910                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001910                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9445.561139                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9445.561139                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1005500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1005500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       920500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       920500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            314                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          718                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          718                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13771999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13771999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1032                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1032                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.695736                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.695736                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19181.057103                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19181.057103                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13053999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13053999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.695736                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.695736                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18181.057103                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18181.057103                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.406939                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10545015                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           741217                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.226623                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.406939                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24901577                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24901577                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74532991000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3213870                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2844159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4434633                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3136                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2774                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5910                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          235                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        293903                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2919972                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            9                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       832636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3385929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2219530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1823984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1635839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9946959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35525120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144259776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       679296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94512896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       717056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77641920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       696064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69636800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423668928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4802592                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23307712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8114739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.373292                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.649490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5567606     68.61%     68.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2298468     28.32%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  60702      0.75%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 144078      1.78%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42360      0.52%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1525      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8114739                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6627259442                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         915375761                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8782990                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         821158084                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8407360                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1695470560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         416455218                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1113670354                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8336039                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
