

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_16_1_proc'
================================================================
* Date:           Tue Aug  2 23:46:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        serialize_nobubbles
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu15eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.829 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       10|  10.000 ns|  0.100 us|    1|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1  |        2|        8|         3|          1|          1|  1 ~ 7|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%icmp_ln16_1 = icmp_sgt  i32 %p_read_1, i32 0" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 8 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %Loop_VITIS_LOOP_16_1_proc.exit, void %for.inc.i.preheader" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 9 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln16 = br void %for.inc.i" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 10 'br' 'br_ln16' <Predicate = (icmp_ln16_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i4 = phi i3 %i, void %for.inc.i, i3 0, void %for.inc.i.preheader"   --->   Operation 11 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %i4" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 12 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_elements_addr = getelementptr i32 %tmp_elements, i64 0, i64 %zext_ln16_1" [serialize_nobubbles/questionare.cpp:18]   --->   Operation 13 'getelementptr' 'tmp_elements_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.67ns)   --->   "%tmp_elements_load = load i3 %tmp_elements_addr" [/proj/gsd/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 14 'load' 'tmp_elements_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 15 [1/1] (0.67ns)   --->   "%i = add i3 %i4, i3 1" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %i" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 16 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln16 = icmp_slt  i32 %zext_ln16, i32 %p_read_1" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 17 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %Loop_VITIS_LOOP_16_1_proc.exit.loopexit, void %for.inc.i" [serialize_nobubbles/questionare.cpp:16]   --->   Operation 18 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 19 [1/2] (0.67ns)   --->   "%tmp_elements_load = load i3 %tmp_elements_addr" [/proj/gsd/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 19 'load' 'tmp_elements_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_r, i32 %tmp_elements_load" [/proj/gsd/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [serialize_nobubbles/questionare.cpp:17]   --->   Operation 21 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [serialize_nobubbles/questionare.cpp:18]   --->   Operation 22 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_r, i32 %tmp_elements_load" [/proj/gsd/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 0"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Loop_VITIS_LOOP_16_1_proc.exit"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	wire read operation ('p_read_1', serialize_nobubbles/questionare.cpp:16) on port 'p_read' (serialize_nobubbles/questionare.cpp:16) [5]  (1.84 ns)
	'icmp' operation ('icmp_ln16_1', serialize_nobubbles/questionare.cpp:16) [6]  (0.991 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', serialize_nobubbles/questionare.cpp:16) [11]  (0 ns)
	'add' operation ('i', serialize_nobubbles/questionare.cpp:16) [18]  (0.673 ns)
	'icmp' operation ('icmp_ln16', serialize_nobubbles/questionare.cpp:16) [20]  (0.991 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation ('tmp_elements_load', /proj/gsd/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'tmp_elements' [16]  (0.677 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
