
Byggern_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001f8  00800200  00001bf0  00001c84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001bf0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000044  008003f8  008003f8  00001e7c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e7c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000320  00000000  00000000  00001ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002a5a  00000000  00000000  000021f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001050  00000000  00000000  00004c52  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a83  00000000  00000000  00005ca2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000718  00000000  00000000  00007728  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a83  00000000  00000000  00007e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001363  00000000  00000000  000088c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000288  00000000  00000000  00009c26  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	4b c4       	rjmp	.+2198   	; 0x8dc <__vector_17>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a1 c6       	rjmp	.+3394   	; 0xde0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0b 07       	cpc	r16, r27
      e6:	5d 07       	cpc	r21, r29
      e8:	5d 07       	cpc	r21, r29
      ea:	5d 07       	cpc	r21, r29
      ec:	5d 07       	cpc	r21, r29
      ee:	5d 07       	cpc	r21, r29
      f0:	5d 07       	cpc	r21, r29
      f2:	5d 07       	cpc	r21, r29
      f4:	0b 07       	cpc	r16, r27
      f6:	5d 07       	cpc	r21, r29
      f8:	5d 07       	cpc	r21, r29
      fa:	5d 07       	cpc	r21, r29
      fc:	5d 07       	cpc	r21, r29
      fe:	5d 07       	cpc	r21, r29
     100:	5d 07       	cpc	r21, r29
     102:	5d 07       	cpc	r21, r29
     104:	0d 07       	cpc	r16, r29
     106:	5d 07       	cpc	r21, r29
     108:	5d 07       	cpc	r21, r29
     10a:	5d 07       	cpc	r21, r29
     10c:	5d 07       	cpc	r21, r29
     10e:	5d 07       	cpc	r21, r29
     110:	5d 07       	cpc	r21, r29
     112:	5d 07       	cpc	r21, r29
     114:	5d 07       	cpc	r21, r29
     116:	5d 07       	cpc	r21, r29
     118:	5d 07       	cpc	r21, r29
     11a:	5d 07       	cpc	r21, r29
     11c:	5d 07       	cpc	r21, r29
     11e:	5d 07       	cpc	r21, r29
     120:	5d 07       	cpc	r21, r29
     122:	5d 07       	cpc	r21, r29
     124:	0d 07       	cpc	r16, r29
     126:	5d 07       	cpc	r21, r29
     128:	5d 07       	cpc	r21, r29
     12a:	5d 07       	cpc	r21, r29
     12c:	5d 07       	cpc	r21, r29
     12e:	5d 07       	cpc	r21, r29
     130:	5d 07       	cpc	r21, r29
     132:	5d 07       	cpc	r21, r29
     134:	5d 07       	cpc	r21, r29
     136:	5d 07       	cpc	r21, r29
     138:	5d 07       	cpc	r21, r29
     13a:	5d 07       	cpc	r21, r29
     13c:	5d 07       	cpc	r21, r29
     13e:	5d 07       	cpc	r21, r29
     140:	5d 07       	cpc	r21, r29
     142:	5d 07       	cpc	r21, r29
     144:	59 07       	cpc	r21, r25
     146:	5d 07       	cpc	r21, r29
     148:	5d 07       	cpc	r21, r29
     14a:	5d 07       	cpc	r21, r29
     14c:	5d 07       	cpc	r21, r29
     14e:	5d 07       	cpc	r21, r29
     150:	5d 07       	cpc	r21, r29
     152:	5d 07       	cpc	r21, r29
     154:	36 07       	cpc	r19, r22
     156:	5d 07       	cpc	r21, r29
     158:	5d 07       	cpc	r21, r29
     15a:	5d 07       	cpc	r21, r29
     15c:	5d 07       	cpc	r21, r29
     15e:	5d 07       	cpc	r21, r29
     160:	5d 07       	cpc	r21, r29
     162:	5d 07       	cpc	r21, r29
     164:	5d 07       	cpc	r21, r29
     166:	5d 07       	cpc	r21, r29
     168:	5d 07       	cpc	r21, r29
     16a:	5d 07       	cpc	r21, r29
     16c:	5d 07       	cpc	r21, r29
     16e:	5d 07       	cpc	r21, r29
     170:	5d 07       	cpc	r21, r29
     172:	5d 07       	cpc	r21, r29
     174:	2a 07       	cpc	r18, r26
     176:	5d 07       	cpc	r21, r29
     178:	5d 07       	cpc	r21, r29
     17a:	5d 07       	cpc	r21, r29
     17c:	5d 07       	cpc	r21, r29
     17e:	5d 07       	cpc	r21, r29
     180:	5d 07       	cpc	r21, r29
     182:	5d 07       	cpc	r21, r29
     184:	48 07       	cpc	r20, r24

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ef       	ldi	r30, 0xF0	; 240
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3f       	cpi	r26, 0xF8	; 248
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	a8 ef       	ldi	r26, 0xF8	; 248
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 33       	cpi	r26, 0x3C	; 60
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	51 d1       	rcall	.+674    	; 0x464 <main>
     1c2:	0c 94 f6 0d 	jmp	0x1bec	; 0x1bec <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <setup_ADC>:
void start_ADC() {
	ADCSRA |= (1<<ADEN) | (1<<ADATE);
	ADCSRA |= (1<<ADSC);
}
void stop_ADC() {
	ADCSRA &= ~(1<<ADEN);
     1c8:	e4 e6       	ldi	r30, 0x64	; 100
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	8e 7f       	andi	r24, 0xFE	; 254
     1d0:	80 83       	st	Z, r24
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 66       	ori	r24, 0x60	; 96
     1da:	80 83       	st	Z, r24
     1dc:	80 81       	ld	r24, Z
     1de:	80 76       	andi	r24, 0x60	; 96
     1e0:	80 83       	st	Z, r24
     1e2:	ea e7       	ldi	r30, 0x7A	; 122
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	80 6a       	ori	r24, 0xA0	; 160
     1ea:	80 83       	st	Z, r24
     1ec:	eb e7       	ldi	r30, 0x7B	; 123
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	80 81       	ld	r24, Z
     1f2:	88 7f       	andi	r24, 0xF8	; 248
     1f4:	80 83       	st	Z, r24
     1f6:	08 95       	ret

000001f8 <start_ADC>:
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6a       	ori	r24, 0xA0	; 160
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	80 64       	ori	r24, 0x40	; 64
     206:	80 83       	st	Z, r24
     208:	08 95       	ret

0000020a <get_ADC_value>:
}

uint8_t get_ADC_value()
{
	return ADCH;
     20a:	80 91 79 00 	lds	r24, 0x0079
     20e:	08 95       	ret

00000210 <can_init>:
}

// Check if there is a pending message in the receive buffer
uint8_t can_data_received(){
	return message_received;
}
     210:	42 d2       	rcall	.+1156   	; 0x696 <mcp_2515_init>
     212:	40 e6       	ldi	r20, 0x60	; 96
     214:	64 e6       	ldi	r22, 0x64	; 100
     216:	80 e6       	ldi	r24, 0x60	; 96
     218:	0c d2       	rcall	.+1048   	; 0x632 <mcp_2515_bit_modify>
     21a:	41 e0       	ldi	r20, 0x01	; 1
     21c:	6f ef       	ldi	r22, 0xFF	; 255
     21e:	8b e2       	ldi	r24, 0x2B	; 43
     220:	08 d2       	rcall	.+1040   	; 0x632 <mcp_2515_bit_modify>
     222:	80 e0       	ldi	r24, 0x00	; 0
     224:	08 95       	ret

00000226 <CAN_enable_normal_mode>:
     226:	19 c2       	rjmp	.+1074   	; 0x65a <mcp_2515_enable_normal_operation>
     228:	08 95       	ret

0000022a <can_receive_message>:
     22a:	ef 92       	push	r14
     22c:	ff 92       	push	r15
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	8c 01       	movw	r16, r24
     238:	8c e2       	ldi	r24, 0x2C	; 44
     23a:	d7 d1       	rcall	.+942    	; 0x5ea <mcp_2515_read>
     23c:	80 ff       	sbrs	r24, 0
     23e:	35 c0       	rjmp	.+106    	; 0x2aa <can_receive_message+0x80>
     240:	81 e6       	ldi	r24, 0x61	; 97
     242:	d3 d1       	rcall	.+934    	; 0x5ea <mcp_2515_read>
     244:	c8 2f       	mov	r28, r24
     246:	82 e6       	ldi	r24, 0x62	; 98
     248:	d0 d1       	rcall	.+928    	; 0x5ea <mcp_2515_read>
     24a:	2c 2f       	mov	r18, r28
     24c:	30 e0       	ldi	r19, 0x00	; 0
     24e:	32 2f       	mov	r19, r18
     250:	22 27       	eor	r18, r18
     252:	28 2b       	or	r18, r24
     254:	36 95       	lsr	r19
     256:	27 95       	ror	r18
     258:	32 95       	swap	r19
     25a:	22 95       	swap	r18
     25c:	2f 70       	andi	r18, 0x0F	; 15
     25e:	23 27       	eor	r18, r19
     260:	3f 70       	andi	r19, 0x0F	; 15
     262:	23 27       	eor	r18, r19
     264:	f8 01       	movw	r30, r16
     266:	31 83       	std	Z+1, r19	; 0x01
     268:	20 83       	st	Z, r18
     26a:	85 e6       	ldi	r24, 0x65	; 101
     26c:	be d1       	rcall	.+892    	; 0x5ea <mcp_2515_read>
     26e:	f8 01       	movw	r30, r16
     270:	82 83       	std	Z+2, r24	; 0x02
     272:	88 23       	and	r24, r24
     274:	99 f0       	breq	.+38     	; 0x29c <can_receive_message+0x72>
     276:	78 01       	movw	r14, r16
     278:	f3 e0       	ldi	r31, 0x03	; 3
     27a:	ef 0e       	add	r14, r31
     27c:	f1 1c       	adc	r15, r1
     27e:	c0 e0       	ldi	r28, 0x00	; 0
     280:	d0 e0       	ldi	r29, 0x00	; 0
     282:	8c 2f       	mov	r24, r28
     284:	8a 59       	subi	r24, 0x9A	; 154
     286:	b1 d1       	rcall	.+866    	; 0x5ea <mcp_2515_read>
     288:	f7 01       	movw	r30, r14
     28a:	81 93       	st	Z+, r24
     28c:	7f 01       	movw	r14, r30
     28e:	21 96       	adiw	r28, 0x01	; 1
     290:	f8 01       	movw	r30, r16
     292:	82 81       	ldd	r24, Z+2	; 0x02
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	c8 17       	cp	r28, r24
     298:	d9 07       	cpc	r29, r25
     29a:	9c f3       	brlt	.-26     	; 0x282 <can_receive_message+0x58>
     29c:	40 e0       	ldi	r20, 0x00	; 0
     29e:	61 e0       	ldi	r22, 0x01	; 1
     2a0:	8c e2       	ldi	r24, 0x2C	; 44
     2a2:	c7 d1       	rcall	.+910    	; 0x632 <mcp_2515_bit_modify>
     2a4:	10 92 f8 03 	sts	0x03F8, r1
     2a8:	04 c0       	rjmp	.+8      	; 0x2b2 <can_receive_message+0x88>
     2aa:	f8 01       	movw	r30, r16
     2ac:	11 82       	std	Z+1, r1	; 0x01
     2ae:	10 82       	st	Z, r1
     2b0:	12 82       	std	Z+2, r1	; 0x02
     2b2:	c8 01       	movw	r24, r16
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	1f 91       	pop	r17
     2ba:	0f 91       	pop	r16
     2bc:	ff 90       	pop	r15
     2be:	ef 90       	pop	r14
     2c0:	08 95       	ret

000002c2 <can_error>:
// Check error flags in the transmit buffer control register TXB0CTRL
uint8_t can_error(){
	uint8_t error_flags = mcp_2515_read(MCP_TXB0CTRL);
     2c2:	80 e3       	ldi	r24, 0x30	; 48
     2c4:	92 d1       	rcall	.+804    	; 0x5ea <mcp_2515_read>
	if(test_bit(error_flags,5))
     2c6:	85 ff       	sbrs	r24, 5
     2c8:	06 c0       	rjmp	.+12     	; 0x2d6 <can_error+0x14>
	{
		printf("Message lost arbitration\n");
     2ca:	8c e0       	ldi	r24, 0x0C	; 12
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
		return 1;
     2d2:	91 e0       	ldi	r25, 0x01	; 1
     2d4:	15 c0       	rjmp	.+42     	; 0x300 <can_error+0x3e>
	}
	if(test_bit(error_flags,4))
     2d6:	84 ff       	sbrs	r24, 4
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <can_error+0x24>
	{
		printf("Transmission error detected\n");
     2da:	85 e2       	ldi	r24, 0x25	; 37
     2dc:	92 e0       	ldi	r25, 0x02	; 2
     2de:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
		return 2;
     2e2:	92 e0       	ldi	r25, 0x02	; 2
     2e4:	0d c0       	rjmp	.+26     	; 0x300 <can_error+0x3e>
	}

	if(test_bit(error_flags,6))
     2e6:	98 2f       	mov	r25, r24
     2e8:	90 74       	andi	r25, 0x40	; 64
     2ea:	86 ff       	sbrs	r24, 6
     2ec:	09 c0       	rjmp	.+18     	; 0x300 <can_error+0x3e>
	{
		printf("Receive buffer overflow flag set\n");
     2ee:	81 e4       	ldi	r24, 0x41	; 65
     2f0:	92 e0       	ldi	r25, 0x02	; 2
     2f2:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
		// reset receivebuffer overflow flag
		mcp_2515_bit_modify(MCP_EFLG,0x40,0x40);
     2f6:	40 e4       	ldi	r20, 0x40	; 64
     2f8:	60 e4       	ldi	r22, 0x40	; 64
     2fa:	8d e2       	ldi	r24, 0x2D	; 45
     2fc:	9a d1       	rcall	.+820    	; 0x632 <mcp_2515_bit_modify>
		return 3;
     2fe:	93 e0       	ldi	r25, 0x03	; 3
	}
	return FALSE;
}
     300:	89 2f       	mov	r24, r25
     302:	08 95       	ret

00000304 <can_transmit_complete>:


uint8_t can_transmit_complete(){
	if (test_bit(mcp_2515_read(MCP_TXB0CTRL),3)) {
     304:	80 e3       	ldi	r24, 0x30	; 48
     306:	71 d1       	rcall	.+738    	; 0x5ea <mcp_2515_read>
     308:	83 ff       	sbrs	r24, 3
     30a:	15 c0       	rjmp	.+42     	; 0x336 <can_transmit_complete+0x32>
		printf("Transmit not complete\n");
     30c:	82 e6       	ldi	r24, 0x62	; 98
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
		number_of_tries++;
     314:	80 91 04 04 	lds	r24, 0x0404
     318:	8f 5f       	subi	r24, 0xFF	; 255
     31a:	80 93 04 04 	sts	0x0404, r24
		if(number_of_tries == allowed_tries) {
     31e:	90 91 06 02 	lds	r25, 0x0206
     322:	89 13       	cpse	r24, r25
     324:	0a c0       	rjmp	.+20     	; 0x33a <can_transmit_complete+0x36>
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
     326:	40 e0       	ldi	r20, 0x00	; 0
     328:	68 e0       	ldi	r22, 0x08	; 8
     32a:	80 e3       	ldi	r24, 0x30	; 48
     32c:	82 d1       	rcall	.+772    	; 0x632 <mcp_2515_bit_modify>
			number_of_tries = 0;
     32e:	10 92 04 04 	sts	0x0404, r1
		}
		return FALSE;
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	08 95       	ret
	}
	else return TRUE;
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	08 95       	ret
		if(number_of_tries == allowed_tries) {
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
			number_of_tries = 0;
		}
		return FALSE;
     33a:	80 e0       	ldi	r24, 0x00	; 0
	}
	else return TRUE;
}
     33c:	08 95       	ret

0000033e <can_send_message>:
	return mcp_2515_enable_normal_operation();
}
/************************************************************************/
/* BUILD AND SEND CAN MESSAGE                                                                     */
/************************************************************************/
uint8_t can_send_message(can_message *can_message){
     33e:	1f 93       	push	r17
     340:	cf 93       	push	r28
     342:	df 93       	push	r29
     344:	ec 01       	movw	r28, r24
	// Check if previous message was sent
	if (can_transmit_complete()) {
     346:	de df       	rcall	.-68     	; 0x304 <can_transmit_complete>
     348:	88 23       	and	r24, r24
     34a:	01 f1       	breq	.+64     	; 0x38c <can_send_message+0x4e>
		unsigned int id= can_message->ID;
     34c:	18 81       	ld	r17, Y
     34e:	69 81       	ldd	r22, Y+1	; 0x01
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
     350:	81 e3       	ldi	r24, 0x31	; 49
     352:	58 d1       	rcall	.+688    	; 0x604 <mcp_2515_write>

		
		uint8_t low_ID = id & 0xFF;
		
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
     354:	61 2f       	mov	r22, r17
     356:	62 95       	swap	r22
     358:	66 0f       	add	r22, r22
     35a:	60 7e       	andi	r22, 0xE0	; 224
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
     35c:	82 e3       	ldi	r24, 0x32	; 50
     35e:	52 d1       	rcall	.+676    	; 0x604 <mcp_2515_write>
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
     360:	6a 81       	ldd	r22, Y+2	; 0x02
     362:	85 e3       	ldi	r24, 0x35	; 53
     364:	4f d1       	rcall	.+670    	; 0x604 <mcp_2515_write>
		
		for(uint8_t i=0; i<can_message->length;i++){
     366:	8a 81       	ldd	r24, Y+2	; 0x02
     368:	88 23       	and	r24, r24
     36a:	61 f0       	breq	.+24     	; 0x384 <can_send_message+0x46>
     36c:	10 e0       	ldi	r17, 0x00	; 0
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
     36e:	fe 01       	movw	r30, r28
     370:	e1 0f       	add	r30, r17
     372:	f1 1d       	adc	r31, r1
     374:	63 81       	ldd	r22, Z+3	; 0x03
     376:	86 e3       	ldi	r24, 0x36	; 54
     378:	81 0f       	add	r24, r17
     37a:	44 d1       	rcall	.+648    	; 0x604 <mcp_2515_write>
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
		
		for(uint8_t i=0; i<can_message->length;i++){
     37c:	1f 5f       	subi	r17, 0xFF	; 255
     37e:	8a 81       	ldd	r24, Y+2	; 0x02
     380:	18 17       	cp	r17, r24
     382:	a8 f3       	brcs	.-22     	; 0x36e <can_send_message+0x30>
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
		}
		
		mcp_2515_request_to_send(MCP_RTS_TX0);
     384:	81 e8       	ldi	r24, 0x81	; 129
     386:	4d d1       	rcall	.+666    	; 0x622 <mcp_2515_request_to_send>
		return 1;
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	07 c0       	rjmp	.+14     	; 0x39a <can_send_message+0x5c>
	}
	
	else {
		if (can_error() > 0) {
     38c:	9a df       	rcall	.-204    	; 0x2c2 <can_error>
     38e:	91 e0       	ldi	r25, 0x01	; 1
     390:	81 11       	cpse	r24, r1
     392:	01 c0       	rjmp	.+2      	; 0x396 <can_send_message+0x58>
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	89 2f       	mov	r24, r25
     398:	81 95       	neg	r24
			return -1;
		}
	}

	return 0;
}
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	1f 91       	pop	r17
     3a0:	08 95       	ret

000003a2 <setup_DAC>:
#include "TWI_Master.h"
#include "DAC_driver.h"
#define SLAVE_ADDRESS 0x5E

void setup_DAC() {
	TWI_Master_Initialise();
     3a2:	f2 d4       	rcall	.+2532   	; 0xd88 <TWI_Master_Initialise>
	//PD0 = scl, PD1 SDA
	DDRD |= (1<<PD0) | (1<<PD1);
     3a4:	8a b1       	in	r24, 0x0a	; 10
     3a6:	83 60       	ori	r24, 0x03	; 3
     3a8:	8a b9       	out	0x0a, r24	; 10
	// TWI uses interrupt
	sei();
     3aa:	78 94       	sei
     3ac:	08 95       	ret

000003ae <send_DAC_data>:
}

void send_DAC_data(unsigned char value) {
     3ae:	1f 93       	push	r17
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	18 2f       	mov	r17, r24
	unsigned char size = 3;
	unsigned char* data = malloc(3*sizeof(char));
     3b6:	83 e0       	ldi	r24, 0x03	; 3
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	b4 d7       	rcall	.+3944   	; 0x1324 <malloc>
     3bc:	ec 01       	movw	r28, r24
	data[0] = SLAVE_ADDRESS;
     3be:	8e e5       	ldi	r24, 0x5E	; 94
     3c0:	88 83       	st	Y, r24
	// Command byte: address dac 0, normal operational state
	data[1] = 0x00;
     3c2:	19 82       	std	Y+1, r1	; 0x01
	data[2] = value;
     3c4:	1a 83       	std	Y+2, r17	; 0x02
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3c6:	87 ec       	ldi	r24, 0xC7	; 199
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	01 97       	sbiw	r24, 0x01	; 1
     3cc:	f1 f7       	brne	.-4      	; 0x3ca <send_DAC_data+0x1c>
     3ce:	00 c0       	rjmp	.+0      	; 0x3d0 <send_DAC_data+0x22>
     3d0:	00 00       	nop
	_delay_us(50);
	TWI_Start_Transceiver_With_Data(data,size);
     3d2:	63 e0       	ldi	r22, 0x03	; 3
     3d4:	ce 01       	movw	r24, r28
     3d6:	e2 d4       	rcall	.+2500   	; 0xd9c <TWI_Start_Transceiver_With_Data>
     3d8:	8f e8       	ldi	r24, 0x8F	; 143
     3da:	91 e0       	ldi	r25, 0x01	; 1
     3dc:	01 97       	sbiw	r24, 0x01	; 1
     3de:	f1 f7       	brne	.-4      	; 0x3dc <send_DAC_data+0x2e>
     3e0:	00 c0       	rjmp	.+0      	; 0x3e2 <send_DAC_data+0x34>
     3e2:	00 00       	nop
	_delay_us(100);
	free(data);
     3e4:	ce 01       	movw	r24, r28
     3e6:	0e 94 2a 0a 	call	0x1454	; 0x1454 <free>
}
     3ea:	df 91       	pop	r29
     3ec:	cf 91       	pop	r28
     3ee:	1f 91       	pop	r17
     3f0:	08 95       	ret

000003f2 <init>:
		free(received);
	}
}


void init() {
     3f2:	ef 92       	push	r14
     3f4:	ff 92       	push	r15
     3f6:	0f 93       	push	r16
     3f8:	1f 93       	push	r17
	
	int baud = (int) MYUBRR;
	USART_Init(baud);
     3fa:	87 e6       	ldi	r24, 0x67	; 103
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	86 d5       	rcall	.+2828   	; 0xf0c <USART_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     400:	2f ef       	ldi	r18, 0xFF	; 255
     402:	89 ef       	ldi	r24, 0xF9	; 249
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	21 50       	subi	r18, 0x01	; 1
     408:	80 40       	sbci	r24, 0x00	; 0
     40a:	90 40       	sbci	r25, 0x00	; 0
     40c:	e1 f7       	brne	.-8      	; 0x406 <init+0x14>
     40e:	00 c0       	rjmp	.+0      	; 0x410 <init+0x1e>
     410:	00 00       	nop
	_delay_ms(20);
	printf("Init called \n");
     412:	88 e7       	ldi	r24, 0x78	; 120
     414:	92 e0       	ldi	r25, 0x02	; 2
     416:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
	can_init();
     41a:	fa de       	rcall	.-524    	; 0x210 <can_init>
	CAN_enable_normal_mode();
     41c:	04 df       	rcall	.-504    	; 0x226 <CAN_enable_normal_mode>
	pwm_init();
     41e:	d8 d3       	rcall	.+1968   	; 0xbd0 <pwm_init>
	motor_control_init();
     420:	96 d3       	rcall	.+1836   	; 0xb4e <motor_control_init>
	setup_ADC();
     422:	d2 de       	rcall	.-604    	; 0x1c8 <setup_ADC>
	start_ADC();
     424:	e9 de       	rcall	.-558    	; 0x1f8 <start_ADC>
	setup_solenoid();
     426:	8f d4       	rcall	.+2334   	; 0xd46 <setup_solenoid>
	motor_control_init_clock();
     428:	5d d1       	rcall	.+698    	; 0x6e4 <motor_control_init_clock>

	motor_control_set_playing_flag(FALSE);
     42a:	80 e0       	ldi	r24, 0x00	; 0
     42c:	e7 d1       	rcall	.+974    	; 0x7fc <motor_control_set_playing_flag>
	motor_control_set_pid_gains(1.0,0.3,0.0);
     42e:	e1 2c       	mov	r14, r1
     430:	f1 2c       	mov	r15, r1
     432:	87 01       	movw	r16, r14
     434:	2a e9       	ldi	r18, 0x9A	; 154
     436:	39 e9       	ldi	r19, 0x99	; 153
     438:	49 e9       	ldi	r20, 0x99	; 153
     43a:	5e e3       	ldi	r21, 0x3E	; 62
     43c:	60 e0       	ldi	r22, 0x00	; 0
     43e:	70 e0       	ldi	r23, 0x00	; 0
     440:	80 e8       	ldi	r24, 0x80	; 128
     442:	9f e3       	ldi	r25, 0x3F	; 63
     444:	2a d2       	rcall	.+1108   	; 0x89a <motor_control_set_pid_gains>
	
}
     446:	1f 91       	pop	r17
     448:	0f 91       	pop	r16
     44a:	ff 90       	pop	r15
     44c:	ef 90       	pop	r14
     44e:	08 95       	ret

00000450 <goal_scored>:

void goal_scored() {
	message_sent = FALSE;
     450:	10 92 07 02 	sts	0x0207, r1
	paused = TRUE;
     454:	81 e0       	ldi	r24, 0x01	; 1
     456:	80 93 08 02 	sts	0x0208, r24
	motor_control_set_playing_flag(FALSE);
     45a:	80 e0       	ldi	r24, 0x00	; 0
     45c:	cf d1       	rcall	.+926    	; 0x7fc <motor_control_set_playing_flag>
	motor_control_set_timer_flag(FALSE);
     45e:	80 e0       	ldi	r24, 0x00	; 0
     460:	bf c1       	rjmp	.+894    	; 0x7e0 <motor_control_set_timer_flag>
     462:	08 95       	ret

00000464 <main>:

float ps4_values[5];


int main(void)
{
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
     46c:	2b 97       	sbiw	r28, 0x0b	; 11
     46e:	0f b6       	in	r0, 0x3f	; 63
     470:	f8 94       	cli
     472:	de bf       	out	0x3e, r29	; 62
     474:	0f be       	out	0x3f, r0	; 63
     476:	cd bf       	out	0x3d, r28	; 61
	
	init();
     478:	bc df       	rcall	.-136    	; 0x3f2 <init>
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	uint8_t previous_joystick_button = 0;
	uint8_t slider = 50;
     47a:	0f 2e       	mov	r0, r31
     47c:	f2 e3       	ldi	r31, 0x32	; 50
     47e:	8f 2e       	mov	r8, r31
     480:	f0 2d       	mov	r31, r0
	int_bytes x_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	uint8_t previous_joystick_button = 0;
     482:	21 2c       	mov	r2, r1
	joyValues values;

	int_bytes x_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
     484:	c1 2c       	mov	r12, r1
     486:	d1 2c       	mov	r13, r1
	init();
	can_message send_message;
	joyValues values;

	int_bytes x_axis;
	uint8_t counter = 0;
     488:	51 2c       	mov	r5, r1
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	
				counter = 0;
     48a:	41 2c       	mov	r4, r1
				}
				else{
					previous_joystick_button = 0;
				}
				if (values.joystick_button == 1) {
					previous_joystick_button = values.joystick_button;
     48c:	33 24       	eor	r3, r3
     48e:	33 94       	inc	r3
		
		if(!message_sent) {
			// Send score
			int_bytes score;
			score.int_value = motor_control_get_played_time();
			printf("Played time = %d\n", score.int_value);
     490:	0f 2e       	mov	r0, r31
     492:	f5 ec       	ldi	r31, 0xC5	; 197
     494:	af 2e       	mov	r10, r31
     496:	f2 e0       	ldi	r31, 0x02	; 2
     498:	bf 2e       	mov	r11, r31
     49a:	f0 2d       	mov	r31, r0

	
	while(1)
	{
		
		if(paused == FALSE) {
     49c:	80 91 08 02 	lds	r24, 0x0208
     4a0:	81 11       	cpse	r24, r1
     4a2:	1f c0       	rjmp	.+62     	; 0x4e2 <main+0x7e>
			adc_value = get_ADC_value();
     4a4:	b2 de       	rcall	.-668    	; 0x20a <get_ADC_value>
			accumulated_value += adc_value;
     4a6:	c8 0e       	add	r12, r24
     4a8:	d1 1c       	adc	r13, r1
			counter++;
     4aa:	53 94       	inc	r5
			if (counter==5)
     4ac:	85 e0       	ldi	r24, 0x05	; 5
     4ae:	58 12       	cpse	r5, r24
     4b0:	18 c0       	rjmp	.+48     	; 0x4e2 <main+0x7e>
			{	
				counter = 0;
				printf("accumulated_value= %d\n",accumulated_value);
     4b2:	df 92       	push	r13
     4b4:	cf 92       	push	r12
     4b6:	a5 e8       	ldi	r26, 0x85	; 133
     4b8:	b2 e0       	ldi	r27, 0x02	; 2
     4ba:	bf 93       	push	r27
     4bc:	af 93       	push	r26
     4be:	0e 94 03 0b 	call	0x1606	; 0x1606 <printf>
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
				if (averaged_value < 20) {
     4c2:	0f 90       	pop	r0
     4c4:	0f 90       	pop	r0
     4c6:	0f 90       	pop	r0
     4c8:	0f 90       	pop	r0
     4ca:	f4 e6       	ldi	r31, 0x64	; 100
     4cc:	cf 16       	cp	r12, r31
     4ce:	d1 04       	cpc	r13, r1
     4d0:	2c f4       	brge	.+10     	; 0x4dc <main+0x78>
					averaged_value=0;
					goal_scored();
     4d2:	be df       	rcall	.-132    	; 0x450 <goal_scored>
			if (counter==5)
			{	
				counter = 0;
				printf("accumulated_value= %d\n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4d4:	c1 2c       	mov	r12, r1
     4d6:	d1 2c       	mov	r13, r1
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	
				counter = 0;
     4d8:	54 2c       	mov	r5, r4
     4da:	03 c0       	rjmp	.+6      	; 0x4e2 <main+0x7e>
				printf("accumulated_value= %d\n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4dc:	c1 2c       	mov	r12, r1
     4de:	d1 2c       	mov	r13, r1
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	
				counter = 0;
     4e0:	54 2c       	mov	r5, r4
				}
			}
		}
		

		can_message* received = malloc(sizeof(can_message));
     4e2:	8b e0       	ldi	r24, 0x0B	; 11
     4e4:	90 e0       	ldi	r25, 0x00	; 0
     4e6:	1e d7       	rcall	.+3644   	; 0x1324 <malloc>
     4e8:	8c 01       	movw	r16, r24
		can_receive_message(received);
     4ea:	9f de       	rcall	.-706    	; 0x22a <can_receive_message>
     4ec:	d8 01       	movw	r26, r16
     4ee:	8d 91       	ld	r24, X+
     4f0:	9c 91       	ld	r25, X
     4f2:	99 27       	eor	r25, r25
		message_id = received->ID;
		//printf("Message id: %d\n",message_id);
		switch(message_id)
     4f4:	81 30       	cpi	r24, 0x01	; 1
     4f6:	91 05       	cpc	r25, r1
     4f8:	19 f0       	breq	.+6      	; 0x500 <main+0x9c>
     4fa:	02 97       	sbiw	r24, 0x02	; 2
     4fc:	89 f0       	breq	.+34     	; 0x520 <main+0xbc>
     4fe:	34 c0       	rjmp	.+104    	; 0x568 <main+0x104>
			case 1:
			{
				// input data from node 1
				values.left_button = received->data[0];
				values.right_button = received->data[1];
				values.joystick_button = received->data[2];
     500:	f8 01       	movw	r30, r16
     502:	85 81       	ldd	r24, Z+5	; 0x05
     504:	90 e0       	ldi	r25, 0x00	; 0
				dir = (direction) received->data[3];
				x_axis.bytes_value[0] = received->data[4];
     506:	77 80       	ldd	r7, Z+7	; 0x07
				x_axis.bytes_value[1] = received->data[5];
     508:	60 84       	ldd	r6, Z+8	; 0x08
				slider = received->data[6];
     50a:	81 84       	ldd	r8, Z+9	; 0x09
				if(values.joystick_button == previous_joystick_button){
     50c:	22 2d       	mov	r18, r2
     50e:	30 e0       	ldi	r19, 0x00	; 0
     510:	82 17       	cp	r24, r18
     512:	93 07       	cpc	r25, r19
     514:	49 f1       	breq	.+82     	; 0x568 <main+0x104>
					values.joystick_button = 0;
				}
				else{
					previous_joystick_button = 0;
				}
				if (values.joystick_button == 1) {
     516:	01 97       	sbiw	r24, 0x01	; 1
     518:	31 f5       	brne	.+76     	; 0x566 <main+0x102>
					previous_joystick_button = values.joystick_button;
					solenoid_shoot();
     51a:	06 d4       	rcall	.+2060   	; 0xd28 <solenoid_shoot>
				}
				else{
					previous_joystick_button = 0;
				}
				if (values.joystick_button == 1) {
					previous_joystick_button = values.joystick_button;
     51c:	23 2c       	mov	r2, r3
     51e:	24 c0       	rjmp	.+72     	; 0x568 <main+0x104>
			}
			
			
			case 2:
			{
				printf("Received case 2\n");
     520:	8c e9       	ldi	r24, 0x9C	; 156
     522:	92 e0       	ldi	r25, 0x02	; 2
     524:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
				// Control message: data[0] = playing/!playing
				if(received->data[0] == 1)
     528:	d8 01       	movw	r26, r16
     52a:	13 96       	adiw	r26, 0x03	; 3
     52c:	8c 91       	ld	r24, X
     52e:	81 30       	cpi	r24, 0x01	; 1
     530:	61 f4       	brne	.+24     	; 0x54a <main+0xe6>
				{
					printf("Pause is off\n");
     532:	8c ea       	ldi	r24, 0xAC	; 172
     534:	92 e0       	ldi	r25, 0x02	; 2
     536:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
					paused = FALSE;
     53a:	40 92 08 02 	sts	0x0208, r4
					motor_control_set_playing_flag(TRUE);
     53e:	83 2d       	mov	r24, r3
     540:	5d d1       	rcall	.+698    	; 0x7fc <motor_control_set_playing_flag>
					motor_control_reset_timer();
     542:	a6 d1       	rcall	.+844    	; 0x890 <motor_control_reset_timer>
					motor_control_set_timer_flag(TRUE);
     544:	83 2d       	mov	r24, r3
     546:	4c d1       	rcall	.+664    	; 0x7e0 <motor_control_set_timer_flag>
     548:	0f c0       	rjmp	.+30     	; 0x568 <main+0x104>
					
				}
				else if (received->data[0]==0)
     54a:	81 11       	cpse	r24, r1
     54c:	0d c0       	rjmp	.+26     	; 0x568 <main+0x104>
				{
					printf("Pause is on\n");
     54e:	89 eb       	ldi	r24, 0xB9	; 185
     550:	92 e0       	ldi	r25, 0x02	; 2
     552:	0e 94 14 0b 	call	0x1628	; 0x1628 <puts>
					paused = TRUE;
     556:	30 92 08 02 	sts	0x0208, r3
					motor_control_set_playing_flag(FALSE);
     55a:	84 2d       	mov	r24, r4
     55c:	4f d1       	rcall	.+670    	; 0x7fc <motor_control_set_playing_flag>
					motor_control_set_timer_flag(FALSE);
     55e:	84 2d       	mov	r24, r4
     560:	3f d1       	rcall	.+638    	; 0x7e0 <motor_control_set_timer_flag>
					motor_control_reset_timer();
     562:	96 d1       	rcall	.+812    	; 0x890 <motor_control_reset_timer>
     564:	01 c0       	rjmp	.+2      	; 0x568 <main+0x104>
				slider = received->data[6];
				if(values.joystick_button == previous_joystick_button){
					values.joystick_button = 0;
				}
				else{
					previous_joystick_button = 0;
     566:	24 2c       	mov	r2, r4
			
			case MFB:
			{
				if (closed_loop) {
					//printf("Slider_ %d \n",slider);
					motor_control_set_reference_pos(slider);
     568:	88 2d       	mov	r24, r8
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	f5 d0       	rcall	.+490    	; 0x758 <motor_control_set_reference_pos>
					if(abs(x_axis.int_value - prev_x_axis)>3) pwm_set_angle(-x_axis.int_value,1);
     56e:	e7 2c       	mov	r14, r7
     570:	f6 2c       	mov	r15, r6
     572:	97 01       	movw	r18, r14
     574:	29 19       	sub	r18, r9
     576:	31 09       	sbc	r19, r1
     578:	97 fc       	sbrc	r9, 7
     57a:	33 95       	inc	r19
     57c:	c9 01       	movw	r24, r18
     57e:	99 23       	and	r25, r25
     580:	24 f4       	brge	.+8      	; 0x58a <main+0x126>
     582:	88 27       	eor	r24, r24
     584:	99 27       	eor	r25, r25
     586:	82 1b       	sub	r24, r18
     588:	93 0b       	sbc	r25, r19
     58a:	04 97       	sbiw	r24, 0x04	; 4
     58c:	34 f0       	brlt	.+12     	; 0x59a <main+0x136>
     58e:	63 2d       	mov	r22, r3
     590:	88 27       	eor	r24, r24
     592:	99 27       	eor	r25, r25
     594:	8e 19       	sub	r24, r14
     596:	9f 09       	sbc	r25, r15
     598:	60 d3       	rcall	.+1728   	; 0xc5a <pwm_set_angle>
					prev_x_axis = x_axis.int_value;
     59a:	9e 2c       	mov	r9, r14
			
			
		}		
		
		
		if(!message_sent) {
     59c:	80 91 07 02 	lds	r24, 0x0207
     5a0:	81 11       	cpse	r24, r1
     5a2:	20 c0       	rjmp	.+64     	; 0x5e4 <main+0x180>
			// Send score
			int_bytes score;
			score.int_value = motor_control_get_played_time();
     5a4:	70 d1       	rcall	.+736    	; 0x886 <motor_control_get_played_time>
     5a6:	e8 2e       	mov	r14, r24
     5a8:	f9 2e       	mov	r15, r25
			printf("Played time = %d\n", score.int_value);
     5aa:	9f 93       	push	r25
     5ac:	8f 93       	push	r24
     5ae:	bf 92       	push	r11
     5b0:	af 92       	push	r10
     5b2:	0e 94 03 0b 	call	0x1606	; 0x1606 <printf>
			motor_control_reset_timer();			
     5b6:	6c d1       	rcall	.+728    	; 0x890 <motor_control_reset_timer>
			send_message.ID = 3;
     5b8:	e3 e0       	ldi	r30, 0x03	; 3
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	fa 83       	std	Y+2, r31	; 0x02
     5be:	e9 83       	std	Y+1, r30	; 0x01
			send_message.length = 2;
     5c0:	f2 e0       	ldi	r31, 0x02	; 2
     5c2:	fb 83       	std	Y+3, r31	; 0x03
			send_message.data[0] = score.bytes_value[0];
     5c4:	ec 82       	std	Y+4, r14	; 0x04
			send_message.data[1] = score.bytes_value[1];
     5c6:	fd 82       	std	Y+5, r15	; 0x05
			//printf("ADC value: %d \n", get_ADC_value());
			uint8_t sent = can_send_message(&send_message);
     5c8:	ce 01       	movw	r24, r28
     5ca:	01 96       	adiw	r24, 0x01	; 1
     5cc:	b8 de       	rcall	.-656    	; 0x33e <can_send_message>
			if (sent == 1) {
     5ce:	0f 90       	pop	r0
     5d0:	0f 90       	pop	r0
     5d2:	0f 90       	pop	r0
     5d4:	0f 90       	pop	r0
     5d6:	81 30       	cpi	r24, 0x01	; 1
     5d8:	19 f4       	brne	.+6      	; 0x5e0 <main+0x17c>
				message_sent = TRUE;
     5da:	30 92 07 02 	sts	0x0207, r3
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <main+0x180>
			}
			else{
				message_sent = FALSE;
     5e0:	40 92 07 02 	sts	0x0207, r4
			}
			
		}		
		
		free(received);
     5e4:	c8 01       	movw	r24, r16
     5e6:	36 d7       	rcall	.+3692   	; 0x1454 <free>
	}
     5e8:	59 cf       	rjmp	.-334    	; 0x49c <main+0x38>

000005ea <mcp_2515_read>:
		printf("NOT in LOOPBACK mode\n");
		return 1;
	}
	printf("Loopback enabled\n");
	return 0;
}
     5ea:	cf 93       	push	r28
     5ec:	c8 2f       	mov	r28, r24
     5ee:	c6 d3       	rcall	.+1932   	; 0xd7c <spi_enable>
     5f0:	83 e0       	ldi	r24, 0x03	; 3
     5f2:	b9 d3       	rcall	.+1906   	; 0xd66 <spi_send>
     5f4:	8c 2f       	mov	r24, r28
     5f6:	b7 d3       	rcall	.+1902   	; 0xd66 <spi_send>
     5f8:	bb d3       	rcall	.+1910   	; 0xd70 <spi_read>
     5fa:	c8 2f       	mov	r28, r24
     5fc:	c2 d3       	rcall	.+1924   	; 0xd82 <spi_disable>
     5fe:	8c 2f       	mov	r24, r28
     600:	cf 91       	pop	r28
     602:	08 95       	ret

00000604 <mcp_2515_write>:
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	d8 2f       	mov	r29, r24
     60a:	c6 2f       	mov	r28, r22
     60c:	b7 d3       	rcall	.+1902   	; 0xd7c <spi_enable>
     60e:	82 e0       	ldi	r24, 0x02	; 2
     610:	aa d3       	rcall	.+1876   	; 0xd66 <spi_send>
     612:	8d 2f       	mov	r24, r29
     614:	a8 d3       	rcall	.+1872   	; 0xd66 <spi_send>
     616:	8c 2f       	mov	r24, r28
     618:	a6 d3       	rcall	.+1868   	; 0xd66 <spi_send>
     61a:	b3 d3       	rcall	.+1894   	; 0xd82 <spi_disable>
     61c:	df 91       	pop	r29
     61e:	cf 91       	pop	r28
     620:	08 95       	ret

00000622 <mcp_2515_request_to_send>:
     622:	cf 93       	push	r28
     624:	c8 2f       	mov	r28, r24
     626:	aa d3       	rcall	.+1876   	; 0xd7c <spi_enable>
     628:	8c 2f       	mov	r24, r28
     62a:	9d d3       	rcall	.+1850   	; 0xd66 <spi_send>
     62c:	aa d3       	rcall	.+1876   	; 0xd82 <spi_disable>
     62e:	cf 91       	pop	r28
     630:	08 95       	ret

00000632 <mcp_2515_bit_modify>:
     632:	1f 93       	push	r17
     634:	cf 93       	push	r28
     636:	df 93       	push	r29
     638:	18 2f       	mov	r17, r24
     63a:	d6 2f       	mov	r29, r22
     63c:	c4 2f       	mov	r28, r20
     63e:	9e d3       	rcall	.+1852   	; 0xd7c <spi_enable>
     640:	85 e0       	ldi	r24, 0x05	; 5
     642:	91 d3       	rcall	.+1826   	; 0xd66 <spi_send>
     644:	81 2f       	mov	r24, r17
     646:	8f d3       	rcall	.+1822   	; 0xd66 <spi_send>
     648:	8d 2f       	mov	r24, r29
     64a:	8d d3       	rcall	.+1818   	; 0xd66 <spi_send>
     64c:	8c 2f       	mov	r24, r28
     64e:	8b d3       	rcall	.+1814   	; 0xd66 <spi_send>
     650:	98 d3       	rcall	.+1840   	; 0xd82 <spi_disable>
     652:	df 91       	pop	r29
     654:	cf 91       	pop	r28
     656:	1f 91       	pop	r17
     658:	08 95       	ret

0000065a <mcp_2515_enable_normal_operation>:

uint8_t mcp_2515_enable_normal_operation()
{
     65a:	cf 93       	push	r28
     65c:	df 93       	push	r29
     65e:	1f 92       	push	r1
     660:	cd b7       	in	r28, 0x3d	; 61
     662:	de b7       	in	r29, 0x3e	; 62
	// Enable normal operation in the CANCTRL-register
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
     664:	40 e0       	ldi	r20, 0x00	; 0
     666:	60 ee       	ldi	r22, 0xE0	; 224
     668:	8f e0       	ldi	r24, 0x0F	; 15
     66a:	e3 df       	rcall	.-58     	; 0x632 <mcp_2515_bit_modify>
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
     66c:	8e e0       	ldi	r24, 0x0E	; 14
     66e:	bd df       	rcall	.-134    	; 0x5ea <mcp_2515_read>
     670:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL)
     672:	89 81       	ldd	r24, Y+1	; 0x01
     674:	80 7e       	andi	r24, 0xE0	; 224
     676:	29 f4       	brne	.+10     	; 0x682 <mcp_2515_enable_normal_operation+0x28>
	{
		return 1;
	}
	printf("MCP2515 in normal mode\n");
     678:	82 e0       	ldi	r24, 0x02	; 2
     67a:	93 e0       	ldi	r25, 0x03	; 3
     67c:	d5 d7       	rcall	.+4010   	; 0x1628 <puts>
	return 0;
     67e:	80 e0       	ldi	r24, 0x00	; 0
     680:	01 c0       	rjmp	.+2      	; 0x684 <mcp_2515_enable_normal_operation+0x2a>
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL)
	{
		return 1;
     682:	81 e0       	ldi	r24, 0x01	; 1
	}
	printf("MCP2515 in normal mode\n");
	return 0;
}
     684:	0f 90       	pop	r0
     686:	df 91       	pop	r29
     688:	cf 91       	pop	r28
     68a:	08 95       	ret

0000068c <mcp_2515_reset>:
	spi_disable();
}

void mcp_2515_reset(){
	// Enable slave
	spi_enable();
     68c:	77 d3       	rcall	.+1774   	; 0xd7c <spi_enable>
	
	// Send reset-command
	spi_send(MCP_RESET);
     68e:	80 ec       	ldi	r24, 0xC0	; 192
     690:	6a d3       	rcall	.+1748   	; 0xd66 <spi_send>
	
	// Disable slave
	spi_disable();
     692:	77 c3       	rjmp	.+1774   	; 0xd82 <spi_disable>
     694:	08 95       	ret

00000696 <mcp_2515_init>:
#include <avr/interrupt.h>
#include "MCP2515.h"
#include "spi.h"
#include "USART.h"

uint8_t mcp_2515_init(){
     696:	cf 93       	push	r28
     698:	df 93       	push	r29
     69a:	1f 92       	push	r1
     69c:	cd b7       	in	r28, 0x3d	; 61
     69e:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	spi_init();
     6a0:	59 d3       	rcall	.+1714   	; 0xd54 <spi_init>
	mcp_2515_reset();
     6a2:	f4 df       	rcall	.-24     	; 0x68c <mcp_2515_reset>
	
	//Self-test
	printf("Read mcp2515\n");
     6a4:	89 e1       	ldi	r24, 0x19	; 25
     6a6:	93 e0       	ldi	r25, 0x03	; 3
     6a8:	bf d7       	rcall	.+3966   	; 0x1628 <puts>
	value = mcp_2515_read(MCP_CANSTAT);
     6aa:	8e e0       	ldi	r24, 0x0E	; 14
     6ac:	9e df       	rcall	.-196    	; 0x5ea <mcp_2515_read>
     6ae:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG)
     6b0:	89 81       	ldd	r24, Y+1	; 0x01
     6b2:	80 7e       	andi	r24, 0xE0	; 224
     6b4:	80 38       	cpi	r24, 0x80	; 128
     6b6:	29 f0       	breq	.+10     	; 0x6c2 <mcp_2515_init+0x2c>
	{
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     6b8:	86 e2       	ldi	r24, 0x26	; 38
     6ba:	93 e0       	ldi	r25, 0x03	; 3
     6bc:	b5 d7       	rcall	.+3946   	; 0x1628 <puts>
		return 1;
     6be:	81 e0       	ldi	r24, 0x01	; 1
     6c0:	0d c0       	rjmp	.+26     	; 0x6dc <mcp_2515_init+0x46>
	}
	printf("MCP2515 mode after init: %d\n", value);
     6c2:	89 81       	ldd	r24, Y+1	; 0x01
     6c4:	1f 92       	push	r1
     6c6:	8f 93       	push	r24
     6c8:	88 e5       	ldi	r24, 0x58	; 88
     6ca:	93 e0       	ldi	r25, 0x03	; 3
     6cc:	9f 93       	push	r25
     6ce:	8f 93       	push	r24
     6d0:	9a d7       	rcall	.+3892   	; 0x1606 <printf>
	
	
	return 0;
     6d2:	0f 90       	pop	r0
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
     6d8:	0f 90       	pop	r0
     6da:	80 e0       	ldi	r24, 0x00	; 0
}
     6dc:	0f 90       	pop	r0
     6de:	df 91       	pop	r29
     6e0:	cf 91       	pop	r28
     6e2:	08 95       	ret

000006e4 <motor_control_init_clock>:
uint8_t reverse_bits(char x){
	x = ((x & 0x55) << 1) | ((x & 0xaa) >> 1);
	x = ((x & 0x33) << 2) | ((x & 0xcc) >> 2);
	x = ((x & 0x0f) << 4) | ((x & 0xf0) >> 4);
	return x;
}
     6e4:	88 e8       	ldi	r24, 0x88	; 136
     6e6:	93 e1       	ldi	r25, 0x13	; 19
     6e8:	90 93 89 00 	sts	0x0089, r25
     6ec:	80 93 88 00 	sts	0x0088, r24
     6f0:	e0 e8       	ldi	r30, 0x80	; 128
     6f2:	f0 e0       	ldi	r31, 0x00	; 0
     6f4:	80 81       	ld	r24, Z
     6f6:	80 64       	ori	r24, 0x40	; 64
     6f8:	80 83       	st	Z, r24
     6fa:	e1 e8       	ldi	r30, 0x81	; 129
     6fc:	f0 e0       	ldi	r31, 0x00	; 0
     6fe:	80 81       	ld	r24, Z
     700:	8b 60       	ori	r24, 0x0B	; 11
     702:	80 83       	st	Z, r24
     704:	ef e6       	ldi	r30, 0x6F	; 111
     706:	f0 e0       	ldi	r31, 0x00	; 0
     708:	80 81       	ld	r24, Z
     70a:	82 60       	ori	r24, 0x02	; 2
     70c:	80 83       	st	Z, r24
     70e:	08 95       	ret

00000710 <set_motor_direction>:
     710:	82 30       	cpi	r24, 0x02	; 2
     712:	31 f4       	brne	.+12     	; 0x720 <set_motor_direction+0x10>
     714:	e2 e0       	ldi	r30, 0x02	; 2
     716:	f1 e0       	ldi	r31, 0x01	; 1
     718:	80 81       	ld	r24, Z
     71a:	82 60       	ori	r24, 0x02	; 2
     71c:	80 83       	st	Z, r24
     71e:	08 95       	ret
     720:	81 30       	cpi	r24, 0x01	; 1
     722:	29 f4       	brne	.+10     	; 0x72e <set_motor_direction+0x1e>
     724:	e2 e0       	ldi	r30, 0x02	; 2
     726:	f1 e0       	ldi	r31, 0x01	; 1
     728:	80 81       	ld	r24, Z
     72a:	8d 7f       	andi	r24, 0xFD	; 253
     72c:	80 83       	st	Z, r24
     72e:	08 95       	ret

00000730 <enable_motor>:
     730:	88 23       	and	r24, r24
     732:	49 f0       	breq	.+18     	; 0x746 <enable_motor+0x16>
     734:	e2 e0       	ldi	r30, 0x02	; 2
     736:	f1 e0       	ldi	r31, 0x01	; 1
     738:	80 81       	ld	r24, Z
     73a:	80 61       	ori	r24, 0x10	; 16
     73c:	80 83       	st	Z, r24
     73e:	85 e7       	ldi	r24, 0x75	; 117
     740:	93 e0       	ldi	r25, 0x03	; 3
     742:	72 c7       	rjmp	.+3812   	; 0x1628 <puts>
     744:	08 95       	ret
     746:	83 e8       	ldi	r24, 0x83	; 131
     748:	93 e0       	ldi	r25, 0x03	; 3
     74a:	6e d7       	rcall	.+3804   	; 0x1628 <puts>
     74c:	e2 e0       	ldi	r30, 0x02	; 2
     74e:	f1 e0       	ldi	r31, 0x01	; 1
     750:	80 81       	ld	r24, Z
     752:	8f 7e       	andi	r24, 0xEF	; 239
     754:	80 83       	st	Z, r24
     756:	08 95       	ret

00000758 <motor_control_set_reference_pos>:
     758:	2f ef       	ldi	r18, 0xFF	; 255
     75a:	30 e0       	ldi	r19, 0x00	; 0
     75c:	28 1b       	sub	r18, r24
     75e:	39 0b       	sbc	r19, r25
     760:	30 93 16 04 	sts	0x0416, r19
     764:	20 93 15 04 	sts	0x0415, r18
     768:	08 95       	ret

0000076a <enable_encoder>:
     76a:	88 23       	and	r24, r24
     76c:	31 f0       	breq	.+12     	; 0x77a <enable_encoder+0x10>
     76e:	e2 e0       	ldi	r30, 0x02	; 2
     770:	f1 e0       	ldi	r31, 0x01	; 1
     772:	80 81       	ld	r24, Z
     774:	8f 7d       	andi	r24, 0xDF	; 223
     776:	80 83       	st	Z, r24
     778:	08 95       	ret
     77a:	e2 e0       	ldi	r30, 0x02	; 2
     77c:	f1 e0       	ldi	r31, 0x01	; 1
     77e:	80 81       	ld	r24, Z
     780:	80 62       	ori	r24, 0x20	; 32
     782:	80 83       	st	Z, r24
     784:	08 95       	ret

00000786 <read_encoder>:
     786:	cf 93       	push	r28
     788:	df 93       	push	r29
     78a:	81 e0       	ldi	r24, 0x01	; 1
     78c:	ee df       	rcall	.-36     	; 0x76a <enable_encoder>
     78e:	e2 e0       	ldi	r30, 0x02	; 2
     790:	f1 e0       	ldi	r31, 0x01	; 1
     792:	80 81       	ld	r24, Z
     794:	87 7f       	andi	r24, 0xF7	; 247
     796:	80 83       	st	Z, r24
     798:	8a e6       	ldi	r24, 0x6A	; 106
     79a:	8a 95       	dec	r24
     79c:	f1 f7       	brne	.-4      	; 0x79a <read_encoder+0x14>
     79e:	00 c0       	rjmp	.+0      	; 0x7a0 <read_encoder+0x1a>
     7a0:	c0 91 06 01 	lds	r28, 0x0106
     7a4:	80 81       	ld	r24, Z
     7a6:	88 60       	ori	r24, 0x08	; 8
     7a8:	80 83       	st	Z, r24
     7aa:	8a e6       	ldi	r24, 0x6A	; 106
     7ac:	8a 95       	dec	r24
     7ae:	f1 f7       	brne	.-4      	; 0x7ac <read_encoder+0x26>
     7b0:	00 c0       	rjmp	.+0      	; 0x7b2 <read_encoder+0x2c>
     7b2:	d0 91 06 01 	lds	r29, 0x0106
     7b6:	80 e0       	ldi	r24, 0x00	; 0
     7b8:	d8 df       	rcall	.-80     	; 0x76a <enable_encoder>
     7ba:	8d 2f       	mov	r24, r29
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	9c 2b       	or	r25, r28
     7c0:	df 91       	pop	r29
     7c2:	cf 91       	pop	r28
     7c4:	08 95       	ret

000007c6 <encoder_reset>:
     7c6:	e2 e0       	ldi	r30, 0x02	; 2
     7c8:	f1 e0       	ldi	r31, 0x01	; 1
     7ca:	80 81       	ld	r24, Z
     7cc:	8f 7b       	andi	r24, 0xBF	; 191
     7ce:	80 83       	st	Z, r24
     7d0:	8a e6       	ldi	r24, 0x6A	; 106
     7d2:	8a 95       	dec	r24
     7d4:	f1 f7       	brne	.-4      	; 0x7d2 <encoder_reset+0xc>
     7d6:	00 c0       	rjmp	.+0      	; 0x7d8 <encoder_reset+0x12>
     7d8:	80 81       	ld	r24, Z
     7da:	80 64       	ori	r24, 0x40	; 64
     7dc:	80 83       	st	Z, r24
     7de:	08 95       	ret

000007e0 <motor_control_set_timer_flag>:

// Toggles the timer flag
// Used for scoring the game
void motor_control_set_timer_flag(uint8_t flag)
{
	if (flag) timer_flag = TRUE;
     7e0:	88 23       	and	r24, r24
     7e2:	39 f0       	breq	.+14     	; 0x7f2 <motor_control_set_timer_flag+0x12>
     7e4:	81 e0       	ldi	r24, 0x01	; 1
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	90 93 fc 03 	sts	0x03FC, r25
     7ec:	80 93 fb 03 	sts	0x03FB, r24
     7f0:	08 95       	ret
	else timer_flag = FALSE;
     7f2:	10 92 fc 03 	sts	0x03FC, r1
     7f6:	10 92 fb 03 	sts	0x03FB, r1
     7fa:	08 95       	ret

000007fc <motor_control_set_playing_flag>:
}

// Toggle playing
void motor_control_set_playing_flag(uint8_t flag)
{
     7fc:	cf 93       	push	r28
     7fe:	c8 2f       	mov	r28, r24
	printf("Set playing flag: %d\n", flag);
     800:	1f 92       	push	r1
     802:	8f 93       	push	r24
     804:	22 e9       	ldi	r18, 0x92	; 146
     806:	33 e0       	ldi	r19, 0x03	; 3
     808:	3f 93       	push	r19
     80a:	2f 93       	push	r18
     80c:	fc d6       	rcall	.+3576   	; 0x1606 <printf>
	if (flag) playing_flag = TRUE;
     80e:	0f 90       	pop	r0
     810:	0f 90       	pop	r0
     812:	0f 90       	pop	r0
     814:	0f 90       	pop	r0
     816:	cc 23       	and	r28, r28
     818:	39 f0       	breq	.+14     	; 0x828 <motor_control_set_playing_flag+0x2c>
     81a:	81 e0       	ldi	r24, 0x01	; 1
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	90 93 fa 03 	sts	0x03FA, r25
     822:	80 93 f9 03 	sts	0x03F9, r24
     826:	04 c0       	rjmp	.+8      	; 0x830 <motor_control_set_playing_flag+0x34>
	else playing_flag = FALSE;
     828:	10 92 fa 03 	sts	0x03FA, r1
     82c:	10 92 f9 03 	sts	0x03F9, r1
}
     830:	cf 91       	pop	r28
     832:	08 95       	ret

00000834 <saturate>:

// Limit the motor velocity
int saturate(int vel) {
     834:	8c 39       	cpi	r24, 0x9C	; 156
     836:	2f ef       	ldi	r18, 0xFF	; 255
     838:	92 07       	cpc	r25, r18
     83a:	14 f4       	brge	.+4      	; 0x840 <saturate+0xc>
     83c:	8c e9       	ldi	r24, 0x9C	; 156
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	85 36       	cpi	r24, 0x65	; 101
     842:	91 05       	cpc	r25, r1
     844:	14 f0       	brlt	.+4      	; 0x84a <saturate+0x16>
     846:	84 e6       	ldi	r24, 0x64	; 100
     848:	90 e0       	ldi	r25, 0x00	; 0
	if (vel > vel_max) return vel_max;
	else if (vel < vel_min) return vel_min;
	return vel;
}
     84a:	08 95       	ret

0000084c <motor_control_set_velocity>:
	return x;
}

// Set motor velocity, check for acceptable values and limit the output
void motor_control_set_velocity(int velocity)
{
     84c:	cf 93       	push	r28
     84e:	df 93       	push	r29
     850:	ec 01       	movw	r28, r24
	encoder_value = read_encoder();
     852:	99 df       	rcall	.-206    	; 0x786 <read_encoder>
     854:	90 93 0c 04 	sts	0x040C, r25
     858:	80 93 0b 04 	sts	0x040B, r24
	//printf("Encoder %d\n",encoder_value);
	

	
	int vel = saturate(velocity);
     85c:	ce 01       	movw	r24, r28
     85e:	ea df       	rcall	.-44     	; 0x834 <saturate>
     860:	ec 01       	movw	r28, r24
	motor_control_set_speed((uint8_t) abs(vel));
     862:	dd 23       	and	r29, r29
     864:	24 f4       	brge	.+8      	; 0x86e <motor_control_set_velocity+0x22>
     866:	88 27       	eor	r24, r24
     868:	99 27       	eor	r25, r25
     86a:	8c 1b       	sub	r24, r28
     86c:	9d 0b       	sbc	r25, r29
	}
}
// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	//printf("sending dac data: %d\n",value);
	send_DAC_data(value);
     86e:	9f dd       	rcall	.-1218   	; 0x3ae <send_DAC_data>
	

	
	int vel = saturate(velocity);
	motor_control_set_speed((uint8_t) abs(vel));
	if (vel > 0)
     870:	1c 16       	cp	r1, r28
     872:	1d 06       	cpc	r1, r29
     874:	1c f4       	brge	.+6      	; 0x87c <motor_control_set_velocity+0x30>
	{
		set_motor_direction(2);
     876:	82 e0       	ldi	r24, 0x02	; 2
     878:	4b df       	rcall	.-362    	; 0x710 <set_motor_direction>
     87a:	02 c0       	rjmp	.+4      	; 0x880 <motor_control_set_velocity+0x34>
	}
	else
	{
		set_motor_direction(1);
     87c:	81 e0       	ldi	r24, 0x01	; 1
     87e:	48 df       	rcall	.-368    	; 0x710 <set_motor_direction>
	}
	//else motor_control_set_speed(0);
	

	
}
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	08 95       	ret

00000886 <motor_control_get_played_time>:

// Resets and returns the score
int motor_control_get_played_time()
{
	return clock_seconds;
}
     886:	80 91 13 04 	lds	r24, 0x0413
     88a:	90 91 14 04 	lds	r25, 0x0414
     88e:	08 95       	ret

00000890 <motor_control_reset_timer>:

// Reset the score timer
void motor_control_reset_timer()
{
	clock_seconds = 0;
     890:	10 92 14 04 	sts	0x0414, r1
     894:	10 92 13 04 	sts	0x0413, r1
     898:	08 95       	ret

0000089a <motor_control_set_pid_gains>:
}

// Set the gains of the PID
void motor_control_set_pid_gains(float p, float i, float d)
{
     89a:	ef 92       	push	r14
     89c:	ff 92       	push	r15
     89e:	0f 93       	push	r16
     8a0:	1f 93       	push	r17
	kp = p;
     8a2:	60 93 1c 04 	sts	0x041C, r22
     8a6:	70 93 1d 04 	sts	0x041D, r23
     8aa:	80 93 1e 04 	sts	0x041E, r24
     8ae:	90 93 1f 04 	sts	0x041F, r25
	ki = i;
     8b2:	20 93 17 04 	sts	0x0417, r18
     8b6:	30 93 18 04 	sts	0x0418, r19
     8ba:	40 93 19 04 	sts	0x0419, r20
     8be:	50 93 1a 04 	sts	0x041A, r21
	kd = d;
     8c2:	e0 92 07 04 	sts	0x0407, r14
     8c6:	f0 92 08 04 	sts	0x0408, r15
     8ca:	00 93 09 04 	sts	0x0409, r16
     8ce:	10 93 0a 04 	sts	0x040A, r17
}
     8d2:	1f 91       	pop	r17
     8d4:	0f 91       	pop	r16
     8d6:	ff 90       	pop	r15
     8d8:	ef 90       	pop	r14
     8da:	08 95       	ret

000008dc <__vector_17>:

// ISR for the PID controller
ISR(TIMER1_COMPA_vect)
{
     8dc:	1f 92       	push	r1
     8de:	0f 92       	push	r0
     8e0:	0f b6       	in	r0, 0x3f	; 63
     8e2:	0f 92       	push	r0
     8e4:	11 24       	eor	r1, r1
     8e6:	0b b6       	in	r0, 0x3b	; 59
     8e8:	0f 92       	push	r0
     8ea:	8f 92       	push	r8
     8ec:	9f 92       	push	r9
     8ee:	af 92       	push	r10
     8f0:	bf 92       	push	r11
     8f2:	cf 92       	push	r12
     8f4:	df 92       	push	r13
     8f6:	ef 92       	push	r14
     8f8:	ff 92       	push	r15
     8fa:	2f 93       	push	r18
     8fc:	3f 93       	push	r19
     8fe:	4f 93       	push	r20
     900:	5f 93       	push	r21
     902:	6f 93       	push	r22
     904:	7f 93       	push	r23
     906:	8f 93       	push	r24
     908:	9f 93       	push	r25
     90a:	af 93       	push	r26
     90c:	bf 93       	push	r27
     90e:	ef 93       	push	r30
     910:	ff 93       	push	r31
	// If the timer is on, count the score
	if (timer_flag)
     912:	80 91 fb 03 	lds	r24, 0x03FB
     916:	90 91 fc 03 	lds	r25, 0x03FC
     91a:	89 2b       	or	r24, r25
     91c:	99 f0       	breq	.+38     	; 0x944 <__vector_17+0x68>
	{
		counter++;
     91e:	80 91 1b 04 	lds	r24, 0x041B
     922:	8f 5f       	subi	r24, 0xFF	; 255
		// Running on 50Hz
		if (counter >= 50)
     924:	82 33       	cpi	r24, 0x32	; 50
     926:	18 f4       	brcc	.+6      	; 0x92e <__vector_17+0x52>
ISR(TIMER1_COMPA_vect)
{
	// If the timer is on, count the score
	if (timer_flag)
	{
		counter++;
     928:	80 93 1b 04 	sts	0x041B, r24
     92c:	0b c0       	rjmp	.+22     	; 0x944 <__vector_17+0x68>
		// Running on 50Hz
		if (counter >= 50)
		{
			counter = 0;
     92e:	10 92 1b 04 	sts	0x041B, r1
			clock_seconds ++;
     932:	80 91 13 04 	lds	r24, 0x0413
     936:	90 91 14 04 	lds	r25, 0x0414
     93a:	01 96       	adiw	r24, 0x01	; 1
     93c:	90 93 14 04 	sts	0x0414, r25
     940:	80 93 13 04 	sts	0x0413, r24
		}
	}
	
	// Use PID when playing
	if(!playing_flag)
     944:	80 91 f9 03 	lds	r24, 0x03F9
     948:	90 91 fa 03 	lds	r25, 0x03FA
     94c:	89 2b       	or	r24, r25
     94e:	09 f4       	brne	.+2      	; 0x952 <__vector_17+0x76>
     950:	7e c0       	rjmp	.+252    	; 0xa4e <__vector_17+0x172>
	{
		return;
	}
	
	long encoder_value = read_encoder();
     952:	19 df       	rcall	.-462    	; 0x786 <read_encoder>
	
	if((int)encoder_value < 0){
     954:	99 23       	and	r25, r25
     956:	24 f0       	brlt	.+8      	; 0x960 <__vector_17+0x84>
	if(!playing_flag)
	{
		return;
	}
	
	long encoder_value = read_encoder();
     958:	9c 01       	movw	r18, r24
     95a:	40 e0       	ldi	r20, 0x00	; 0
     95c:	50 e0       	ldi	r21, 0x00	; 0
     95e:	03 c0       	rjmp	.+6      	; 0x966 <__vector_17+0x8a>
	
	if((int)encoder_value < 0){
		encoder_value = 0L;
     960:	20 e0       	ldi	r18, 0x00	; 0
     962:	30 e0       	ldi	r19, 0x00	; 0
     964:	a9 01       	movw	r20, r18
	}
	
	float error;
	int16_t output;
	error = reference_value - ((encoder_value*255)/encoder_max);
     966:	c0 90 15 04 	lds	r12, 0x0415
     96a:	d0 90 16 04 	lds	r13, 0x0416
     96e:	ee 24       	eor	r14, r14
     970:	d7 fc       	sbrc	r13, 7
     972:	e0 94       	com	r14
     974:	fe 2c       	mov	r15, r14
     976:	af ef       	ldi	r26, 0xFF	; 255
     978:	b0 e0       	ldi	r27, 0x00	; 0
     97a:	99 d4       	rcall	.+2354   	; 0x12ae <__muluhisi3>
     97c:	20 91 05 04 	lds	r18, 0x0405
     980:	30 91 06 04 	lds	r19, 0x0406
     984:	40 e0       	ldi	r20, 0x00	; 0
     986:	50 e0       	ldi	r21, 0x00	; 0
     988:	70 d4       	rcall	.+2272   	; 0x126a <__divmodsi4>
     98a:	c7 01       	movw	r24, r14
     98c:	b6 01       	movw	r22, r12
     98e:	62 1b       	sub	r22, r18
     990:	73 0b       	sbc	r23, r19
     992:	84 0b       	sbc	r24, r20
     994:	95 0b       	sbc	r25, r21
     996:	66 d3       	rcall	.+1740   	; 0x1064 <__floatsisf>
     998:	6b 01       	movw	r12, r22
     99a:	7c 01       	movw	r14, r24
	if (abs(error) < 3)
     99c:	30 d3       	rcall	.+1632   	; 0xffe <__fixsfsi>
     99e:	6e 5f       	subi	r22, 0xFE	; 254
     9a0:	7f 4f       	sbci	r23, 0xFF	; 255
     9a2:	65 30       	cpi	r22, 0x05	; 5
     9a4:	71 05       	cpc	r23, r1
     9a6:	18 f4       	brcc	.+6      	; 0x9ae <__vector_17+0xd2>
	}
}
// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	//printf("sending dac data: %d\n",value);
	send_DAC_data(value);
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	01 dd       	rcall	.-1534   	; 0x3ae <send_DAC_data>
     9ac:	50 c0       	rjmp	.+160    	; 0xa4e <__vector_17+0x172>
	if (abs(error) < 3)
	{
		motor_control_set_speed(0);
		return;
	}
	if ((int) error_sum < integrator_max)
     9ae:	80 90 0e 04 	lds	r8, 0x040E
     9b2:	90 90 0f 04 	lds	r9, 0x040F
     9b6:	a0 90 10 04 	lds	r10, 0x0410
     9ba:	b0 90 11 04 	lds	r11, 0x0411
     9be:	c5 01       	movw	r24, r10
     9c0:	b4 01       	movw	r22, r8
     9c2:	1d d3       	rcall	.+1594   	; 0xffe <__fixsfsi>
     9c4:	20 91 09 02 	lds	r18, 0x0209
     9c8:	30 91 0a 02 	lds	r19, 0x020A
     9cc:	62 17       	cp	r22, r18
     9ce:	73 07       	cpc	r23, r19
     9d0:	a4 f4       	brge	.+40     	; 0x9fa <__vector_17+0x11e>
	{
		error_sum += dt*error;
     9d2:	2a e0       	ldi	r18, 0x0A	; 10
     9d4:	37 ed       	ldi	r19, 0xD7	; 215
     9d6:	43 ea       	ldi	r20, 0xA3	; 163
     9d8:	5c e3       	ldi	r21, 0x3C	; 60
     9da:	c7 01       	movw	r24, r14
     9dc:	b6 01       	movw	r22, r12
     9de:	ce d3       	rcall	.+1948   	; 0x117c <__mulsf3>
     9e0:	9b 01       	movw	r18, r22
     9e2:	ac 01       	movw	r20, r24
     9e4:	c5 01       	movw	r24, r10
     9e6:	b4 01       	movw	r22, r8
     9e8:	a6 d2       	rcall	.+1356   	; 0xf36 <__addsf3>
     9ea:	60 93 0e 04 	sts	0x040E, r22
     9ee:	70 93 0f 04 	sts	0x040F, r23
     9f2:	80 93 10 04 	sts	0x0410, r24
     9f6:	90 93 11 04 	sts	0x0411, r25
	}
	int prop = -kp*error;
     9fa:	80 91 1c 04 	lds	r24, 0x041C
     9fe:	90 91 1d 04 	lds	r25, 0x041D
     a02:	a0 91 1e 04 	lds	r26, 0x041E
     a06:	b0 91 1f 04 	lds	r27, 0x041F
     a0a:	bc 01       	movw	r22, r24
     a0c:	cd 01       	movw	r24, r26
     a0e:	90 58       	subi	r25, 0x80	; 128
     a10:	a7 01       	movw	r20, r14
     a12:	96 01       	movw	r18, r12
     a14:	b3 d3       	rcall	.+1894   	; 0x117c <__mulsf3>
     a16:	f3 d2       	rcall	.+1510   	; 0xffe <__fixsfsi>
     a18:	6b 01       	movw	r12, r22
     a1a:	7c 01       	movw	r14, r24
	int integral = - ki*error_sum;
     a1c:	80 91 17 04 	lds	r24, 0x0417
     a20:	90 91 18 04 	lds	r25, 0x0418
     a24:	a0 91 19 04 	lds	r26, 0x0419
     a28:	b0 91 1a 04 	lds	r27, 0x041A
     a2c:	bc 01       	movw	r22, r24
     a2e:	cd 01       	movw	r24, r26
     a30:	90 58       	subi	r25, 0x80	; 128
     a32:	20 91 0e 04 	lds	r18, 0x040E
     a36:	30 91 0f 04 	lds	r19, 0x040F
     a3a:	40 91 10 04 	lds	r20, 0x0410
     a3e:	50 91 11 04 	lds	r21, 0x0411
     a42:	9c d3       	rcall	.+1848   	; 0x117c <__mulsf3>
     a44:	dc d2       	rcall	.+1464   	; 0xffe <__fixsfsi>
	
	output = prop + integral;
     a46:	cb 01       	movw	r24, r22
     a48:	8c 0d       	add	r24, r12
     a4a:	9d 1d       	adc	r25, r13
	
	//printf("Sending ref\n");
	motor_control_set_velocity(output);
     a4c:	ff de       	rcall	.-514    	; 0x84c <motor_control_set_velocity>
	
}
     a4e:	ff 91       	pop	r31
     a50:	ef 91       	pop	r30
     a52:	bf 91       	pop	r27
     a54:	af 91       	pop	r26
     a56:	9f 91       	pop	r25
     a58:	8f 91       	pop	r24
     a5a:	7f 91       	pop	r23
     a5c:	6f 91       	pop	r22
     a5e:	5f 91       	pop	r21
     a60:	4f 91       	pop	r20
     a62:	3f 91       	pop	r19
     a64:	2f 91       	pop	r18
     a66:	ff 90       	pop	r15
     a68:	ef 90       	pop	r14
     a6a:	df 90       	pop	r13
     a6c:	cf 90       	pop	r12
     a6e:	bf 90       	pop	r11
     a70:	af 90       	pop	r10
     a72:	9f 90       	pop	r9
     a74:	8f 90       	pop	r8
     a76:	0f 90       	pop	r0
     a78:	0b be       	out	0x3b, r0	; 59
     a7a:	0f 90       	pop	r0
     a7c:	0f be       	out	0x3f, r0	; 63
     a7e:	0f 90       	pop	r0
     a80:	1f 90       	pop	r1
     a82:	18 95       	reti

00000a84 <find_encoder_max>:

// Function for finding the encoder range
unsigned int find_encoder_max()
{
     a84:	cf 93       	push	r28
     a86:	df 93       	push	r29
	printf("In find encoder max");
     a88:	88 ea       	ldi	r24, 0xA8	; 168
     a8a:	93 e0       	ldi	r25, 0x03	; 3
     a8c:	9f 93       	push	r25
     a8e:	8f 93       	push	r24
     a90:	ba d5       	rcall	.+2932   	; 0x1606 <printf>
	motor_control_set_velocity(80);
     a92:	80 e5       	ldi	r24, 0x50	; 80
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	da de       	rcall	.-588    	; 0x84c <motor_control_set_velocity>
     a98:	2f ef       	ldi	r18, 0xFF	; 255
     a9a:	85 ec       	ldi	r24, 0xC5	; 197
     a9c:	9c e5       	ldi	r25, 0x5C	; 92
     a9e:	21 50       	subi	r18, 0x01	; 1
     aa0:	80 40       	sbci	r24, 0x00	; 0
     aa2:	90 40       	sbci	r25, 0x00	; 0
     aa4:	e1 f7       	brne	.-8      	; 0xa9e <find_encoder_max+0x1a>
     aa6:	00 c0       	rjmp	.+0      	; 0xaa8 <find_encoder_max+0x24>
     aa8:	00 00       	nop
	_delay_ms(1900);
	motor_control_set_velocity(0);
     aaa:	80 e0       	ldi	r24, 0x00	; 0
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	ce de       	rcall	.-612    	; 0x84c <motor_control_set_velocity>
     ab0:	2f ef       	ldi	r18, 0xFF	; 255
     ab2:	83 ec       	ldi	r24, 0xC3	; 195
     ab4:	99 e0       	ldi	r25, 0x09	; 9
     ab6:	21 50       	subi	r18, 0x01	; 1
     ab8:	80 40       	sbci	r24, 0x00	; 0
     aba:	90 40       	sbci	r25, 0x00	; 0
     abc:	e1 f7       	brne	.-8      	; 0xab6 <find_encoder_max+0x32>
     abe:	00 c0       	rjmp	.+0      	; 0xac0 <find_encoder_max+0x3c>
     ac0:	00 00       	nop
	_delay_ms(200);
	printf("Encoder value: %d\n",read_encoder());
     ac2:	61 de       	rcall	.-830    	; 0x786 <read_encoder>
     ac4:	9f 93       	push	r25
     ac6:	8f 93       	push	r24
     ac8:	8c eb       	ldi	r24, 0xBC	; 188
     aca:	93 e0       	ldi	r25, 0x03	; 3
     acc:	9f 93       	push	r25
     ace:	8f 93       	push	r24
     ad0:	9a d5       	rcall	.+2868   	; 0x1606 <printf>
	encoder_reset();
     ad2:	79 de       	rcall	.-782    	; 0x7c6 <encoder_reset>
	motor_control_set_velocity(-80);
     ad4:	80 eb       	ldi	r24, 0xB0	; 176
     ad6:	9f ef       	ldi	r25, 0xFF	; 255
     ad8:	b9 de       	rcall	.-654    	; 0x84c <motor_control_set_velocity>
     ada:	2f ef       	ldi	r18, 0xFF	; 255
     adc:	87 e9       	ldi	r24, 0x97	; 151
     ade:	9a e3       	ldi	r25, 0x3A	; 58
     ae0:	21 50       	subi	r18, 0x01	; 1
     ae2:	80 40       	sbci	r24, 0x00	; 0
     ae4:	90 40       	sbci	r25, 0x00	; 0
     ae6:	e1 f7       	brne	.-8      	; 0xae0 <find_encoder_max+0x5c>
     ae8:	00 c0       	rjmp	.+0      	; 0xaea <find_encoder_max+0x66>
     aea:	00 00       	nop
	_delay_ms(1200);
	motor_control_set_velocity(0);
     aec:	80 e0       	ldi	r24, 0x00	; 0
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	ad de       	rcall	.-678    	; 0x84c <motor_control_set_velocity>
     af2:	2f ef       	ldi	r18, 0xFF	; 255
     af4:	81 ee       	ldi	r24, 0xE1	; 225
     af6:	94 e0       	ldi	r25, 0x04	; 4
     af8:	21 50       	subi	r18, 0x01	; 1
     afa:	80 40       	sbci	r24, 0x00	; 0
     afc:	90 40       	sbci	r25, 0x00	; 0
     afe:	e1 f7       	brne	.-8      	; 0xaf8 <find_encoder_max+0x74>
     b00:	00 c0       	rjmp	.+0      	; 0xb02 <find_encoder_max+0x7e>
     b02:	00 00       	nop
	_delay_ms(100);
	printf("\tEncoder value2: %d\n",read_encoder());
     b04:	40 de       	rcall	.-896    	; 0x786 <read_encoder>
     b06:	9f 93       	push	r25
     b08:	8f 93       	push	r24
     b0a:	8f ec       	ldi	r24, 0xCF	; 207
     b0c:	93 e0       	ldi	r25, 0x03	; 3
     b0e:	9f 93       	push	r25
     b10:	8f 93       	push	r24
     b12:	79 d5       	rcall	.+2802   	; 0x1606 <printf>
	uint16_t encoder = read_encoder();
     b14:	38 de       	rcall	.-912    	; 0x786 <read_encoder>
     b16:	ec 01       	movw	r28, r24
	motor_control_set_velocity(20);
     b18:	84 e1       	ldi	r24, 0x14	; 20
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	97 de       	rcall	.-722    	; 0x84c <motor_control_set_velocity>
     b1e:	2f ef       	ldi	r18, 0xFF	; 255
     b20:	83 ec       	ldi	r24, 0xC3	; 195
     b22:	99 e0       	ldi	r25, 0x09	; 9
     b24:	21 50       	subi	r18, 0x01	; 1
     b26:	80 40       	sbci	r24, 0x00	; 0
     b28:	90 40       	sbci	r25, 0x00	; 0
     b2a:	e1 f7       	brne	.-8      	; 0xb24 <find_encoder_max+0xa0>
     b2c:	00 c0       	rjmp	.+0      	; 0xb2e <find_encoder_max+0xaa>
     b2e:	00 00       	nop
	_delay_ms(200);
	motor_control_set_velocity(0);
     b30:	80 e0       	ldi	r24, 0x00	; 0
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	8b de       	rcall	.-746    	; 0x84c <motor_control_set_velocity>
	return encoder;
     b36:	8d b7       	in	r24, 0x3d	; 61
     b38:	9e b7       	in	r25, 0x3e	; 62
     b3a:	0a 96       	adiw	r24, 0x0a	; 10
     b3c:	0f b6       	in	r0, 0x3f	; 63
     b3e:	f8 94       	cli
     b40:	9e bf       	out	0x3e, r25	; 62
     b42:	0f be       	out	0x3f, r0	; 63
     b44:	8d bf       	out	0x3d, r24	; 61
}
     b46:	ce 01       	movw	r24, r28
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	08 95       	ret

00000b4e <motor_control_init>:
float kd;
float ki;
int integrator_max = 300;

uint8_t motor_control_init(){
	set_bit(DDRH, RST);
     b4e:	e1 e0       	ldi	r30, 0x01	; 1
     b50:	f1 e0       	ldi	r31, 0x01	; 1
     b52:	80 81       	ld	r24, Z
     b54:	80 64       	ori	r24, 0x40	; 64
     b56:	80 83       	st	Z, r24
	set_bit(DDRH, OE);
     b58:	80 81       	ld	r24, Z
     b5a:	80 62       	ori	r24, 0x20	; 32
     b5c:	80 83       	st	Z, r24
	set_bit(DDRH, EN);
     b5e:	80 81       	ld	r24, Z
     b60:	80 61       	ori	r24, 0x10	; 16
     b62:	80 83       	st	Z, r24
	set_bit(DDRH, DIR);
     b64:	80 81       	ld	r24, Z
     b66:	82 60       	ori	r24, 0x02	; 2
     b68:	80 83       	st	Z, r24
	set_bit(DDRH, SEL);
     b6a:	80 81       	ld	r24, Z
     b6c:	88 60       	ori	r24, 0x08	; 8
     b6e:	80 83       	st	Z, r24
	// Port K Digital input
	DDRK = 0x00;
     b70:	10 92 07 01 	sts	0x0107, r1

	setup_DAC();
     b74:	16 dc       	rcall	.-2004   	; 0x3a2 <setup_DAC>

	enable_encoder(1);
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	f8 dd       	rcall	.-1040   	; 0x76a <enable_encoder>
	encoder_reset();
     b7a:	25 de       	rcall	.-950    	; 0x7c6 <encoder_reset>
	}
}
// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	//printf("sending dac data: %d\n",value);
	send_DAC_data(value);
     b7c:	80 e0       	ldi	r24, 0x00	; 0
     b7e:	17 dc       	rcall	.-2002   	; 0x3ae <send_DAC_data>
	setup_DAC();

	enable_encoder(1);
	encoder_reset();
	motor_control_set_speed(0);
	enable_motor(1);
     b80:	81 e0       	ldi	r24, 0x01	; 1
     b82:	d6 dd       	rcall	.-1108   	; 0x730 <enable_motor>
	encoder_max = find_encoder_max();
     b84:	7f df       	rcall	.-258    	; 0xa84 <find_encoder_max>
     b86:	80 93 05 04 	sts	0x0405, r24
     b8a:	90 93 06 04 	sts	0x0406, r25
	printf("Encoder max is : %d",encoder_max);
     b8e:	9f 93       	push	r25
     b90:	8f 93       	push	r24
     b92:	84 ee       	ldi	r24, 0xE4	; 228
     b94:	93 e0       	ldi	r25, 0x03	; 3
     b96:	9f 93       	push	r25
     b98:	8f 93       	push	r24
     b9a:	35 d5       	rcall	.+2666   	; 0x1606 <printf>
	clock_seconds = 0;
     b9c:	10 92 14 04 	sts	0x0414, r1
     ba0:	10 92 13 04 	sts	0x0413, r1
	counter = 0;
     ba4:	10 92 1b 04 	sts	0x041B, r1
}

// Set the reference position
void motor_control_set_reference_pos(int pos)
{
	reference_value = -pos + 255;
     ba8:	82 e8       	ldi	r24, 0x82	; 130
     baa:	90 e0       	ldi	r25, 0x00	; 0
     bac:	90 93 16 04 	sts	0x0416, r25
     bb0:	80 93 15 04 	sts	0x0415, r24
	encoder_max = find_encoder_max();
	printf("Encoder max is : %d",encoder_max);
	clock_seconds = 0;
	counter = 0;
	motor_control_set_reference_pos(125);
	error_sum = 0;
     bb4:	10 92 0e 04 	sts	0x040E, r1
     bb8:	10 92 0f 04 	sts	0x040F, r1
     bbc:	10 92 10 04 	sts	0x0410, r1
     bc0:	10 92 11 04 	sts	0x0411, r1
	return 0;
     bc4:	0f 90       	pop	r0
     bc6:	0f 90       	pop	r0
     bc8:	0f 90       	pop	r0
     bca:	0f 90       	pop	r0
}
     bcc:	80 e0       	ldi	r24, 0x00	; 0
     bce:	08 95       	ret

00000bd0 <pwm_init>:
uint8_t input_slider_range;
int output_start;
int output_end;
uint8_t pwm_init(){
	//Mode 14
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     bd0:	e0 e9       	ldi	r30, 0x90	; 144
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	80 81       	ld	r24, Z
     bd6:	82 68       	ori	r24, 0x82	; 130
     bd8:	80 83       	st	Z, r24
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     bda:	80 81       	ld	r24, Z
     bdc:	8e 7f       	andi	r24, 0xFE	; 254
     bde:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     be0:	e1 e9       	ldi	r30, 0x91	; 145
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	8b 61       	ori	r24, 0x1B	; 27
     be8:	80 83       	st	Z, r24
	TCCR3B &= ~(1 << CS32);
     bea:	80 81       	ld	r24, Z
     bec:	8b 7f       	andi	r24, 0xFB	; 251
     bee:	80 83       	st	Z, r24
	
	
	
	ICR3 = 5000;
     bf0:	88 e8       	ldi	r24, 0x88	; 136
     bf2:	93 e1       	ldi	r25, 0x13	; 19
     bf4:	90 93 97 00 	sts	0x0097, r25
     bf8:	80 93 96 00 	sts	0x0096, r24
	set_bit(DDRE,PE3);
     bfc:	6b 9a       	sbi	0x0d, 3	; 13
	OCR3A = 375;
     bfe:	87 e7       	ldi	r24, 0x77	; 119
     c00:	91 e0       	ldi	r25, 0x01	; 1
     c02:	90 93 99 00 	sts	0x0099, r25
     c06:	80 93 98 00 	sts	0x0098, r24

	input_joystick_start  = -100;
     c0a:	8c e9       	ldi	r24, 0x9C	; 156
     c0c:	9f ef       	ldi	r25, 0xFF	; 255
     c0e:	90 93 26 04 	sts	0x0426, r25
     c12:	80 93 25 04 	sts	0x0425, r24
	input_joystick_end    = 100;
     c16:	84 e6       	ldi	r24, 0x64	; 100
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	90 93 22 04 	sts	0x0422, r25
     c1e:	80 93 21 04 	sts	0x0421, r24
	input_slider_start    = 0;
     c22:	10 92 20 04 	sts	0x0420, r1
	input_slider_end      = 255;
     c26:	4f ef       	ldi	r20, 0xFF	; 255
     c28:	40 93 23 04 	sts	0x0423, r20
	output_start          = 250;
     c2c:	8a ef       	ldi	r24, 0xFA	; 250
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	90 93 2b 04 	sts	0x042B, r25
     c34:	80 93 2a 04 	sts	0x042A, r24
	output_end            = 500;
     c38:	24 ef       	ldi	r18, 0xF4	; 244
     c3a:	31 e0       	ldi	r19, 0x01	; 1
     c3c:	30 93 2f 04 	sts	0x042F, r19
     c40:	20 93 2e 04 	sts	0x042E, r18
	input_joystick_range  = input_joystick_end-input_joystick_start;
     c44:	28 ec       	ldi	r18, 0xC8	; 200
     c46:	20 93 24 04 	sts	0x0424, r18
	input_slider_range    = input_slider_end - input_slider_start;
     c4a:	40 93 29 04 	sts	0x0429, r20
	output_range          = output_end-output_start;
     c4e:	90 93 2d 04 	sts	0x042D, r25
     c52:	80 93 2c 04 	sts	0x042C, r24
	return 0;

}
     c56:	80 e0       	ldi	r24, 0x00	; 0
     c58:	08 95       	ret

00000c5a <pwm_set_angle>:

uint8_t pwm_set_angle(int angle, uint8_t mode){
	//int scaled_angle = abs(angle-255);
	switch(mode)
     c5a:	61 30       	cpi	r22, 0x01	; 1
     c5c:	19 f0       	breq	.+6      	; 0xc64 <pwm_set_angle+0xa>
     c5e:	62 30       	cpi	r22, 0x02	; 2
     c60:	79 f1       	breq	.+94     	; 0xcc0 <pwm_set_angle+0x66>
     c62:	58 c0       	rjmp	.+176    	; 0xd14 <pwm_set_angle+0xba>
	{
		case 1:
		{
			if(angle >= input_joystick_start && angle <= input_joystick_end){
     c64:	20 91 25 04 	lds	r18, 0x0425
     c68:	30 91 26 04 	lds	r19, 0x0426
     c6c:	82 17       	cp	r24, r18
     c6e:	93 07       	cpc	r25, r19
     c70:	0c f4       	brge	.+2      	; 0xc74 <pwm_set_angle+0x1a>
     c72:	52 c0       	rjmp	.+164    	; 0xd18 <pwm_set_angle+0xbe>
     c74:	40 91 21 04 	lds	r20, 0x0421
     c78:	50 91 22 04 	lds	r21, 0x0422
     c7c:	48 17       	cp	r20, r24
     c7e:	59 07       	cpc	r21, r25
     c80:	0c f4       	brge	.+2      	; 0xc84 <pwm_set_angle+0x2a>
     c82:	4c c0       	rjmp	.+152    	; 0xd1c <pwm_set_angle+0xc2>
				OCR3A = (angle-input_joystick_start)*output_range / input_joystick_range + output_start;
     c84:	ac 01       	movw	r20, r24
     c86:	42 1b       	sub	r20, r18
     c88:	53 0b       	sbc	r21, r19
     c8a:	20 91 2c 04 	lds	r18, 0x042C
     c8e:	30 91 2d 04 	lds	r19, 0x042D
     c92:	42 9f       	mul	r20, r18
     c94:	c0 01       	movw	r24, r0
     c96:	43 9f       	mul	r20, r19
     c98:	90 0d       	add	r25, r0
     c9a:	52 9f       	mul	r21, r18
     c9c:	90 0d       	add	r25, r0
     c9e:	11 24       	eor	r1, r1
     ca0:	60 91 24 04 	lds	r22, 0x0424
     ca4:	70 e0       	ldi	r23, 0x00	; 0
     ca6:	cd d2       	rcall	.+1434   	; 0x1242 <__udivmodhi4>
     ca8:	80 91 2a 04 	lds	r24, 0x042A
     cac:	90 91 2b 04 	lds	r25, 0x042B
     cb0:	68 0f       	add	r22, r24
     cb2:	79 1f       	adc	r23, r25
     cb4:	70 93 99 00 	sts	0x0099, r23
     cb8:	60 93 98 00 	sts	0x0098, r22
				return 0;
     cbc:	80 e0       	ldi	r24, 0x00	; 0
     cbe:	08 95       	ret
		}
		
		
		case 2:
		{
			if(angle >= input_slider_start && angle <= input_slider_end){
     cc0:	20 91 20 04 	lds	r18, 0x0420
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	82 17       	cp	r24, r18
     cc8:	93 07       	cpc	r25, r19
     cca:	54 f1       	brlt	.+84     	; 0xd20 <pwm_set_angle+0xc6>
     ccc:	40 91 23 04 	lds	r20, 0x0423
     cd0:	50 e0       	ldi	r21, 0x00	; 0
     cd2:	48 17       	cp	r20, r24
     cd4:	59 07       	cpc	r21, r25
     cd6:	34 f1       	brlt	.+76     	; 0xd24 <pwm_set_angle+0xca>
				OCR3A = (angle-input_slider_start)*output_range / input_slider_range + output_start;
     cd8:	ac 01       	movw	r20, r24
     cda:	42 1b       	sub	r20, r18
     cdc:	53 0b       	sbc	r21, r19
     cde:	20 91 2c 04 	lds	r18, 0x042C
     ce2:	30 91 2d 04 	lds	r19, 0x042D
     ce6:	42 9f       	mul	r20, r18
     ce8:	c0 01       	movw	r24, r0
     cea:	43 9f       	mul	r20, r19
     cec:	90 0d       	add	r25, r0
     cee:	52 9f       	mul	r21, r18
     cf0:	90 0d       	add	r25, r0
     cf2:	11 24       	eor	r1, r1
     cf4:	60 91 29 04 	lds	r22, 0x0429
     cf8:	70 e0       	ldi	r23, 0x00	; 0
     cfa:	a3 d2       	rcall	.+1350   	; 0x1242 <__udivmodhi4>
     cfc:	80 91 2a 04 	lds	r24, 0x042A
     d00:	90 91 2b 04 	lds	r25, 0x042B
     d04:	68 0f       	add	r22, r24
     d06:	79 1f       	adc	r23, r25
     d08:	70 93 99 00 	sts	0x0099, r23
     d0c:	60 93 98 00 	sts	0x0098, r22
				return 0;
     d10:	80 e0       	ldi	r24, 0x00	; 0
     d12:	08 95       	ret
		}
		
	}
	
	
	return 1;
     d14:	81 e0       	ldi	r24, 0x01	; 1
     d16:	08 95       	ret
     d18:	81 e0       	ldi	r24, 0x01	; 1
     d1a:	08 95       	ret
     d1c:	81 e0       	ldi	r24, 0x01	; 1
     d1e:	08 95       	ret
     d20:	81 e0       	ldi	r24, 0x01	; 1
     d22:	08 95       	ret
     d24:	81 e0       	ldi	r24, 0x01	; 1
}
     d26:	08 95       	ret

00000d28 <solenoid_shoot>:
	solenoid_shoot();
}

void solenoid_shoot()
{
	clear_bit(PORTA,SOLENOID);
     d28:	11 98       	cbi	0x02, 1	; 2
     d2a:	9e e1       	ldi	r25, 0x1E	; 30
     d2c:	06 c0       	rjmp	.+12     	; 0xd3a <solenoid_shoot+0x12>
	uint8_t counter= 0;
	while(counter<30)
	{
		if (TCNT0 >= 100)
     d2e:	86 b5       	in	r24, 0x26	; 38
     d30:	84 36       	cpi	r24, 0x64	; 100
     d32:	e8 f3       	brcs	.-6      	; 0xd2e <solenoid_shoot+0x6>
		{
			counter++;
			TCNT0 = 0;
     d34:	16 bc       	out	0x26, r1	; 38
     d36:	91 50       	subi	r25, 0x01	; 1

void solenoid_shoot()
{
	clear_bit(PORTA,SOLENOID);
	uint8_t counter= 0;
	while(counter<30)
     d38:	21 f0       	breq	.+8      	; 0xd42 <solenoid_shoot+0x1a>
	{
		if (TCNT0 >= 100)
     d3a:	86 b5       	in	r24, 0x26	; 38
     d3c:	84 36       	cpi	r24, 0x64	; 100
     d3e:	b8 f3       	brcs	.-18     	; 0xd2e <solenoid_shoot+0x6>
     d40:	f9 cf       	rjmp	.-14     	; 0xd34 <solenoid_shoot+0xc>
		{
			counter++;
			TCNT0 = 0;
		}
	}
	set_bit(PORTA,SOLENOID);	
     d42:	11 9a       	sbi	0x02, 1	; 2
     d44:	08 95       	ret

00000d46 <setup_solenoid>:
#define SOLENOID PA1

void setup_solenoid()
{
	// PA1 as solenoid output
	set_bit(DDRA,SOLENOID);
     d46:	09 9a       	sbi	0x01, 1	; 1
	set_bit(PORTA,SOLENOID);
     d48:	11 9a       	sbi	0x02, 1	; 2
	//1024 prescaler
	TCCR0B |= (1<<CS02)|(1<<CS00);
     d4a:	85 b5       	in	r24, 0x25	; 37
     d4c:	85 60       	ori	r24, 0x05	; 5
     d4e:	85 bd       	out	0x25, r24	; 37
	solenoid_shoot();
     d50:	eb cf       	rjmp	.-42     	; 0xd28 <solenoid_shoot>
     d52:	08 95       	ret

00000d54 <spi_init>:

void spi_init()
{
	/* Set MOSI and SCK output, all others input */
	// PB7 = !SS, PB2 = MOSI, PB3 = MISO, PB1 = SCK
	DDRB = (1<<PB7)|(1<<PB2)|(1<<PB1)|(1<<PB0);
     d54:	87 e8       	ldi	r24, 0x87	; 135
     d56:	84 b9       	out	0x04, r24	; 4
	// MISO as input
	clear_bit(DDRB,PB3);
     d58:	23 98       	cbi	0x04, 3	; 4
	set_bit(PORTB,PB3);
     d5a:	2b 9a       	sbi	0x05, 3	; 5
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     d5c:	81 e5       	ldi	r24, 0x51	; 81
     d5e:	8c bd       	out	0x2c, r24	; 44
	// Read SPSR and SPDR to clear interrupt flag
	char c1 = SPSR;
     d60:	8d b5       	in	r24, 0x2d	; 45
	char c2 = SPDR;
     d62:	8e b5       	in	r24, 0x2e	; 46
     d64:	08 95       	ret

00000d66 <spi_send>:
}
void spi_send(char cData)
{
	/* Start transmission */
	SPDR = cData;
     d66:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     d68:	0d b4       	in	r0, 0x2d	; 45
     d6a:	07 fe       	sbrs	r0, 7
     d6c:	fd cf       	rjmp	.-6      	; 0xd68 <spi_send+0x2>
}
     d6e:	08 95       	ret

00000d70 <spi_read>:

char spi_read() 
{

	SPDR = 0x00; // send dummy data
     d70:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF))); // Wait until data is shifted into SPDR
     d72:	0d b4       	in	r0, 0x2d	; 45
     d74:	07 fe       	sbrs	r0, 7
     d76:	fd cf       	rjmp	.-6      	; 0xd72 <spi_read+0x2>
	return SPDR;
     d78:	8e b5       	in	r24, 0x2e	; 46
}
     d7a:	08 95       	ret

00000d7c <spi_enable>:

void spi_enable()
{
	clear_bit(PORTB,PB7);
     d7c:	2f 98       	cbi	0x05, 7	; 5
	clear_bit(PORTB,PB0);
     d7e:	28 98       	cbi	0x05, 0	; 5
     d80:	08 95       	ret

00000d82 <spi_disable>:
}

void spi_disable()
{
	set_bit(PORTB,PB7);
     d82:	2f 9a       	sbi	0x05, 7	; 5
	set_bit(PORTB,PB0);
     d84:	28 9a       	sbi	0x05, 0	; 5
     d86:	08 95       	ret

00000d88 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d88:	8c e0       	ldi	r24, 0x0C	; 12
     d8a:	80 93 b8 00 	sts	0x00B8, r24
     d8e:	8f ef       	ldi	r24, 0xFF	; 255
     d90:	80 93 bb 00 	sts	0x00BB, r24
     d94:	84 e0       	ldi	r24, 0x04	; 4
     d96:	80 93 bc 00 	sts	0x00BC, r24
     d9a:	08 95       	ret

00000d9c <TWI_Start_Transceiver_With_Data>:
     d9c:	ec eb       	ldi	r30, 0xBC	; 188
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	20 81       	ld	r18, Z
     da2:	20 fd       	sbrc	r18, 0
     da4:	fd cf       	rjmp	.-6      	; 0xda0 <TWI_Start_Transceiver_With_Data+0x4>
     da6:	60 93 ff 03 	sts	0x03FF, r22
     daa:	fc 01       	movw	r30, r24
     dac:	20 81       	ld	r18, Z
     dae:	20 93 00 04 	sts	0x0400, r18
     db2:	20 fd       	sbrc	r18, 0
     db4:	0c c0       	rjmp	.+24     	; 0xdce <TWI_Start_Transceiver_With_Data+0x32>
     db6:	62 30       	cpi	r22, 0x02	; 2
     db8:	50 f0       	brcs	.+20     	; 0xdce <TWI_Start_Transceiver_With_Data+0x32>
     dba:	dc 01       	movw	r26, r24
     dbc:	11 96       	adiw	r26, 0x01	; 1
     dbe:	e1 e0       	ldi	r30, 0x01	; 1
     dc0:	f4 e0       	ldi	r31, 0x04	; 4
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	9d 91       	ld	r25, X+
     dc6:	91 93       	st	Z+, r25
     dc8:	8f 5f       	subi	r24, 0xFF	; 255
     dca:	86 13       	cpse	r24, r22
     dcc:	fb cf       	rjmp	.-10     	; 0xdc4 <TWI_Start_Transceiver_With_Data+0x28>
     dce:	10 92 fe 03 	sts	0x03FE, r1
     dd2:	88 ef       	ldi	r24, 0xF8	; 248
     dd4:	80 93 0b 02 	sts	0x020B, r24
     dd8:	85 ea       	ldi	r24, 0xA5	; 165
     dda:	80 93 bc 00 	sts	0x00BC, r24
     dde:	08 95       	ret

00000de0 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     de0:	1f 92       	push	r1
     de2:	0f 92       	push	r0
     de4:	0f b6       	in	r0, 0x3f	; 63
     de6:	0f 92       	push	r0
     de8:	11 24       	eor	r1, r1
     dea:	0b b6       	in	r0, 0x3b	; 59
     dec:	0f 92       	push	r0
     dee:	2f 93       	push	r18
     df0:	3f 93       	push	r19
     df2:	8f 93       	push	r24
     df4:	9f 93       	push	r25
     df6:	af 93       	push	r26
     df8:	bf 93       	push	r27
     dfa:	ef 93       	push	r30
     dfc:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     dfe:	80 91 b9 00 	lds	r24, 0x00B9
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	fc 01       	movw	r30, r24
     e06:	38 97       	sbiw	r30, 0x08	; 8
     e08:	e1 35       	cpi	r30, 0x51	; 81
     e0a:	f1 05       	cpc	r31, r1
     e0c:	08 f0       	brcs	.+2      	; 0xe10 <__vector_39+0x30>
     e0e:	55 c0       	rjmp	.+170    	; 0xeba <__vector_39+0xda>
     e10:	ee 58       	subi	r30, 0x8E	; 142
     e12:	ff 4f       	sbci	r31, 0xFF	; 255
     e14:	46 c2       	rjmp	.+1164   	; 0x12a2 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e16:	10 92 fd 03 	sts	0x03FD, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e1a:	e0 91 fd 03 	lds	r30, 0x03FD
     e1e:	80 91 ff 03 	lds	r24, 0x03FF
     e22:	e8 17       	cp	r30, r24
     e24:	70 f4       	brcc	.+28     	; 0xe42 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	8e 0f       	add	r24, r30
     e2a:	80 93 fd 03 	sts	0x03FD, r24
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	e0 50       	subi	r30, 0x00	; 0
     e32:	fc 4f       	sbci	r31, 0xFC	; 252
     e34:	80 81       	ld	r24, Z
     e36:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e3a:	85 e8       	ldi	r24, 0x85	; 133
     e3c:	80 93 bc 00 	sts	0x00BC, r24
     e40:	43 c0       	rjmp	.+134    	; 0xec8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e42:	80 91 fe 03 	lds	r24, 0x03FE
     e46:	81 60       	ori	r24, 0x01	; 1
     e48:	80 93 fe 03 	sts	0x03FE, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e4c:	84 e9       	ldi	r24, 0x94	; 148
     e4e:	80 93 bc 00 	sts	0x00BC, r24
     e52:	3a c0       	rjmp	.+116    	; 0xec8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e54:	e0 91 fd 03 	lds	r30, 0x03FD
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	8e 0f       	add	r24, r30
     e5c:	80 93 fd 03 	sts	0x03FD, r24
     e60:	80 91 bb 00 	lds	r24, 0x00BB
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	e0 50       	subi	r30, 0x00	; 0
     e68:	fc 4f       	sbci	r31, 0xFC	; 252
     e6a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e6c:	20 91 fd 03 	lds	r18, 0x03FD
     e70:	30 e0       	ldi	r19, 0x00	; 0
     e72:	80 91 ff 03 	lds	r24, 0x03FF
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	01 97       	sbiw	r24, 0x01	; 1
     e7a:	28 17       	cp	r18, r24
     e7c:	39 07       	cpc	r19, r25
     e7e:	24 f4       	brge	.+8      	; 0xe88 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e80:	85 ec       	ldi	r24, 0xC5	; 197
     e82:	80 93 bc 00 	sts	0x00BC, r24
     e86:	20 c0       	rjmp	.+64     	; 0xec8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e88:	85 e8       	ldi	r24, 0x85	; 133
     e8a:	80 93 bc 00 	sts	0x00BC, r24
     e8e:	1c c0       	rjmp	.+56     	; 0xec8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e90:	80 91 bb 00 	lds	r24, 0x00BB
     e94:	e0 91 fd 03 	lds	r30, 0x03FD
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	e0 50       	subi	r30, 0x00	; 0
     e9c:	fc 4f       	sbci	r31, 0xFC	; 252
     e9e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ea0:	80 91 fe 03 	lds	r24, 0x03FE
     ea4:	81 60       	ori	r24, 0x01	; 1
     ea6:	80 93 fe 03 	sts	0x03FE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eaa:	84 e9       	ldi	r24, 0x94	; 148
     eac:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     eb0:	0b c0       	rjmp	.+22     	; 0xec8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eb2:	85 ea       	ldi	r24, 0xA5	; 165
     eb4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     eb8:	07 c0       	rjmp	.+14     	; 0xec8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     eba:	80 91 b9 00 	lds	r24, 0x00B9
     ebe:	80 93 0b 02 	sts	0x020B, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ec2:	84 e0       	ldi	r24, 0x04	; 4
     ec4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ec8:	ff 91       	pop	r31
     eca:	ef 91       	pop	r30
     ecc:	bf 91       	pop	r27
     ece:	af 91       	pop	r26
     ed0:	9f 91       	pop	r25
     ed2:	8f 91       	pop	r24
     ed4:	3f 91       	pop	r19
     ed6:	2f 91       	pop	r18
     ed8:	0f 90       	pop	r0
     eda:	0b be       	out	0x3b, r0	; 59
     edc:	0f 90       	pop	r0
     ede:	0f be       	out	0x3f, r0	; 63
     ee0:	0f 90       	pop	r0
     ee2:	1f 90       	pop	r1
     ee4:	18 95       	reti

00000ee6 <USART_Transmit>:
int USART_Transmit(char data, struct __file* dummy)
{
    //if(data == '\n') USART_Transmit('\r', dummy);
	// Sjekk om bit UDRE0 i register UCSR0A er satt
	// UDRE0 = usart data register empty
	while(!(UCSR0A & (1<<UDRE0)))
     ee6:	e0 ec       	ldi	r30, 0xC0	; 192
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	90 81       	ld	r25, Z
     eec:	95 ff       	sbrs	r25, 5
     eee:	fd cf       	rjmp	.-6      	; 0xeea <USART_Transmit+0x4>
		;
	UDR0=data;
     ef0:	80 93 c6 00 	sts	0x00C6, r24
    return 0;
}
     ef4:	80 e0       	ldi	r24, 0x00	; 0
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	08 95       	ret

00000efa <USART_Recieve>:

int USART_Recieve(struct __file* dummy)
{
	// Sjekk om bit RXC0 i register UCSR0A
	while (!(UCSR0A & (1<<RXC0)))
     efa:	e0 ec       	ldi	r30, 0xC0	; 192
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	88 23       	and	r24, r24
     f02:	ec f7       	brge	.-6      	; 0xefe <USART_Recieve+0x4>
		;
	return UDR0;
     f04:	80 91 c6 00 	lds	r24, 0x00C6
}
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	08 95       	ret

00000f0c <USART_Init>:


void USART_Init(unsigned int ubrr)
{
    
	UBRR0H =(unsigned char) (ubrr>>8); // Flytt ubrr 8 bits til hyre, lagre i register UBRR0H
     f0c:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L =(unsigned char) (ubrr); // Lagre frste 8 bits i UBRR0L
     f10:	80 93 c4 00 	sts	0x00C4, r24
	// Enable mottaker og sender (sett bitt RXEN0 og TXEN0 =1)
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     f14:	88 e1       	ldi	r24, 0x18	; 24
     f16:	80 93 c1 00 	sts	0x00C1, r24
    // 8 data bits, 2 stop bits
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     f1a:	8e e0       	ldi	r24, 0x0E	; 14
     f1c:	80 93 c2 00 	sts	0x00C2, r24
    
	//Breakpoint
    uart = fdevopen(&USART_Transmit,&USART_Recieve);
     f20:	6d e7       	ldi	r22, 0x7D	; 125
     f22:	77 e0       	ldi	r23, 0x07	; 7
     f24:	83 e7       	ldi	r24, 0x73	; 115
     f26:	97 e0       	ldi	r25, 0x07	; 7
     f28:	24 d3       	rcall	.+1608   	; 0x1572 <fdevopen>
     f2a:	90 93 31 04 	sts	0x0431, r25
     f2e:	80 93 30 04 	sts	0x0430, r24
     f32:	08 95       	ret

00000f34 <__subsf3>:
     f34:	50 58       	subi	r21, 0x80	; 128

00000f36 <__addsf3>:
     f36:	bb 27       	eor	r27, r27
     f38:	aa 27       	eor	r26, r26
     f3a:	0e d0       	rcall	.+28     	; 0xf58 <__addsf3x>
     f3c:	e5 c0       	rjmp	.+458    	; 0x1108 <__fp_round>
     f3e:	d6 d0       	rcall	.+428    	; 0x10ec <__fp_pscA>
     f40:	30 f0       	brcs	.+12     	; 0xf4e <__addsf3+0x18>
     f42:	db d0       	rcall	.+438    	; 0x10fa <__fp_pscB>
     f44:	20 f0       	brcs	.+8      	; 0xf4e <__addsf3+0x18>
     f46:	31 f4       	brne	.+12     	; 0xf54 <__addsf3+0x1e>
     f48:	9f 3f       	cpi	r25, 0xFF	; 255
     f4a:	11 f4       	brne	.+4      	; 0xf50 <__addsf3+0x1a>
     f4c:	1e f4       	brtc	.+6      	; 0xf54 <__addsf3+0x1e>
     f4e:	cb c0       	rjmp	.+406    	; 0x10e6 <__fp_nan>
     f50:	0e f4       	brtc	.+2      	; 0xf54 <__addsf3+0x1e>
     f52:	e0 95       	com	r30
     f54:	e7 fb       	bst	r30, 7
     f56:	c1 c0       	rjmp	.+386    	; 0x10da <__fp_inf>

00000f58 <__addsf3x>:
     f58:	e9 2f       	mov	r30, r25
     f5a:	e7 d0       	rcall	.+462    	; 0x112a <__fp_split3>
     f5c:	80 f3       	brcs	.-32     	; 0xf3e <__addsf3+0x8>
     f5e:	ba 17       	cp	r27, r26
     f60:	62 07       	cpc	r22, r18
     f62:	73 07       	cpc	r23, r19
     f64:	84 07       	cpc	r24, r20
     f66:	95 07       	cpc	r25, r21
     f68:	18 f0       	brcs	.+6      	; 0xf70 <__addsf3x+0x18>
     f6a:	71 f4       	brne	.+28     	; 0xf88 <__addsf3x+0x30>
     f6c:	9e f5       	brtc	.+102    	; 0xfd4 <__addsf3x+0x7c>
     f6e:	ff c0       	rjmp	.+510    	; 0x116e <__fp_zero>
     f70:	0e f4       	brtc	.+2      	; 0xf74 <__addsf3x+0x1c>
     f72:	e0 95       	com	r30
     f74:	0b 2e       	mov	r0, r27
     f76:	ba 2f       	mov	r27, r26
     f78:	a0 2d       	mov	r26, r0
     f7a:	0b 01       	movw	r0, r22
     f7c:	b9 01       	movw	r22, r18
     f7e:	90 01       	movw	r18, r0
     f80:	0c 01       	movw	r0, r24
     f82:	ca 01       	movw	r24, r20
     f84:	a0 01       	movw	r20, r0
     f86:	11 24       	eor	r1, r1
     f88:	ff 27       	eor	r31, r31
     f8a:	59 1b       	sub	r21, r25
     f8c:	99 f0       	breq	.+38     	; 0xfb4 <__addsf3x+0x5c>
     f8e:	59 3f       	cpi	r21, 0xF9	; 249
     f90:	50 f4       	brcc	.+20     	; 0xfa6 <__addsf3x+0x4e>
     f92:	50 3e       	cpi	r21, 0xE0	; 224
     f94:	68 f1       	brcs	.+90     	; 0xff0 <__addsf3x+0x98>
     f96:	1a 16       	cp	r1, r26
     f98:	f0 40       	sbci	r31, 0x00	; 0
     f9a:	a2 2f       	mov	r26, r18
     f9c:	23 2f       	mov	r18, r19
     f9e:	34 2f       	mov	r19, r20
     fa0:	44 27       	eor	r20, r20
     fa2:	58 5f       	subi	r21, 0xF8	; 248
     fa4:	f3 cf       	rjmp	.-26     	; 0xf8c <__addsf3x+0x34>
     fa6:	46 95       	lsr	r20
     fa8:	37 95       	ror	r19
     faa:	27 95       	ror	r18
     fac:	a7 95       	ror	r26
     fae:	f0 40       	sbci	r31, 0x00	; 0
     fb0:	53 95       	inc	r21
     fb2:	c9 f7       	brne	.-14     	; 0xfa6 <__addsf3x+0x4e>
     fb4:	7e f4       	brtc	.+30     	; 0xfd4 <__addsf3x+0x7c>
     fb6:	1f 16       	cp	r1, r31
     fb8:	ba 0b       	sbc	r27, r26
     fba:	62 0b       	sbc	r22, r18
     fbc:	73 0b       	sbc	r23, r19
     fbe:	84 0b       	sbc	r24, r20
     fc0:	ba f0       	brmi	.+46     	; 0xff0 <__addsf3x+0x98>
     fc2:	91 50       	subi	r25, 0x01	; 1
     fc4:	a1 f0       	breq	.+40     	; 0xfee <__addsf3x+0x96>
     fc6:	ff 0f       	add	r31, r31
     fc8:	bb 1f       	adc	r27, r27
     fca:	66 1f       	adc	r22, r22
     fcc:	77 1f       	adc	r23, r23
     fce:	88 1f       	adc	r24, r24
     fd0:	c2 f7       	brpl	.-16     	; 0xfc2 <__addsf3x+0x6a>
     fd2:	0e c0       	rjmp	.+28     	; 0xff0 <__addsf3x+0x98>
     fd4:	ba 0f       	add	r27, r26
     fd6:	62 1f       	adc	r22, r18
     fd8:	73 1f       	adc	r23, r19
     fda:	84 1f       	adc	r24, r20
     fdc:	48 f4       	brcc	.+18     	; 0xff0 <__addsf3x+0x98>
     fde:	87 95       	ror	r24
     fe0:	77 95       	ror	r23
     fe2:	67 95       	ror	r22
     fe4:	b7 95       	ror	r27
     fe6:	f7 95       	ror	r31
     fe8:	9e 3f       	cpi	r25, 0xFE	; 254
     fea:	08 f0       	brcs	.+2      	; 0xfee <__addsf3x+0x96>
     fec:	b3 cf       	rjmp	.-154    	; 0xf54 <__addsf3+0x1e>
     fee:	93 95       	inc	r25
     ff0:	88 0f       	add	r24, r24
     ff2:	08 f0       	brcs	.+2      	; 0xff6 <__addsf3x+0x9e>
     ff4:	99 27       	eor	r25, r25
     ff6:	ee 0f       	add	r30, r30
     ff8:	97 95       	ror	r25
     ffa:	87 95       	ror	r24
     ffc:	08 95       	ret

00000ffe <__fixsfsi>:
     ffe:	04 d0       	rcall	.+8      	; 0x1008 <__fixunssfsi>
    1000:	68 94       	set
    1002:	b1 11       	cpse	r27, r1
    1004:	b5 c0       	rjmp	.+362    	; 0x1170 <__fp_szero>
    1006:	08 95       	ret

00001008 <__fixunssfsi>:
    1008:	98 d0       	rcall	.+304    	; 0x113a <__fp_splitA>
    100a:	88 f0       	brcs	.+34     	; 0x102e <__fixunssfsi+0x26>
    100c:	9f 57       	subi	r25, 0x7F	; 127
    100e:	90 f0       	brcs	.+36     	; 0x1034 <__fixunssfsi+0x2c>
    1010:	b9 2f       	mov	r27, r25
    1012:	99 27       	eor	r25, r25
    1014:	b7 51       	subi	r27, 0x17	; 23
    1016:	a0 f0       	brcs	.+40     	; 0x1040 <__fixunssfsi+0x38>
    1018:	d1 f0       	breq	.+52     	; 0x104e <__fixunssfsi+0x46>
    101a:	66 0f       	add	r22, r22
    101c:	77 1f       	adc	r23, r23
    101e:	88 1f       	adc	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	1a f0       	brmi	.+6      	; 0x102a <__fixunssfsi+0x22>
    1024:	ba 95       	dec	r27
    1026:	c9 f7       	brne	.-14     	; 0x101a <__fixunssfsi+0x12>
    1028:	12 c0       	rjmp	.+36     	; 0x104e <__fixunssfsi+0x46>
    102a:	b1 30       	cpi	r27, 0x01	; 1
    102c:	81 f0       	breq	.+32     	; 0x104e <__fixunssfsi+0x46>
    102e:	9f d0       	rcall	.+318    	; 0x116e <__fp_zero>
    1030:	b1 e0       	ldi	r27, 0x01	; 1
    1032:	08 95       	ret
    1034:	9c c0       	rjmp	.+312    	; 0x116e <__fp_zero>
    1036:	67 2f       	mov	r22, r23
    1038:	78 2f       	mov	r23, r24
    103a:	88 27       	eor	r24, r24
    103c:	b8 5f       	subi	r27, 0xF8	; 248
    103e:	39 f0       	breq	.+14     	; 0x104e <__fixunssfsi+0x46>
    1040:	b9 3f       	cpi	r27, 0xF9	; 249
    1042:	cc f3       	brlt	.-14     	; 0x1036 <__fixunssfsi+0x2e>
    1044:	86 95       	lsr	r24
    1046:	77 95       	ror	r23
    1048:	67 95       	ror	r22
    104a:	b3 95       	inc	r27
    104c:	d9 f7       	brne	.-10     	; 0x1044 <__fixunssfsi+0x3c>
    104e:	3e f4       	brtc	.+14     	; 0x105e <__fixunssfsi+0x56>
    1050:	90 95       	com	r25
    1052:	80 95       	com	r24
    1054:	70 95       	com	r23
    1056:	61 95       	neg	r22
    1058:	7f 4f       	sbci	r23, 0xFF	; 255
    105a:	8f 4f       	sbci	r24, 0xFF	; 255
    105c:	9f 4f       	sbci	r25, 0xFF	; 255
    105e:	08 95       	ret

00001060 <__floatunsisf>:
    1060:	e8 94       	clt
    1062:	09 c0       	rjmp	.+18     	; 0x1076 <__floatsisf+0x12>

00001064 <__floatsisf>:
    1064:	97 fb       	bst	r25, 7
    1066:	3e f4       	brtc	.+14     	; 0x1076 <__floatsisf+0x12>
    1068:	90 95       	com	r25
    106a:	80 95       	com	r24
    106c:	70 95       	com	r23
    106e:	61 95       	neg	r22
    1070:	7f 4f       	sbci	r23, 0xFF	; 255
    1072:	8f 4f       	sbci	r24, 0xFF	; 255
    1074:	9f 4f       	sbci	r25, 0xFF	; 255
    1076:	99 23       	and	r25, r25
    1078:	a9 f0       	breq	.+42     	; 0x10a4 <__floatsisf+0x40>
    107a:	f9 2f       	mov	r31, r25
    107c:	96 e9       	ldi	r25, 0x96	; 150
    107e:	bb 27       	eor	r27, r27
    1080:	93 95       	inc	r25
    1082:	f6 95       	lsr	r31
    1084:	87 95       	ror	r24
    1086:	77 95       	ror	r23
    1088:	67 95       	ror	r22
    108a:	b7 95       	ror	r27
    108c:	f1 11       	cpse	r31, r1
    108e:	f8 cf       	rjmp	.-16     	; 0x1080 <__floatsisf+0x1c>
    1090:	fa f4       	brpl	.+62     	; 0x10d0 <__floatsisf+0x6c>
    1092:	bb 0f       	add	r27, r27
    1094:	11 f4       	brne	.+4      	; 0x109a <__floatsisf+0x36>
    1096:	60 ff       	sbrs	r22, 0
    1098:	1b c0       	rjmp	.+54     	; 0x10d0 <__floatsisf+0x6c>
    109a:	6f 5f       	subi	r22, 0xFF	; 255
    109c:	7f 4f       	sbci	r23, 0xFF	; 255
    109e:	8f 4f       	sbci	r24, 0xFF	; 255
    10a0:	9f 4f       	sbci	r25, 0xFF	; 255
    10a2:	16 c0       	rjmp	.+44     	; 0x10d0 <__floatsisf+0x6c>
    10a4:	88 23       	and	r24, r24
    10a6:	11 f0       	breq	.+4      	; 0x10ac <__floatsisf+0x48>
    10a8:	96 e9       	ldi	r25, 0x96	; 150
    10aa:	11 c0       	rjmp	.+34     	; 0x10ce <__floatsisf+0x6a>
    10ac:	77 23       	and	r23, r23
    10ae:	21 f0       	breq	.+8      	; 0x10b8 <__floatsisf+0x54>
    10b0:	9e e8       	ldi	r25, 0x8E	; 142
    10b2:	87 2f       	mov	r24, r23
    10b4:	76 2f       	mov	r23, r22
    10b6:	05 c0       	rjmp	.+10     	; 0x10c2 <__floatsisf+0x5e>
    10b8:	66 23       	and	r22, r22
    10ba:	71 f0       	breq	.+28     	; 0x10d8 <__floatsisf+0x74>
    10bc:	96 e8       	ldi	r25, 0x86	; 134
    10be:	86 2f       	mov	r24, r22
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	60 e0       	ldi	r22, 0x00	; 0
    10c4:	2a f0       	brmi	.+10     	; 0x10d0 <__floatsisf+0x6c>
    10c6:	9a 95       	dec	r25
    10c8:	66 0f       	add	r22, r22
    10ca:	77 1f       	adc	r23, r23
    10cc:	88 1f       	adc	r24, r24
    10ce:	da f7       	brpl	.-10     	; 0x10c6 <__floatsisf+0x62>
    10d0:	88 0f       	add	r24, r24
    10d2:	96 95       	lsr	r25
    10d4:	87 95       	ror	r24
    10d6:	97 f9       	bld	r25, 7
    10d8:	08 95       	ret

000010da <__fp_inf>:
    10da:	97 f9       	bld	r25, 7
    10dc:	9f 67       	ori	r25, 0x7F	; 127
    10de:	80 e8       	ldi	r24, 0x80	; 128
    10e0:	70 e0       	ldi	r23, 0x00	; 0
    10e2:	60 e0       	ldi	r22, 0x00	; 0
    10e4:	08 95       	ret

000010e6 <__fp_nan>:
    10e6:	9f ef       	ldi	r25, 0xFF	; 255
    10e8:	80 ec       	ldi	r24, 0xC0	; 192
    10ea:	08 95       	ret

000010ec <__fp_pscA>:
    10ec:	00 24       	eor	r0, r0
    10ee:	0a 94       	dec	r0
    10f0:	16 16       	cp	r1, r22
    10f2:	17 06       	cpc	r1, r23
    10f4:	18 06       	cpc	r1, r24
    10f6:	09 06       	cpc	r0, r25
    10f8:	08 95       	ret

000010fa <__fp_pscB>:
    10fa:	00 24       	eor	r0, r0
    10fc:	0a 94       	dec	r0
    10fe:	12 16       	cp	r1, r18
    1100:	13 06       	cpc	r1, r19
    1102:	14 06       	cpc	r1, r20
    1104:	05 06       	cpc	r0, r21
    1106:	08 95       	ret

00001108 <__fp_round>:
    1108:	09 2e       	mov	r0, r25
    110a:	03 94       	inc	r0
    110c:	00 0c       	add	r0, r0
    110e:	11 f4       	brne	.+4      	; 0x1114 <__fp_round+0xc>
    1110:	88 23       	and	r24, r24
    1112:	52 f0       	brmi	.+20     	; 0x1128 <__fp_round+0x20>
    1114:	bb 0f       	add	r27, r27
    1116:	40 f4       	brcc	.+16     	; 0x1128 <__fp_round+0x20>
    1118:	bf 2b       	or	r27, r31
    111a:	11 f4       	brne	.+4      	; 0x1120 <__fp_round+0x18>
    111c:	60 ff       	sbrs	r22, 0
    111e:	04 c0       	rjmp	.+8      	; 0x1128 <__fp_round+0x20>
    1120:	6f 5f       	subi	r22, 0xFF	; 255
    1122:	7f 4f       	sbci	r23, 0xFF	; 255
    1124:	8f 4f       	sbci	r24, 0xFF	; 255
    1126:	9f 4f       	sbci	r25, 0xFF	; 255
    1128:	08 95       	ret

0000112a <__fp_split3>:
    112a:	57 fd       	sbrc	r21, 7
    112c:	90 58       	subi	r25, 0x80	; 128
    112e:	44 0f       	add	r20, r20
    1130:	55 1f       	adc	r21, r21
    1132:	59 f0       	breq	.+22     	; 0x114a <__fp_splitA+0x10>
    1134:	5f 3f       	cpi	r21, 0xFF	; 255
    1136:	71 f0       	breq	.+28     	; 0x1154 <__fp_splitA+0x1a>
    1138:	47 95       	ror	r20

0000113a <__fp_splitA>:
    113a:	88 0f       	add	r24, r24
    113c:	97 fb       	bst	r25, 7
    113e:	99 1f       	adc	r25, r25
    1140:	61 f0       	breq	.+24     	; 0x115a <__fp_splitA+0x20>
    1142:	9f 3f       	cpi	r25, 0xFF	; 255
    1144:	79 f0       	breq	.+30     	; 0x1164 <__fp_splitA+0x2a>
    1146:	87 95       	ror	r24
    1148:	08 95       	ret
    114a:	12 16       	cp	r1, r18
    114c:	13 06       	cpc	r1, r19
    114e:	14 06       	cpc	r1, r20
    1150:	55 1f       	adc	r21, r21
    1152:	f2 cf       	rjmp	.-28     	; 0x1138 <__fp_split3+0xe>
    1154:	46 95       	lsr	r20
    1156:	f1 df       	rcall	.-30     	; 0x113a <__fp_splitA>
    1158:	08 c0       	rjmp	.+16     	; 0x116a <__fp_splitA+0x30>
    115a:	16 16       	cp	r1, r22
    115c:	17 06       	cpc	r1, r23
    115e:	18 06       	cpc	r1, r24
    1160:	99 1f       	adc	r25, r25
    1162:	f1 cf       	rjmp	.-30     	; 0x1146 <__fp_splitA+0xc>
    1164:	86 95       	lsr	r24
    1166:	71 05       	cpc	r23, r1
    1168:	61 05       	cpc	r22, r1
    116a:	08 94       	sec
    116c:	08 95       	ret

0000116e <__fp_zero>:
    116e:	e8 94       	clt

00001170 <__fp_szero>:
    1170:	bb 27       	eor	r27, r27
    1172:	66 27       	eor	r22, r22
    1174:	77 27       	eor	r23, r23
    1176:	cb 01       	movw	r24, r22
    1178:	97 f9       	bld	r25, 7
    117a:	08 95       	ret

0000117c <__mulsf3>:
    117c:	0b d0       	rcall	.+22     	; 0x1194 <__mulsf3x>
    117e:	c4 cf       	rjmp	.-120    	; 0x1108 <__fp_round>
    1180:	b5 df       	rcall	.-150    	; 0x10ec <__fp_pscA>
    1182:	28 f0       	brcs	.+10     	; 0x118e <__mulsf3+0x12>
    1184:	ba df       	rcall	.-140    	; 0x10fa <__fp_pscB>
    1186:	18 f0       	brcs	.+6      	; 0x118e <__mulsf3+0x12>
    1188:	95 23       	and	r25, r21
    118a:	09 f0       	breq	.+2      	; 0x118e <__mulsf3+0x12>
    118c:	a6 cf       	rjmp	.-180    	; 0x10da <__fp_inf>
    118e:	ab cf       	rjmp	.-170    	; 0x10e6 <__fp_nan>
    1190:	11 24       	eor	r1, r1
    1192:	ee cf       	rjmp	.-36     	; 0x1170 <__fp_szero>

00001194 <__mulsf3x>:
    1194:	ca df       	rcall	.-108    	; 0x112a <__fp_split3>
    1196:	a0 f3       	brcs	.-24     	; 0x1180 <__mulsf3+0x4>

00001198 <__mulsf3_pse>:
    1198:	95 9f       	mul	r25, r21
    119a:	d1 f3       	breq	.-12     	; 0x1190 <__mulsf3+0x14>
    119c:	95 0f       	add	r25, r21
    119e:	50 e0       	ldi	r21, 0x00	; 0
    11a0:	55 1f       	adc	r21, r21
    11a2:	62 9f       	mul	r22, r18
    11a4:	f0 01       	movw	r30, r0
    11a6:	72 9f       	mul	r23, r18
    11a8:	bb 27       	eor	r27, r27
    11aa:	f0 0d       	add	r31, r0
    11ac:	b1 1d       	adc	r27, r1
    11ae:	63 9f       	mul	r22, r19
    11b0:	aa 27       	eor	r26, r26
    11b2:	f0 0d       	add	r31, r0
    11b4:	b1 1d       	adc	r27, r1
    11b6:	aa 1f       	adc	r26, r26
    11b8:	64 9f       	mul	r22, r20
    11ba:	66 27       	eor	r22, r22
    11bc:	b0 0d       	add	r27, r0
    11be:	a1 1d       	adc	r26, r1
    11c0:	66 1f       	adc	r22, r22
    11c2:	82 9f       	mul	r24, r18
    11c4:	22 27       	eor	r18, r18
    11c6:	b0 0d       	add	r27, r0
    11c8:	a1 1d       	adc	r26, r1
    11ca:	62 1f       	adc	r22, r18
    11cc:	73 9f       	mul	r23, r19
    11ce:	b0 0d       	add	r27, r0
    11d0:	a1 1d       	adc	r26, r1
    11d2:	62 1f       	adc	r22, r18
    11d4:	83 9f       	mul	r24, r19
    11d6:	a0 0d       	add	r26, r0
    11d8:	61 1d       	adc	r22, r1
    11da:	22 1f       	adc	r18, r18
    11dc:	74 9f       	mul	r23, r20
    11de:	33 27       	eor	r19, r19
    11e0:	a0 0d       	add	r26, r0
    11e2:	61 1d       	adc	r22, r1
    11e4:	23 1f       	adc	r18, r19
    11e6:	84 9f       	mul	r24, r20
    11e8:	60 0d       	add	r22, r0
    11ea:	21 1d       	adc	r18, r1
    11ec:	82 2f       	mov	r24, r18
    11ee:	76 2f       	mov	r23, r22
    11f0:	6a 2f       	mov	r22, r26
    11f2:	11 24       	eor	r1, r1
    11f4:	9f 57       	subi	r25, 0x7F	; 127
    11f6:	50 40       	sbci	r21, 0x00	; 0
    11f8:	8a f0       	brmi	.+34     	; 0x121c <__mulsf3_pse+0x84>
    11fa:	e1 f0       	breq	.+56     	; 0x1234 <__mulsf3_pse+0x9c>
    11fc:	88 23       	and	r24, r24
    11fe:	4a f0       	brmi	.+18     	; 0x1212 <__mulsf3_pse+0x7a>
    1200:	ee 0f       	add	r30, r30
    1202:	ff 1f       	adc	r31, r31
    1204:	bb 1f       	adc	r27, r27
    1206:	66 1f       	adc	r22, r22
    1208:	77 1f       	adc	r23, r23
    120a:	88 1f       	adc	r24, r24
    120c:	91 50       	subi	r25, 0x01	; 1
    120e:	50 40       	sbci	r21, 0x00	; 0
    1210:	a9 f7       	brne	.-22     	; 0x11fc <__mulsf3_pse+0x64>
    1212:	9e 3f       	cpi	r25, 0xFE	; 254
    1214:	51 05       	cpc	r21, r1
    1216:	70 f0       	brcs	.+28     	; 0x1234 <__mulsf3_pse+0x9c>
    1218:	60 cf       	rjmp	.-320    	; 0x10da <__fp_inf>
    121a:	aa cf       	rjmp	.-172    	; 0x1170 <__fp_szero>
    121c:	5f 3f       	cpi	r21, 0xFF	; 255
    121e:	ec f3       	brlt	.-6      	; 0x121a <__mulsf3_pse+0x82>
    1220:	98 3e       	cpi	r25, 0xE8	; 232
    1222:	dc f3       	brlt	.-10     	; 0x121a <__mulsf3_pse+0x82>
    1224:	86 95       	lsr	r24
    1226:	77 95       	ror	r23
    1228:	67 95       	ror	r22
    122a:	b7 95       	ror	r27
    122c:	f7 95       	ror	r31
    122e:	e7 95       	ror	r30
    1230:	9f 5f       	subi	r25, 0xFF	; 255
    1232:	c1 f7       	brne	.-16     	; 0x1224 <__mulsf3_pse+0x8c>
    1234:	fe 2b       	or	r31, r30
    1236:	88 0f       	add	r24, r24
    1238:	91 1d       	adc	r25, r1
    123a:	96 95       	lsr	r25
    123c:	87 95       	ror	r24
    123e:	97 f9       	bld	r25, 7
    1240:	08 95       	ret

00001242 <__udivmodhi4>:
    1242:	aa 1b       	sub	r26, r26
    1244:	bb 1b       	sub	r27, r27
    1246:	51 e1       	ldi	r21, 0x11	; 17
    1248:	07 c0       	rjmp	.+14     	; 0x1258 <__udivmodhi4_ep>

0000124a <__udivmodhi4_loop>:
    124a:	aa 1f       	adc	r26, r26
    124c:	bb 1f       	adc	r27, r27
    124e:	a6 17       	cp	r26, r22
    1250:	b7 07       	cpc	r27, r23
    1252:	10 f0       	brcs	.+4      	; 0x1258 <__udivmodhi4_ep>
    1254:	a6 1b       	sub	r26, r22
    1256:	b7 0b       	sbc	r27, r23

00001258 <__udivmodhi4_ep>:
    1258:	88 1f       	adc	r24, r24
    125a:	99 1f       	adc	r25, r25
    125c:	5a 95       	dec	r21
    125e:	a9 f7       	brne	.-22     	; 0x124a <__udivmodhi4_loop>
    1260:	80 95       	com	r24
    1262:	90 95       	com	r25
    1264:	bc 01       	movw	r22, r24
    1266:	cd 01       	movw	r24, r26
    1268:	08 95       	ret

0000126a <__divmodsi4>:
    126a:	05 2e       	mov	r0, r21
    126c:	97 fb       	bst	r25, 7
    126e:	16 f4       	brtc	.+4      	; 0x1274 <__divmodsi4+0xa>
    1270:	00 94       	com	r0
    1272:	0f d0       	rcall	.+30     	; 0x1292 <__negsi2>
    1274:	57 fd       	sbrc	r21, 7
    1276:	05 d0       	rcall	.+10     	; 0x1282 <__divmodsi4_neg2>
    1278:	24 d0       	rcall	.+72     	; 0x12c2 <__udivmodsi4>
    127a:	07 fc       	sbrc	r0, 7
    127c:	02 d0       	rcall	.+4      	; 0x1282 <__divmodsi4_neg2>
    127e:	46 f4       	brtc	.+16     	; 0x1290 <__divmodsi4_exit>
    1280:	08 c0       	rjmp	.+16     	; 0x1292 <__negsi2>

00001282 <__divmodsi4_neg2>:
    1282:	50 95       	com	r21
    1284:	40 95       	com	r20
    1286:	30 95       	com	r19
    1288:	21 95       	neg	r18
    128a:	3f 4f       	sbci	r19, 0xFF	; 255
    128c:	4f 4f       	sbci	r20, 0xFF	; 255
    128e:	5f 4f       	sbci	r21, 0xFF	; 255

00001290 <__divmodsi4_exit>:
    1290:	08 95       	ret

00001292 <__negsi2>:
    1292:	90 95       	com	r25
    1294:	80 95       	com	r24
    1296:	70 95       	com	r23
    1298:	61 95       	neg	r22
    129a:	7f 4f       	sbci	r23, 0xFF	; 255
    129c:	8f 4f       	sbci	r24, 0xFF	; 255
    129e:	9f 4f       	sbci	r25, 0xFF	; 255
    12a0:	08 95       	ret

000012a2 <__tablejump2__>:
    12a2:	ee 0f       	add	r30, r30
    12a4:	ff 1f       	adc	r31, r31

000012a6 <__tablejump__>:
    12a6:	05 90       	lpm	r0, Z+
    12a8:	f4 91       	lpm	r31, Z
    12aa:	e0 2d       	mov	r30, r0
    12ac:	19 94       	eijmp

000012ae <__muluhisi3>:
    12ae:	2b d0       	rcall	.+86     	; 0x1306 <__umulhisi3>
    12b0:	a5 9f       	mul	r26, r21
    12b2:	90 0d       	add	r25, r0
    12b4:	b4 9f       	mul	r27, r20
    12b6:	90 0d       	add	r25, r0
    12b8:	a4 9f       	mul	r26, r20
    12ba:	80 0d       	add	r24, r0
    12bc:	91 1d       	adc	r25, r1
    12be:	11 24       	eor	r1, r1
    12c0:	08 95       	ret

000012c2 <__udivmodsi4>:
    12c2:	a1 e2       	ldi	r26, 0x21	; 33
    12c4:	1a 2e       	mov	r1, r26
    12c6:	aa 1b       	sub	r26, r26
    12c8:	bb 1b       	sub	r27, r27
    12ca:	fd 01       	movw	r30, r26
    12cc:	0d c0       	rjmp	.+26     	; 0x12e8 <__udivmodsi4_ep>

000012ce <__udivmodsi4_loop>:
    12ce:	aa 1f       	adc	r26, r26
    12d0:	bb 1f       	adc	r27, r27
    12d2:	ee 1f       	adc	r30, r30
    12d4:	ff 1f       	adc	r31, r31
    12d6:	a2 17       	cp	r26, r18
    12d8:	b3 07       	cpc	r27, r19
    12da:	e4 07       	cpc	r30, r20
    12dc:	f5 07       	cpc	r31, r21
    12de:	20 f0       	brcs	.+8      	; 0x12e8 <__udivmodsi4_ep>
    12e0:	a2 1b       	sub	r26, r18
    12e2:	b3 0b       	sbc	r27, r19
    12e4:	e4 0b       	sbc	r30, r20
    12e6:	f5 0b       	sbc	r31, r21

000012e8 <__udivmodsi4_ep>:
    12e8:	66 1f       	adc	r22, r22
    12ea:	77 1f       	adc	r23, r23
    12ec:	88 1f       	adc	r24, r24
    12ee:	99 1f       	adc	r25, r25
    12f0:	1a 94       	dec	r1
    12f2:	69 f7       	brne	.-38     	; 0x12ce <__udivmodsi4_loop>
    12f4:	60 95       	com	r22
    12f6:	70 95       	com	r23
    12f8:	80 95       	com	r24
    12fa:	90 95       	com	r25
    12fc:	9b 01       	movw	r18, r22
    12fe:	ac 01       	movw	r20, r24
    1300:	bd 01       	movw	r22, r26
    1302:	cf 01       	movw	r24, r30
    1304:	08 95       	ret

00001306 <__umulhisi3>:
    1306:	a2 9f       	mul	r26, r18
    1308:	b0 01       	movw	r22, r0
    130a:	b3 9f       	mul	r27, r19
    130c:	c0 01       	movw	r24, r0
    130e:	a3 9f       	mul	r26, r19
    1310:	70 0d       	add	r23, r0
    1312:	81 1d       	adc	r24, r1
    1314:	11 24       	eor	r1, r1
    1316:	91 1d       	adc	r25, r1
    1318:	b2 9f       	mul	r27, r18
    131a:	70 0d       	add	r23, r0
    131c:	81 1d       	adc	r24, r1
    131e:	11 24       	eor	r1, r1
    1320:	91 1d       	adc	r25, r1
    1322:	08 95       	ret

00001324 <malloc>:
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	82 30       	cpi	r24, 0x02	; 2
    132a:	91 05       	cpc	r25, r1
    132c:	10 f4       	brcc	.+4      	; 0x1332 <malloc+0xe>
    132e:	82 e0       	ldi	r24, 0x02	; 2
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	e0 91 34 04 	lds	r30, 0x0434
    1336:	f0 91 35 04 	lds	r31, 0x0435
    133a:	20 e0       	ldi	r18, 0x00	; 0
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	a0 e0       	ldi	r26, 0x00	; 0
    1340:	b0 e0       	ldi	r27, 0x00	; 0
    1342:	30 97       	sbiw	r30, 0x00	; 0
    1344:	39 f1       	breq	.+78     	; 0x1394 <malloc+0x70>
    1346:	40 81       	ld	r20, Z
    1348:	51 81       	ldd	r21, Z+1	; 0x01
    134a:	48 17       	cp	r20, r24
    134c:	59 07       	cpc	r21, r25
    134e:	b8 f0       	brcs	.+46     	; 0x137e <malloc+0x5a>
    1350:	48 17       	cp	r20, r24
    1352:	59 07       	cpc	r21, r25
    1354:	71 f4       	brne	.+28     	; 0x1372 <malloc+0x4e>
    1356:	82 81       	ldd	r24, Z+2	; 0x02
    1358:	93 81       	ldd	r25, Z+3	; 0x03
    135a:	10 97       	sbiw	r26, 0x00	; 0
    135c:	29 f0       	breq	.+10     	; 0x1368 <malloc+0x44>
    135e:	13 96       	adiw	r26, 0x03	; 3
    1360:	9c 93       	st	X, r25
    1362:	8e 93       	st	-X, r24
    1364:	12 97       	sbiw	r26, 0x02	; 2
    1366:	2c c0       	rjmp	.+88     	; 0x13c0 <malloc+0x9c>
    1368:	90 93 35 04 	sts	0x0435, r25
    136c:	80 93 34 04 	sts	0x0434, r24
    1370:	27 c0       	rjmp	.+78     	; 0x13c0 <malloc+0x9c>
    1372:	21 15       	cp	r18, r1
    1374:	31 05       	cpc	r19, r1
    1376:	31 f0       	breq	.+12     	; 0x1384 <malloc+0x60>
    1378:	42 17       	cp	r20, r18
    137a:	53 07       	cpc	r21, r19
    137c:	18 f0       	brcs	.+6      	; 0x1384 <malloc+0x60>
    137e:	a9 01       	movw	r20, r18
    1380:	db 01       	movw	r26, r22
    1382:	01 c0       	rjmp	.+2      	; 0x1386 <malloc+0x62>
    1384:	ef 01       	movw	r28, r30
    1386:	9a 01       	movw	r18, r20
    1388:	bd 01       	movw	r22, r26
    138a:	df 01       	movw	r26, r30
    138c:	02 80       	ldd	r0, Z+2	; 0x02
    138e:	f3 81       	ldd	r31, Z+3	; 0x03
    1390:	e0 2d       	mov	r30, r0
    1392:	d7 cf       	rjmp	.-82     	; 0x1342 <malloc+0x1e>
    1394:	21 15       	cp	r18, r1
    1396:	31 05       	cpc	r19, r1
    1398:	f9 f0       	breq	.+62     	; 0x13d8 <malloc+0xb4>
    139a:	28 1b       	sub	r18, r24
    139c:	39 0b       	sbc	r19, r25
    139e:	24 30       	cpi	r18, 0x04	; 4
    13a0:	31 05       	cpc	r19, r1
    13a2:	80 f4       	brcc	.+32     	; 0x13c4 <malloc+0xa0>
    13a4:	8a 81       	ldd	r24, Y+2	; 0x02
    13a6:	9b 81       	ldd	r25, Y+3	; 0x03
    13a8:	61 15       	cp	r22, r1
    13aa:	71 05       	cpc	r23, r1
    13ac:	21 f0       	breq	.+8      	; 0x13b6 <malloc+0x92>
    13ae:	fb 01       	movw	r30, r22
    13b0:	93 83       	std	Z+3, r25	; 0x03
    13b2:	82 83       	std	Z+2, r24	; 0x02
    13b4:	04 c0       	rjmp	.+8      	; 0x13be <malloc+0x9a>
    13b6:	90 93 35 04 	sts	0x0435, r25
    13ba:	80 93 34 04 	sts	0x0434, r24
    13be:	fe 01       	movw	r30, r28
    13c0:	32 96       	adiw	r30, 0x02	; 2
    13c2:	44 c0       	rjmp	.+136    	; 0x144c <malloc+0x128>
    13c4:	fe 01       	movw	r30, r28
    13c6:	e2 0f       	add	r30, r18
    13c8:	f3 1f       	adc	r31, r19
    13ca:	81 93       	st	Z+, r24
    13cc:	91 93       	st	Z+, r25
    13ce:	22 50       	subi	r18, 0x02	; 2
    13d0:	31 09       	sbc	r19, r1
    13d2:	39 83       	std	Y+1, r19	; 0x01
    13d4:	28 83       	st	Y, r18
    13d6:	3a c0       	rjmp	.+116    	; 0x144c <malloc+0x128>
    13d8:	20 91 32 04 	lds	r18, 0x0432
    13dc:	30 91 33 04 	lds	r19, 0x0433
    13e0:	23 2b       	or	r18, r19
    13e2:	41 f4       	brne	.+16     	; 0x13f4 <malloc+0xd0>
    13e4:	20 91 02 02 	lds	r18, 0x0202
    13e8:	30 91 03 02 	lds	r19, 0x0203
    13ec:	30 93 33 04 	sts	0x0433, r19
    13f0:	20 93 32 04 	sts	0x0432, r18
    13f4:	20 91 00 02 	lds	r18, 0x0200
    13f8:	30 91 01 02 	lds	r19, 0x0201
    13fc:	21 15       	cp	r18, r1
    13fe:	31 05       	cpc	r19, r1
    1400:	41 f4       	brne	.+16     	; 0x1412 <malloc+0xee>
    1402:	2d b7       	in	r18, 0x3d	; 61
    1404:	3e b7       	in	r19, 0x3e	; 62
    1406:	40 91 04 02 	lds	r20, 0x0204
    140a:	50 91 05 02 	lds	r21, 0x0205
    140e:	24 1b       	sub	r18, r20
    1410:	35 0b       	sbc	r19, r21
    1412:	e0 91 32 04 	lds	r30, 0x0432
    1416:	f0 91 33 04 	lds	r31, 0x0433
    141a:	e2 17       	cp	r30, r18
    141c:	f3 07       	cpc	r31, r19
    141e:	a0 f4       	brcc	.+40     	; 0x1448 <malloc+0x124>
    1420:	2e 1b       	sub	r18, r30
    1422:	3f 0b       	sbc	r19, r31
    1424:	28 17       	cp	r18, r24
    1426:	39 07       	cpc	r19, r25
    1428:	78 f0       	brcs	.+30     	; 0x1448 <malloc+0x124>
    142a:	ac 01       	movw	r20, r24
    142c:	4e 5f       	subi	r20, 0xFE	; 254
    142e:	5f 4f       	sbci	r21, 0xFF	; 255
    1430:	24 17       	cp	r18, r20
    1432:	35 07       	cpc	r19, r21
    1434:	48 f0       	brcs	.+18     	; 0x1448 <malloc+0x124>
    1436:	4e 0f       	add	r20, r30
    1438:	5f 1f       	adc	r21, r31
    143a:	50 93 33 04 	sts	0x0433, r21
    143e:	40 93 32 04 	sts	0x0432, r20
    1442:	81 93       	st	Z+, r24
    1444:	91 93       	st	Z+, r25
    1446:	02 c0       	rjmp	.+4      	; 0x144c <malloc+0x128>
    1448:	e0 e0       	ldi	r30, 0x00	; 0
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	cf 01       	movw	r24, r30
    144e:	df 91       	pop	r29
    1450:	cf 91       	pop	r28
    1452:	08 95       	ret

00001454 <free>:
    1454:	cf 93       	push	r28
    1456:	df 93       	push	r29
    1458:	00 97       	sbiw	r24, 0x00	; 0
    145a:	09 f4       	brne	.+2      	; 0x145e <free+0xa>
    145c:	87 c0       	rjmp	.+270    	; 0x156c <free+0x118>
    145e:	fc 01       	movw	r30, r24
    1460:	32 97       	sbiw	r30, 0x02	; 2
    1462:	13 82       	std	Z+3, r1	; 0x03
    1464:	12 82       	std	Z+2, r1	; 0x02
    1466:	c0 91 34 04 	lds	r28, 0x0434
    146a:	d0 91 35 04 	lds	r29, 0x0435
    146e:	20 97       	sbiw	r28, 0x00	; 0
    1470:	81 f4       	brne	.+32     	; 0x1492 <free+0x3e>
    1472:	20 81       	ld	r18, Z
    1474:	31 81       	ldd	r19, Z+1	; 0x01
    1476:	28 0f       	add	r18, r24
    1478:	39 1f       	adc	r19, r25
    147a:	80 91 32 04 	lds	r24, 0x0432
    147e:	90 91 33 04 	lds	r25, 0x0433
    1482:	82 17       	cp	r24, r18
    1484:	93 07       	cpc	r25, r19
    1486:	79 f5       	brne	.+94     	; 0x14e6 <free+0x92>
    1488:	f0 93 33 04 	sts	0x0433, r31
    148c:	e0 93 32 04 	sts	0x0432, r30
    1490:	6d c0       	rjmp	.+218    	; 0x156c <free+0x118>
    1492:	de 01       	movw	r26, r28
    1494:	20 e0       	ldi	r18, 0x00	; 0
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	ae 17       	cp	r26, r30
    149a:	bf 07       	cpc	r27, r31
    149c:	50 f4       	brcc	.+20     	; 0x14b2 <free+0x5e>
    149e:	12 96       	adiw	r26, 0x02	; 2
    14a0:	4d 91       	ld	r20, X+
    14a2:	5c 91       	ld	r21, X
    14a4:	13 97       	sbiw	r26, 0x03	; 3
    14a6:	9d 01       	movw	r18, r26
    14a8:	41 15       	cp	r20, r1
    14aa:	51 05       	cpc	r21, r1
    14ac:	09 f1       	breq	.+66     	; 0x14f0 <free+0x9c>
    14ae:	da 01       	movw	r26, r20
    14b0:	f3 cf       	rjmp	.-26     	; 0x1498 <free+0x44>
    14b2:	b3 83       	std	Z+3, r27	; 0x03
    14b4:	a2 83       	std	Z+2, r26	; 0x02
    14b6:	40 81       	ld	r20, Z
    14b8:	51 81       	ldd	r21, Z+1	; 0x01
    14ba:	84 0f       	add	r24, r20
    14bc:	95 1f       	adc	r25, r21
    14be:	8a 17       	cp	r24, r26
    14c0:	9b 07       	cpc	r25, r27
    14c2:	71 f4       	brne	.+28     	; 0x14e0 <free+0x8c>
    14c4:	8d 91       	ld	r24, X+
    14c6:	9c 91       	ld	r25, X
    14c8:	11 97       	sbiw	r26, 0x01	; 1
    14ca:	84 0f       	add	r24, r20
    14cc:	95 1f       	adc	r25, r21
    14ce:	02 96       	adiw	r24, 0x02	; 2
    14d0:	91 83       	std	Z+1, r25	; 0x01
    14d2:	80 83       	st	Z, r24
    14d4:	12 96       	adiw	r26, 0x02	; 2
    14d6:	8d 91       	ld	r24, X+
    14d8:	9c 91       	ld	r25, X
    14da:	13 97       	sbiw	r26, 0x03	; 3
    14dc:	93 83       	std	Z+3, r25	; 0x03
    14de:	82 83       	std	Z+2, r24	; 0x02
    14e0:	21 15       	cp	r18, r1
    14e2:	31 05       	cpc	r19, r1
    14e4:	29 f4       	brne	.+10     	; 0x14f0 <free+0x9c>
    14e6:	f0 93 35 04 	sts	0x0435, r31
    14ea:	e0 93 34 04 	sts	0x0434, r30
    14ee:	3e c0       	rjmp	.+124    	; 0x156c <free+0x118>
    14f0:	d9 01       	movw	r26, r18
    14f2:	13 96       	adiw	r26, 0x03	; 3
    14f4:	fc 93       	st	X, r31
    14f6:	ee 93       	st	-X, r30
    14f8:	12 97       	sbiw	r26, 0x02	; 2
    14fa:	4d 91       	ld	r20, X+
    14fc:	5d 91       	ld	r21, X+
    14fe:	a4 0f       	add	r26, r20
    1500:	b5 1f       	adc	r27, r21
    1502:	ea 17       	cp	r30, r26
    1504:	fb 07       	cpc	r31, r27
    1506:	79 f4       	brne	.+30     	; 0x1526 <free+0xd2>
    1508:	80 81       	ld	r24, Z
    150a:	91 81       	ldd	r25, Z+1	; 0x01
    150c:	84 0f       	add	r24, r20
    150e:	95 1f       	adc	r25, r21
    1510:	02 96       	adiw	r24, 0x02	; 2
    1512:	d9 01       	movw	r26, r18
    1514:	11 96       	adiw	r26, 0x01	; 1
    1516:	9c 93       	st	X, r25
    1518:	8e 93       	st	-X, r24
    151a:	82 81       	ldd	r24, Z+2	; 0x02
    151c:	93 81       	ldd	r25, Z+3	; 0x03
    151e:	13 96       	adiw	r26, 0x03	; 3
    1520:	9c 93       	st	X, r25
    1522:	8e 93       	st	-X, r24
    1524:	12 97       	sbiw	r26, 0x02	; 2
    1526:	e0 e0       	ldi	r30, 0x00	; 0
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	8a 81       	ldd	r24, Y+2	; 0x02
    152c:	9b 81       	ldd	r25, Y+3	; 0x03
    152e:	00 97       	sbiw	r24, 0x00	; 0
    1530:	19 f0       	breq	.+6      	; 0x1538 <free+0xe4>
    1532:	fe 01       	movw	r30, r28
    1534:	ec 01       	movw	r28, r24
    1536:	f9 cf       	rjmp	.-14     	; 0x152a <free+0xd6>
    1538:	ce 01       	movw	r24, r28
    153a:	02 96       	adiw	r24, 0x02	; 2
    153c:	28 81       	ld	r18, Y
    153e:	39 81       	ldd	r19, Y+1	; 0x01
    1540:	82 0f       	add	r24, r18
    1542:	93 1f       	adc	r25, r19
    1544:	20 91 32 04 	lds	r18, 0x0432
    1548:	30 91 33 04 	lds	r19, 0x0433
    154c:	28 17       	cp	r18, r24
    154e:	39 07       	cpc	r19, r25
    1550:	69 f4       	brne	.+26     	; 0x156c <free+0x118>
    1552:	30 97       	sbiw	r30, 0x00	; 0
    1554:	29 f4       	brne	.+10     	; 0x1560 <free+0x10c>
    1556:	10 92 35 04 	sts	0x0435, r1
    155a:	10 92 34 04 	sts	0x0434, r1
    155e:	02 c0       	rjmp	.+4      	; 0x1564 <free+0x110>
    1560:	13 82       	std	Z+3, r1	; 0x03
    1562:	12 82       	std	Z+2, r1	; 0x02
    1564:	d0 93 33 04 	sts	0x0433, r29
    1568:	c0 93 32 04 	sts	0x0432, r28
    156c:	df 91       	pop	r29
    156e:	cf 91       	pop	r28
    1570:	08 95       	ret

00001572 <fdevopen>:
    1572:	0f 93       	push	r16
    1574:	1f 93       	push	r17
    1576:	cf 93       	push	r28
    1578:	df 93       	push	r29
    157a:	ec 01       	movw	r28, r24
    157c:	8b 01       	movw	r16, r22
    157e:	00 97       	sbiw	r24, 0x00	; 0
    1580:	31 f4       	brne	.+12     	; 0x158e <fdevopen+0x1c>
    1582:	61 15       	cp	r22, r1
    1584:	71 05       	cpc	r23, r1
    1586:	19 f4       	brne	.+6      	; 0x158e <fdevopen+0x1c>
    1588:	80 e0       	ldi	r24, 0x00	; 0
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	37 c0       	rjmp	.+110    	; 0x15fc <fdevopen+0x8a>
    158e:	6e e0       	ldi	r22, 0x0E	; 14
    1590:	70 e0       	ldi	r23, 0x00	; 0
    1592:	81 e0       	ldi	r24, 0x01	; 1
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	63 d2       	rcall	.+1222   	; 0x1a5e <calloc>
    1598:	fc 01       	movw	r30, r24
    159a:	00 97       	sbiw	r24, 0x00	; 0
    159c:	a9 f3       	breq	.-22     	; 0x1588 <fdevopen+0x16>
    159e:	80 e8       	ldi	r24, 0x80	; 128
    15a0:	83 83       	std	Z+3, r24	; 0x03
    15a2:	01 15       	cp	r16, r1
    15a4:	11 05       	cpc	r17, r1
    15a6:	71 f0       	breq	.+28     	; 0x15c4 <fdevopen+0x52>
    15a8:	13 87       	std	Z+11, r17	; 0x0b
    15aa:	02 87       	std	Z+10, r16	; 0x0a
    15ac:	81 e8       	ldi	r24, 0x81	; 129
    15ae:	83 83       	std	Z+3, r24	; 0x03
    15b0:	80 91 36 04 	lds	r24, 0x0436
    15b4:	90 91 37 04 	lds	r25, 0x0437
    15b8:	89 2b       	or	r24, r25
    15ba:	21 f4       	brne	.+8      	; 0x15c4 <fdevopen+0x52>
    15bc:	f0 93 37 04 	sts	0x0437, r31
    15c0:	e0 93 36 04 	sts	0x0436, r30
    15c4:	20 97       	sbiw	r28, 0x00	; 0
    15c6:	c9 f0       	breq	.+50     	; 0x15fa <fdevopen+0x88>
    15c8:	d1 87       	std	Z+9, r29	; 0x09
    15ca:	c0 87       	std	Z+8, r28	; 0x08
    15cc:	83 81       	ldd	r24, Z+3	; 0x03
    15ce:	82 60       	ori	r24, 0x02	; 2
    15d0:	83 83       	std	Z+3, r24	; 0x03
    15d2:	80 91 38 04 	lds	r24, 0x0438
    15d6:	90 91 39 04 	lds	r25, 0x0439
    15da:	89 2b       	or	r24, r25
    15dc:	71 f4       	brne	.+28     	; 0x15fa <fdevopen+0x88>
    15de:	f0 93 39 04 	sts	0x0439, r31
    15e2:	e0 93 38 04 	sts	0x0438, r30
    15e6:	80 91 3a 04 	lds	r24, 0x043A
    15ea:	90 91 3b 04 	lds	r25, 0x043B
    15ee:	89 2b       	or	r24, r25
    15f0:	21 f4       	brne	.+8      	; 0x15fa <fdevopen+0x88>
    15f2:	f0 93 3b 04 	sts	0x043B, r31
    15f6:	e0 93 3a 04 	sts	0x043A, r30
    15fa:	cf 01       	movw	r24, r30
    15fc:	df 91       	pop	r29
    15fe:	cf 91       	pop	r28
    1600:	1f 91       	pop	r17
    1602:	0f 91       	pop	r16
    1604:	08 95       	ret

00001606 <printf>:
    1606:	cf 93       	push	r28
    1608:	df 93       	push	r29
    160a:	cd b7       	in	r28, 0x3d	; 61
    160c:	de b7       	in	r29, 0x3e	; 62
    160e:	fe 01       	movw	r30, r28
    1610:	36 96       	adiw	r30, 0x06	; 6
    1612:	61 91       	ld	r22, Z+
    1614:	71 91       	ld	r23, Z+
    1616:	af 01       	movw	r20, r30
    1618:	80 91 38 04 	lds	r24, 0x0438
    161c:	90 91 39 04 	lds	r25, 0x0439
    1620:	30 d0       	rcall	.+96     	; 0x1682 <vfprintf>
    1622:	df 91       	pop	r29
    1624:	cf 91       	pop	r28
    1626:	08 95       	ret

00001628 <puts>:
    1628:	0f 93       	push	r16
    162a:	1f 93       	push	r17
    162c:	cf 93       	push	r28
    162e:	df 93       	push	r29
    1630:	e0 91 38 04 	lds	r30, 0x0438
    1634:	f0 91 39 04 	lds	r31, 0x0439
    1638:	23 81       	ldd	r18, Z+3	; 0x03
    163a:	21 ff       	sbrs	r18, 1
    163c:	1b c0       	rjmp	.+54     	; 0x1674 <puts+0x4c>
    163e:	ec 01       	movw	r28, r24
    1640:	00 e0       	ldi	r16, 0x00	; 0
    1642:	10 e0       	ldi	r17, 0x00	; 0
    1644:	89 91       	ld	r24, Y+
    1646:	60 91 38 04 	lds	r22, 0x0438
    164a:	70 91 39 04 	lds	r23, 0x0439
    164e:	db 01       	movw	r26, r22
    1650:	18 96       	adiw	r26, 0x08	; 8
    1652:	ed 91       	ld	r30, X+
    1654:	fc 91       	ld	r31, X
    1656:	19 97       	sbiw	r26, 0x09	; 9
    1658:	88 23       	and	r24, r24
    165a:	31 f0       	breq	.+12     	; 0x1668 <puts+0x40>
    165c:	19 95       	eicall
    165e:	89 2b       	or	r24, r25
    1660:	89 f3       	breq	.-30     	; 0x1644 <puts+0x1c>
    1662:	0f ef       	ldi	r16, 0xFF	; 255
    1664:	1f ef       	ldi	r17, 0xFF	; 255
    1666:	ee cf       	rjmp	.-36     	; 0x1644 <puts+0x1c>
    1668:	8a e0       	ldi	r24, 0x0A	; 10
    166a:	19 95       	eicall
    166c:	89 2b       	or	r24, r25
    166e:	11 f4       	brne	.+4      	; 0x1674 <puts+0x4c>
    1670:	c8 01       	movw	r24, r16
    1672:	02 c0       	rjmp	.+4      	; 0x1678 <puts+0x50>
    1674:	8f ef       	ldi	r24, 0xFF	; 255
    1676:	9f ef       	ldi	r25, 0xFF	; 255
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	1f 91       	pop	r17
    167e:	0f 91       	pop	r16
    1680:	08 95       	ret

00001682 <vfprintf>:
    1682:	2f 92       	push	r2
    1684:	3f 92       	push	r3
    1686:	4f 92       	push	r4
    1688:	5f 92       	push	r5
    168a:	6f 92       	push	r6
    168c:	7f 92       	push	r7
    168e:	8f 92       	push	r8
    1690:	9f 92       	push	r9
    1692:	af 92       	push	r10
    1694:	bf 92       	push	r11
    1696:	cf 92       	push	r12
    1698:	df 92       	push	r13
    169a:	ef 92       	push	r14
    169c:	ff 92       	push	r15
    169e:	0f 93       	push	r16
    16a0:	1f 93       	push	r17
    16a2:	cf 93       	push	r28
    16a4:	df 93       	push	r29
    16a6:	cd b7       	in	r28, 0x3d	; 61
    16a8:	de b7       	in	r29, 0x3e	; 62
    16aa:	2c 97       	sbiw	r28, 0x0c	; 12
    16ac:	0f b6       	in	r0, 0x3f	; 63
    16ae:	f8 94       	cli
    16b0:	de bf       	out	0x3e, r29	; 62
    16b2:	0f be       	out	0x3f, r0	; 63
    16b4:	cd bf       	out	0x3d, r28	; 61
    16b6:	7c 01       	movw	r14, r24
    16b8:	6b 01       	movw	r12, r22
    16ba:	8a 01       	movw	r16, r20
    16bc:	fc 01       	movw	r30, r24
    16be:	17 82       	std	Z+7, r1	; 0x07
    16c0:	16 82       	std	Z+6, r1	; 0x06
    16c2:	83 81       	ldd	r24, Z+3	; 0x03
    16c4:	81 ff       	sbrs	r24, 1
    16c6:	b0 c1       	rjmp	.+864    	; 0x1a28 <vfprintf+0x3a6>
    16c8:	ce 01       	movw	r24, r28
    16ca:	01 96       	adiw	r24, 0x01	; 1
    16cc:	4c 01       	movw	r8, r24
    16ce:	f7 01       	movw	r30, r14
    16d0:	93 81       	ldd	r25, Z+3	; 0x03
    16d2:	f6 01       	movw	r30, r12
    16d4:	93 fd       	sbrc	r25, 3
    16d6:	85 91       	lpm	r24, Z+
    16d8:	93 ff       	sbrs	r25, 3
    16da:	81 91       	ld	r24, Z+
    16dc:	6f 01       	movw	r12, r30
    16de:	88 23       	and	r24, r24
    16e0:	09 f4       	brne	.+2      	; 0x16e4 <vfprintf+0x62>
    16e2:	9e c1       	rjmp	.+828    	; 0x1a20 <vfprintf+0x39e>
    16e4:	85 32       	cpi	r24, 0x25	; 37
    16e6:	39 f4       	brne	.+14     	; 0x16f6 <vfprintf+0x74>
    16e8:	93 fd       	sbrc	r25, 3
    16ea:	85 91       	lpm	r24, Z+
    16ec:	93 ff       	sbrs	r25, 3
    16ee:	81 91       	ld	r24, Z+
    16f0:	6f 01       	movw	r12, r30
    16f2:	85 32       	cpi	r24, 0x25	; 37
    16f4:	21 f4       	brne	.+8      	; 0x16fe <vfprintf+0x7c>
    16f6:	b7 01       	movw	r22, r14
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	e8 d1       	rcall	.+976    	; 0x1acc <fputc>
    16fc:	e8 cf       	rjmp	.-48     	; 0x16ce <vfprintf+0x4c>
    16fe:	51 2c       	mov	r5, r1
    1700:	31 2c       	mov	r3, r1
    1702:	20 e0       	ldi	r18, 0x00	; 0
    1704:	20 32       	cpi	r18, 0x20	; 32
    1706:	a0 f4       	brcc	.+40     	; 0x1730 <vfprintf+0xae>
    1708:	8b 32       	cpi	r24, 0x2B	; 43
    170a:	69 f0       	breq	.+26     	; 0x1726 <vfprintf+0xa4>
    170c:	30 f4       	brcc	.+12     	; 0x171a <vfprintf+0x98>
    170e:	80 32       	cpi	r24, 0x20	; 32
    1710:	59 f0       	breq	.+22     	; 0x1728 <vfprintf+0xa6>
    1712:	83 32       	cpi	r24, 0x23	; 35
    1714:	69 f4       	brne	.+26     	; 0x1730 <vfprintf+0xae>
    1716:	20 61       	ori	r18, 0x10	; 16
    1718:	2c c0       	rjmp	.+88     	; 0x1772 <vfprintf+0xf0>
    171a:	8d 32       	cpi	r24, 0x2D	; 45
    171c:	39 f0       	breq	.+14     	; 0x172c <vfprintf+0xaa>
    171e:	80 33       	cpi	r24, 0x30	; 48
    1720:	39 f4       	brne	.+14     	; 0x1730 <vfprintf+0xae>
    1722:	21 60       	ori	r18, 0x01	; 1
    1724:	26 c0       	rjmp	.+76     	; 0x1772 <vfprintf+0xf0>
    1726:	22 60       	ori	r18, 0x02	; 2
    1728:	24 60       	ori	r18, 0x04	; 4
    172a:	23 c0       	rjmp	.+70     	; 0x1772 <vfprintf+0xf0>
    172c:	28 60       	ori	r18, 0x08	; 8
    172e:	21 c0       	rjmp	.+66     	; 0x1772 <vfprintf+0xf0>
    1730:	27 fd       	sbrc	r18, 7
    1732:	27 c0       	rjmp	.+78     	; 0x1782 <vfprintf+0x100>
    1734:	30 ed       	ldi	r19, 0xD0	; 208
    1736:	38 0f       	add	r19, r24
    1738:	3a 30       	cpi	r19, 0x0A	; 10
    173a:	78 f4       	brcc	.+30     	; 0x175a <vfprintf+0xd8>
    173c:	26 ff       	sbrs	r18, 6
    173e:	06 c0       	rjmp	.+12     	; 0x174c <vfprintf+0xca>
    1740:	fa e0       	ldi	r31, 0x0A	; 10
    1742:	5f 9e       	mul	r5, r31
    1744:	30 0d       	add	r19, r0
    1746:	11 24       	eor	r1, r1
    1748:	53 2e       	mov	r5, r19
    174a:	13 c0       	rjmp	.+38     	; 0x1772 <vfprintf+0xf0>
    174c:	8a e0       	ldi	r24, 0x0A	; 10
    174e:	38 9e       	mul	r3, r24
    1750:	30 0d       	add	r19, r0
    1752:	11 24       	eor	r1, r1
    1754:	33 2e       	mov	r3, r19
    1756:	20 62       	ori	r18, 0x20	; 32
    1758:	0c c0       	rjmp	.+24     	; 0x1772 <vfprintf+0xf0>
    175a:	8e 32       	cpi	r24, 0x2E	; 46
    175c:	21 f4       	brne	.+8      	; 0x1766 <vfprintf+0xe4>
    175e:	26 fd       	sbrc	r18, 6
    1760:	5f c1       	rjmp	.+702    	; 0x1a20 <vfprintf+0x39e>
    1762:	20 64       	ori	r18, 0x40	; 64
    1764:	06 c0       	rjmp	.+12     	; 0x1772 <vfprintf+0xf0>
    1766:	8c 36       	cpi	r24, 0x6C	; 108
    1768:	11 f4       	brne	.+4      	; 0x176e <vfprintf+0xec>
    176a:	20 68       	ori	r18, 0x80	; 128
    176c:	02 c0       	rjmp	.+4      	; 0x1772 <vfprintf+0xf0>
    176e:	88 36       	cpi	r24, 0x68	; 104
    1770:	41 f4       	brne	.+16     	; 0x1782 <vfprintf+0x100>
    1772:	f6 01       	movw	r30, r12
    1774:	93 fd       	sbrc	r25, 3
    1776:	85 91       	lpm	r24, Z+
    1778:	93 ff       	sbrs	r25, 3
    177a:	81 91       	ld	r24, Z+
    177c:	6f 01       	movw	r12, r30
    177e:	81 11       	cpse	r24, r1
    1780:	c1 cf       	rjmp	.-126    	; 0x1704 <vfprintf+0x82>
    1782:	98 2f       	mov	r25, r24
    1784:	9f 7d       	andi	r25, 0xDF	; 223
    1786:	95 54       	subi	r25, 0x45	; 69
    1788:	93 30       	cpi	r25, 0x03	; 3
    178a:	28 f4       	brcc	.+10     	; 0x1796 <vfprintf+0x114>
    178c:	0c 5f       	subi	r16, 0xFC	; 252
    178e:	1f 4f       	sbci	r17, 0xFF	; 255
    1790:	ff e3       	ldi	r31, 0x3F	; 63
    1792:	f9 83       	std	Y+1, r31	; 0x01
    1794:	0d c0       	rjmp	.+26     	; 0x17b0 <vfprintf+0x12e>
    1796:	83 36       	cpi	r24, 0x63	; 99
    1798:	31 f0       	breq	.+12     	; 0x17a6 <vfprintf+0x124>
    179a:	83 37       	cpi	r24, 0x73	; 115
    179c:	71 f0       	breq	.+28     	; 0x17ba <vfprintf+0x138>
    179e:	83 35       	cpi	r24, 0x53	; 83
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <vfprintf+0x122>
    17a2:	57 c0       	rjmp	.+174    	; 0x1852 <vfprintf+0x1d0>
    17a4:	21 c0       	rjmp	.+66     	; 0x17e8 <vfprintf+0x166>
    17a6:	f8 01       	movw	r30, r16
    17a8:	80 81       	ld	r24, Z
    17aa:	89 83       	std	Y+1, r24	; 0x01
    17ac:	0e 5f       	subi	r16, 0xFE	; 254
    17ae:	1f 4f       	sbci	r17, 0xFF	; 255
    17b0:	44 24       	eor	r4, r4
    17b2:	43 94       	inc	r4
    17b4:	51 2c       	mov	r5, r1
    17b6:	54 01       	movw	r10, r8
    17b8:	14 c0       	rjmp	.+40     	; 0x17e2 <vfprintf+0x160>
    17ba:	38 01       	movw	r6, r16
    17bc:	f2 e0       	ldi	r31, 0x02	; 2
    17be:	6f 0e       	add	r6, r31
    17c0:	71 1c       	adc	r7, r1
    17c2:	f8 01       	movw	r30, r16
    17c4:	a0 80       	ld	r10, Z
    17c6:	b1 80       	ldd	r11, Z+1	; 0x01
    17c8:	26 ff       	sbrs	r18, 6
    17ca:	03 c0       	rjmp	.+6      	; 0x17d2 <vfprintf+0x150>
    17cc:	65 2d       	mov	r22, r5
    17ce:	70 e0       	ldi	r23, 0x00	; 0
    17d0:	02 c0       	rjmp	.+4      	; 0x17d6 <vfprintf+0x154>
    17d2:	6f ef       	ldi	r22, 0xFF	; 255
    17d4:	7f ef       	ldi	r23, 0xFF	; 255
    17d6:	c5 01       	movw	r24, r10
    17d8:	2c 87       	std	Y+12, r18	; 0x0c
    17da:	6d d1       	rcall	.+730    	; 0x1ab6 <strnlen>
    17dc:	2c 01       	movw	r4, r24
    17de:	83 01       	movw	r16, r6
    17e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    17e2:	2f 77       	andi	r18, 0x7F	; 127
    17e4:	22 2e       	mov	r2, r18
    17e6:	16 c0       	rjmp	.+44     	; 0x1814 <vfprintf+0x192>
    17e8:	38 01       	movw	r6, r16
    17ea:	f2 e0       	ldi	r31, 0x02	; 2
    17ec:	6f 0e       	add	r6, r31
    17ee:	71 1c       	adc	r7, r1
    17f0:	f8 01       	movw	r30, r16
    17f2:	a0 80       	ld	r10, Z
    17f4:	b1 80       	ldd	r11, Z+1	; 0x01
    17f6:	26 ff       	sbrs	r18, 6
    17f8:	03 c0       	rjmp	.+6      	; 0x1800 <vfprintf+0x17e>
    17fa:	65 2d       	mov	r22, r5
    17fc:	70 e0       	ldi	r23, 0x00	; 0
    17fe:	02 c0       	rjmp	.+4      	; 0x1804 <vfprintf+0x182>
    1800:	6f ef       	ldi	r22, 0xFF	; 255
    1802:	7f ef       	ldi	r23, 0xFF	; 255
    1804:	c5 01       	movw	r24, r10
    1806:	2c 87       	std	Y+12, r18	; 0x0c
    1808:	44 d1       	rcall	.+648    	; 0x1a92 <strnlen_P>
    180a:	2c 01       	movw	r4, r24
    180c:	2c 85       	ldd	r18, Y+12	; 0x0c
    180e:	20 68       	ori	r18, 0x80	; 128
    1810:	22 2e       	mov	r2, r18
    1812:	83 01       	movw	r16, r6
    1814:	23 fc       	sbrc	r2, 3
    1816:	19 c0       	rjmp	.+50     	; 0x184a <vfprintf+0x1c8>
    1818:	83 2d       	mov	r24, r3
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	48 16       	cp	r4, r24
    181e:	59 06       	cpc	r5, r25
    1820:	a0 f4       	brcc	.+40     	; 0x184a <vfprintf+0x1c8>
    1822:	b7 01       	movw	r22, r14
    1824:	80 e2       	ldi	r24, 0x20	; 32
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	51 d1       	rcall	.+674    	; 0x1acc <fputc>
    182a:	3a 94       	dec	r3
    182c:	f5 cf       	rjmp	.-22     	; 0x1818 <vfprintf+0x196>
    182e:	f5 01       	movw	r30, r10
    1830:	27 fc       	sbrc	r2, 7
    1832:	85 91       	lpm	r24, Z+
    1834:	27 fe       	sbrs	r2, 7
    1836:	81 91       	ld	r24, Z+
    1838:	5f 01       	movw	r10, r30
    183a:	b7 01       	movw	r22, r14
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	46 d1       	rcall	.+652    	; 0x1acc <fputc>
    1840:	31 10       	cpse	r3, r1
    1842:	3a 94       	dec	r3
    1844:	f1 e0       	ldi	r31, 0x01	; 1
    1846:	4f 1a       	sub	r4, r31
    1848:	51 08       	sbc	r5, r1
    184a:	41 14       	cp	r4, r1
    184c:	51 04       	cpc	r5, r1
    184e:	79 f7       	brne	.-34     	; 0x182e <vfprintf+0x1ac>
    1850:	de c0       	rjmp	.+444    	; 0x1a0e <vfprintf+0x38c>
    1852:	84 36       	cpi	r24, 0x64	; 100
    1854:	11 f0       	breq	.+4      	; 0x185a <vfprintf+0x1d8>
    1856:	89 36       	cpi	r24, 0x69	; 105
    1858:	31 f5       	brne	.+76     	; 0x18a6 <vfprintf+0x224>
    185a:	f8 01       	movw	r30, r16
    185c:	27 ff       	sbrs	r18, 7
    185e:	07 c0       	rjmp	.+14     	; 0x186e <vfprintf+0x1ec>
    1860:	60 81       	ld	r22, Z
    1862:	71 81       	ldd	r23, Z+1	; 0x01
    1864:	82 81       	ldd	r24, Z+2	; 0x02
    1866:	93 81       	ldd	r25, Z+3	; 0x03
    1868:	0c 5f       	subi	r16, 0xFC	; 252
    186a:	1f 4f       	sbci	r17, 0xFF	; 255
    186c:	08 c0       	rjmp	.+16     	; 0x187e <vfprintf+0x1fc>
    186e:	60 81       	ld	r22, Z
    1870:	71 81       	ldd	r23, Z+1	; 0x01
    1872:	88 27       	eor	r24, r24
    1874:	77 fd       	sbrc	r23, 7
    1876:	80 95       	com	r24
    1878:	98 2f       	mov	r25, r24
    187a:	0e 5f       	subi	r16, 0xFE	; 254
    187c:	1f 4f       	sbci	r17, 0xFF	; 255
    187e:	2f 76       	andi	r18, 0x6F	; 111
    1880:	b2 2e       	mov	r11, r18
    1882:	97 ff       	sbrs	r25, 7
    1884:	09 c0       	rjmp	.+18     	; 0x1898 <vfprintf+0x216>
    1886:	90 95       	com	r25
    1888:	80 95       	com	r24
    188a:	70 95       	com	r23
    188c:	61 95       	neg	r22
    188e:	7f 4f       	sbci	r23, 0xFF	; 255
    1890:	8f 4f       	sbci	r24, 0xFF	; 255
    1892:	9f 4f       	sbci	r25, 0xFF	; 255
    1894:	20 68       	ori	r18, 0x80	; 128
    1896:	b2 2e       	mov	r11, r18
    1898:	2a e0       	ldi	r18, 0x0A	; 10
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	a4 01       	movw	r20, r8
    189e:	48 d1       	rcall	.+656    	; 0x1b30 <__ultoa_invert>
    18a0:	a8 2e       	mov	r10, r24
    18a2:	a8 18       	sub	r10, r8
    18a4:	43 c0       	rjmp	.+134    	; 0x192c <vfprintf+0x2aa>
    18a6:	85 37       	cpi	r24, 0x75	; 117
    18a8:	29 f4       	brne	.+10     	; 0x18b4 <vfprintf+0x232>
    18aa:	2f 7e       	andi	r18, 0xEF	; 239
    18ac:	b2 2e       	mov	r11, r18
    18ae:	2a e0       	ldi	r18, 0x0A	; 10
    18b0:	30 e0       	ldi	r19, 0x00	; 0
    18b2:	25 c0       	rjmp	.+74     	; 0x18fe <vfprintf+0x27c>
    18b4:	f2 2f       	mov	r31, r18
    18b6:	f9 7f       	andi	r31, 0xF9	; 249
    18b8:	bf 2e       	mov	r11, r31
    18ba:	8f 36       	cpi	r24, 0x6F	; 111
    18bc:	c1 f0       	breq	.+48     	; 0x18ee <vfprintf+0x26c>
    18be:	18 f4       	brcc	.+6      	; 0x18c6 <vfprintf+0x244>
    18c0:	88 35       	cpi	r24, 0x58	; 88
    18c2:	79 f0       	breq	.+30     	; 0x18e2 <vfprintf+0x260>
    18c4:	ad c0       	rjmp	.+346    	; 0x1a20 <vfprintf+0x39e>
    18c6:	80 37       	cpi	r24, 0x70	; 112
    18c8:	19 f0       	breq	.+6      	; 0x18d0 <vfprintf+0x24e>
    18ca:	88 37       	cpi	r24, 0x78	; 120
    18cc:	21 f0       	breq	.+8      	; 0x18d6 <vfprintf+0x254>
    18ce:	a8 c0       	rjmp	.+336    	; 0x1a20 <vfprintf+0x39e>
    18d0:	2f 2f       	mov	r18, r31
    18d2:	20 61       	ori	r18, 0x10	; 16
    18d4:	b2 2e       	mov	r11, r18
    18d6:	b4 fe       	sbrs	r11, 4
    18d8:	0d c0       	rjmp	.+26     	; 0x18f4 <vfprintf+0x272>
    18da:	8b 2d       	mov	r24, r11
    18dc:	84 60       	ori	r24, 0x04	; 4
    18de:	b8 2e       	mov	r11, r24
    18e0:	09 c0       	rjmp	.+18     	; 0x18f4 <vfprintf+0x272>
    18e2:	24 ff       	sbrs	r18, 4
    18e4:	0a c0       	rjmp	.+20     	; 0x18fa <vfprintf+0x278>
    18e6:	9f 2f       	mov	r25, r31
    18e8:	96 60       	ori	r25, 0x06	; 6
    18ea:	b9 2e       	mov	r11, r25
    18ec:	06 c0       	rjmp	.+12     	; 0x18fa <vfprintf+0x278>
    18ee:	28 e0       	ldi	r18, 0x08	; 8
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	05 c0       	rjmp	.+10     	; 0x18fe <vfprintf+0x27c>
    18f4:	20 e1       	ldi	r18, 0x10	; 16
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	02 c0       	rjmp	.+4      	; 0x18fe <vfprintf+0x27c>
    18fa:	20 e1       	ldi	r18, 0x10	; 16
    18fc:	32 e0       	ldi	r19, 0x02	; 2
    18fe:	f8 01       	movw	r30, r16
    1900:	b7 fe       	sbrs	r11, 7
    1902:	07 c0       	rjmp	.+14     	; 0x1912 <vfprintf+0x290>
    1904:	60 81       	ld	r22, Z
    1906:	71 81       	ldd	r23, Z+1	; 0x01
    1908:	82 81       	ldd	r24, Z+2	; 0x02
    190a:	93 81       	ldd	r25, Z+3	; 0x03
    190c:	0c 5f       	subi	r16, 0xFC	; 252
    190e:	1f 4f       	sbci	r17, 0xFF	; 255
    1910:	06 c0       	rjmp	.+12     	; 0x191e <vfprintf+0x29c>
    1912:	60 81       	ld	r22, Z
    1914:	71 81       	ldd	r23, Z+1	; 0x01
    1916:	80 e0       	ldi	r24, 0x00	; 0
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	0e 5f       	subi	r16, 0xFE	; 254
    191c:	1f 4f       	sbci	r17, 0xFF	; 255
    191e:	a4 01       	movw	r20, r8
    1920:	07 d1       	rcall	.+526    	; 0x1b30 <__ultoa_invert>
    1922:	a8 2e       	mov	r10, r24
    1924:	a8 18       	sub	r10, r8
    1926:	fb 2d       	mov	r31, r11
    1928:	ff 77       	andi	r31, 0x7F	; 127
    192a:	bf 2e       	mov	r11, r31
    192c:	b6 fe       	sbrs	r11, 6
    192e:	0b c0       	rjmp	.+22     	; 0x1946 <vfprintf+0x2c4>
    1930:	2b 2d       	mov	r18, r11
    1932:	2e 7f       	andi	r18, 0xFE	; 254
    1934:	a5 14       	cp	r10, r5
    1936:	50 f4       	brcc	.+20     	; 0x194c <vfprintf+0x2ca>
    1938:	b4 fe       	sbrs	r11, 4
    193a:	0a c0       	rjmp	.+20     	; 0x1950 <vfprintf+0x2ce>
    193c:	b2 fc       	sbrc	r11, 2
    193e:	08 c0       	rjmp	.+16     	; 0x1950 <vfprintf+0x2ce>
    1940:	2b 2d       	mov	r18, r11
    1942:	2e 7e       	andi	r18, 0xEE	; 238
    1944:	05 c0       	rjmp	.+10     	; 0x1950 <vfprintf+0x2ce>
    1946:	7a 2c       	mov	r7, r10
    1948:	2b 2d       	mov	r18, r11
    194a:	03 c0       	rjmp	.+6      	; 0x1952 <vfprintf+0x2d0>
    194c:	7a 2c       	mov	r7, r10
    194e:	01 c0       	rjmp	.+2      	; 0x1952 <vfprintf+0x2d0>
    1950:	75 2c       	mov	r7, r5
    1952:	24 ff       	sbrs	r18, 4
    1954:	0d c0       	rjmp	.+26     	; 0x1970 <vfprintf+0x2ee>
    1956:	fe 01       	movw	r30, r28
    1958:	ea 0d       	add	r30, r10
    195a:	f1 1d       	adc	r31, r1
    195c:	80 81       	ld	r24, Z
    195e:	80 33       	cpi	r24, 0x30	; 48
    1960:	11 f4       	brne	.+4      	; 0x1966 <vfprintf+0x2e4>
    1962:	29 7e       	andi	r18, 0xE9	; 233
    1964:	09 c0       	rjmp	.+18     	; 0x1978 <vfprintf+0x2f6>
    1966:	22 ff       	sbrs	r18, 2
    1968:	06 c0       	rjmp	.+12     	; 0x1976 <vfprintf+0x2f4>
    196a:	73 94       	inc	r7
    196c:	73 94       	inc	r7
    196e:	04 c0       	rjmp	.+8      	; 0x1978 <vfprintf+0x2f6>
    1970:	82 2f       	mov	r24, r18
    1972:	86 78       	andi	r24, 0x86	; 134
    1974:	09 f0       	breq	.+2      	; 0x1978 <vfprintf+0x2f6>
    1976:	73 94       	inc	r7
    1978:	23 fd       	sbrc	r18, 3
    197a:	12 c0       	rjmp	.+36     	; 0x19a0 <vfprintf+0x31e>
    197c:	20 ff       	sbrs	r18, 0
    197e:	06 c0       	rjmp	.+12     	; 0x198c <vfprintf+0x30a>
    1980:	5a 2c       	mov	r5, r10
    1982:	73 14       	cp	r7, r3
    1984:	18 f4       	brcc	.+6      	; 0x198c <vfprintf+0x30a>
    1986:	53 0c       	add	r5, r3
    1988:	57 18       	sub	r5, r7
    198a:	73 2c       	mov	r7, r3
    198c:	73 14       	cp	r7, r3
    198e:	60 f4       	brcc	.+24     	; 0x19a8 <vfprintf+0x326>
    1990:	b7 01       	movw	r22, r14
    1992:	80 e2       	ldi	r24, 0x20	; 32
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	2c 87       	std	Y+12, r18	; 0x0c
    1998:	99 d0       	rcall	.+306    	; 0x1acc <fputc>
    199a:	73 94       	inc	r7
    199c:	2c 85       	ldd	r18, Y+12	; 0x0c
    199e:	f6 cf       	rjmp	.-20     	; 0x198c <vfprintf+0x30a>
    19a0:	73 14       	cp	r7, r3
    19a2:	10 f4       	brcc	.+4      	; 0x19a8 <vfprintf+0x326>
    19a4:	37 18       	sub	r3, r7
    19a6:	01 c0       	rjmp	.+2      	; 0x19aa <vfprintf+0x328>
    19a8:	31 2c       	mov	r3, r1
    19aa:	24 ff       	sbrs	r18, 4
    19ac:	11 c0       	rjmp	.+34     	; 0x19d0 <vfprintf+0x34e>
    19ae:	b7 01       	movw	r22, r14
    19b0:	80 e3       	ldi	r24, 0x30	; 48
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	2c 87       	std	Y+12, r18	; 0x0c
    19b6:	8a d0       	rcall	.+276    	; 0x1acc <fputc>
    19b8:	2c 85       	ldd	r18, Y+12	; 0x0c
    19ba:	22 ff       	sbrs	r18, 2
    19bc:	16 c0       	rjmp	.+44     	; 0x19ea <vfprintf+0x368>
    19be:	21 ff       	sbrs	r18, 1
    19c0:	03 c0       	rjmp	.+6      	; 0x19c8 <vfprintf+0x346>
    19c2:	88 e5       	ldi	r24, 0x58	; 88
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	02 c0       	rjmp	.+4      	; 0x19cc <vfprintf+0x34a>
    19c8:	88 e7       	ldi	r24, 0x78	; 120
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	b7 01       	movw	r22, r14
    19ce:	0c c0       	rjmp	.+24     	; 0x19e8 <vfprintf+0x366>
    19d0:	82 2f       	mov	r24, r18
    19d2:	86 78       	andi	r24, 0x86	; 134
    19d4:	51 f0       	breq	.+20     	; 0x19ea <vfprintf+0x368>
    19d6:	21 fd       	sbrc	r18, 1
    19d8:	02 c0       	rjmp	.+4      	; 0x19de <vfprintf+0x35c>
    19da:	80 e2       	ldi	r24, 0x20	; 32
    19dc:	01 c0       	rjmp	.+2      	; 0x19e0 <vfprintf+0x35e>
    19de:	8b e2       	ldi	r24, 0x2B	; 43
    19e0:	27 fd       	sbrc	r18, 7
    19e2:	8d e2       	ldi	r24, 0x2D	; 45
    19e4:	b7 01       	movw	r22, r14
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	71 d0       	rcall	.+226    	; 0x1acc <fputc>
    19ea:	a5 14       	cp	r10, r5
    19ec:	30 f4       	brcc	.+12     	; 0x19fa <vfprintf+0x378>
    19ee:	b7 01       	movw	r22, r14
    19f0:	80 e3       	ldi	r24, 0x30	; 48
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	6b d0       	rcall	.+214    	; 0x1acc <fputc>
    19f6:	5a 94       	dec	r5
    19f8:	f8 cf       	rjmp	.-16     	; 0x19ea <vfprintf+0x368>
    19fa:	aa 94       	dec	r10
    19fc:	f4 01       	movw	r30, r8
    19fe:	ea 0d       	add	r30, r10
    1a00:	f1 1d       	adc	r31, r1
    1a02:	80 81       	ld	r24, Z
    1a04:	b7 01       	movw	r22, r14
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	61 d0       	rcall	.+194    	; 0x1acc <fputc>
    1a0a:	a1 10       	cpse	r10, r1
    1a0c:	f6 cf       	rjmp	.-20     	; 0x19fa <vfprintf+0x378>
    1a0e:	33 20       	and	r3, r3
    1a10:	09 f4       	brne	.+2      	; 0x1a14 <vfprintf+0x392>
    1a12:	5d ce       	rjmp	.-838    	; 0x16ce <vfprintf+0x4c>
    1a14:	b7 01       	movw	r22, r14
    1a16:	80 e2       	ldi	r24, 0x20	; 32
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	58 d0       	rcall	.+176    	; 0x1acc <fputc>
    1a1c:	3a 94       	dec	r3
    1a1e:	f7 cf       	rjmp	.-18     	; 0x1a0e <vfprintf+0x38c>
    1a20:	f7 01       	movw	r30, r14
    1a22:	86 81       	ldd	r24, Z+6	; 0x06
    1a24:	97 81       	ldd	r25, Z+7	; 0x07
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <vfprintf+0x3aa>
    1a28:	8f ef       	ldi	r24, 0xFF	; 255
    1a2a:	9f ef       	ldi	r25, 0xFF	; 255
    1a2c:	2c 96       	adiw	r28, 0x0c	; 12
    1a2e:	0f b6       	in	r0, 0x3f	; 63
    1a30:	f8 94       	cli
    1a32:	de bf       	out	0x3e, r29	; 62
    1a34:	0f be       	out	0x3f, r0	; 63
    1a36:	cd bf       	out	0x3d, r28	; 61
    1a38:	df 91       	pop	r29
    1a3a:	cf 91       	pop	r28
    1a3c:	1f 91       	pop	r17
    1a3e:	0f 91       	pop	r16
    1a40:	ff 90       	pop	r15
    1a42:	ef 90       	pop	r14
    1a44:	df 90       	pop	r13
    1a46:	cf 90       	pop	r12
    1a48:	bf 90       	pop	r11
    1a4a:	af 90       	pop	r10
    1a4c:	9f 90       	pop	r9
    1a4e:	8f 90       	pop	r8
    1a50:	7f 90       	pop	r7
    1a52:	6f 90       	pop	r6
    1a54:	5f 90       	pop	r5
    1a56:	4f 90       	pop	r4
    1a58:	3f 90       	pop	r3
    1a5a:	2f 90       	pop	r2
    1a5c:	08 95       	ret

00001a5e <calloc>:
    1a5e:	0f 93       	push	r16
    1a60:	1f 93       	push	r17
    1a62:	cf 93       	push	r28
    1a64:	df 93       	push	r29
    1a66:	86 9f       	mul	r24, r22
    1a68:	80 01       	movw	r16, r0
    1a6a:	87 9f       	mul	r24, r23
    1a6c:	10 0d       	add	r17, r0
    1a6e:	96 9f       	mul	r25, r22
    1a70:	10 0d       	add	r17, r0
    1a72:	11 24       	eor	r1, r1
    1a74:	c8 01       	movw	r24, r16
    1a76:	56 dc       	rcall	.-1876   	; 0x1324 <malloc>
    1a78:	ec 01       	movw	r28, r24
    1a7a:	00 97       	sbiw	r24, 0x00	; 0
    1a7c:	21 f0       	breq	.+8      	; 0x1a86 <calloc+0x28>
    1a7e:	a8 01       	movw	r20, r16
    1a80:	60 e0       	ldi	r22, 0x00	; 0
    1a82:	70 e0       	ldi	r23, 0x00	; 0
    1a84:	11 d0       	rcall	.+34     	; 0x1aa8 <memset>
    1a86:	ce 01       	movw	r24, r28
    1a88:	df 91       	pop	r29
    1a8a:	cf 91       	pop	r28
    1a8c:	1f 91       	pop	r17
    1a8e:	0f 91       	pop	r16
    1a90:	08 95       	ret

00001a92 <strnlen_P>:
    1a92:	fc 01       	movw	r30, r24
    1a94:	05 90       	lpm	r0, Z+
    1a96:	61 50       	subi	r22, 0x01	; 1
    1a98:	70 40       	sbci	r23, 0x00	; 0
    1a9a:	01 10       	cpse	r0, r1
    1a9c:	d8 f7       	brcc	.-10     	; 0x1a94 <strnlen_P+0x2>
    1a9e:	80 95       	com	r24
    1aa0:	90 95       	com	r25
    1aa2:	8e 0f       	add	r24, r30
    1aa4:	9f 1f       	adc	r25, r31
    1aa6:	08 95       	ret

00001aa8 <memset>:
    1aa8:	dc 01       	movw	r26, r24
    1aaa:	01 c0       	rjmp	.+2      	; 0x1aae <memset+0x6>
    1aac:	6d 93       	st	X+, r22
    1aae:	41 50       	subi	r20, 0x01	; 1
    1ab0:	50 40       	sbci	r21, 0x00	; 0
    1ab2:	e0 f7       	brcc	.-8      	; 0x1aac <memset+0x4>
    1ab4:	08 95       	ret

00001ab6 <strnlen>:
    1ab6:	fc 01       	movw	r30, r24
    1ab8:	61 50       	subi	r22, 0x01	; 1
    1aba:	70 40       	sbci	r23, 0x00	; 0
    1abc:	01 90       	ld	r0, Z+
    1abe:	01 10       	cpse	r0, r1
    1ac0:	d8 f7       	brcc	.-10     	; 0x1ab8 <strnlen+0x2>
    1ac2:	80 95       	com	r24
    1ac4:	90 95       	com	r25
    1ac6:	8e 0f       	add	r24, r30
    1ac8:	9f 1f       	adc	r25, r31
    1aca:	08 95       	ret

00001acc <fputc>:
    1acc:	0f 93       	push	r16
    1ace:	1f 93       	push	r17
    1ad0:	cf 93       	push	r28
    1ad2:	df 93       	push	r29
    1ad4:	18 2f       	mov	r17, r24
    1ad6:	09 2f       	mov	r16, r25
    1ad8:	eb 01       	movw	r28, r22
    1ada:	8b 81       	ldd	r24, Y+3	; 0x03
    1adc:	81 fd       	sbrc	r24, 1
    1ade:	03 c0       	rjmp	.+6      	; 0x1ae6 <fputc+0x1a>
    1ae0:	8f ef       	ldi	r24, 0xFF	; 255
    1ae2:	9f ef       	ldi	r25, 0xFF	; 255
    1ae4:	20 c0       	rjmp	.+64     	; 0x1b26 <fputc+0x5a>
    1ae6:	82 ff       	sbrs	r24, 2
    1ae8:	10 c0       	rjmp	.+32     	; 0x1b0a <fputc+0x3e>
    1aea:	4e 81       	ldd	r20, Y+6	; 0x06
    1aec:	5f 81       	ldd	r21, Y+7	; 0x07
    1aee:	2c 81       	ldd	r18, Y+4	; 0x04
    1af0:	3d 81       	ldd	r19, Y+5	; 0x05
    1af2:	42 17       	cp	r20, r18
    1af4:	53 07       	cpc	r21, r19
    1af6:	7c f4       	brge	.+30     	; 0x1b16 <fputc+0x4a>
    1af8:	e8 81       	ld	r30, Y
    1afa:	f9 81       	ldd	r31, Y+1	; 0x01
    1afc:	9f 01       	movw	r18, r30
    1afe:	2f 5f       	subi	r18, 0xFF	; 255
    1b00:	3f 4f       	sbci	r19, 0xFF	; 255
    1b02:	39 83       	std	Y+1, r19	; 0x01
    1b04:	28 83       	st	Y, r18
    1b06:	10 83       	st	Z, r17
    1b08:	06 c0       	rjmp	.+12     	; 0x1b16 <fputc+0x4a>
    1b0a:	e8 85       	ldd	r30, Y+8	; 0x08
    1b0c:	f9 85       	ldd	r31, Y+9	; 0x09
    1b0e:	81 2f       	mov	r24, r17
    1b10:	19 95       	eicall
    1b12:	89 2b       	or	r24, r25
    1b14:	29 f7       	brne	.-54     	; 0x1ae0 <fputc+0x14>
    1b16:	2e 81       	ldd	r18, Y+6	; 0x06
    1b18:	3f 81       	ldd	r19, Y+7	; 0x07
    1b1a:	2f 5f       	subi	r18, 0xFF	; 255
    1b1c:	3f 4f       	sbci	r19, 0xFF	; 255
    1b1e:	3f 83       	std	Y+7, r19	; 0x07
    1b20:	2e 83       	std	Y+6, r18	; 0x06
    1b22:	81 2f       	mov	r24, r17
    1b24:	90 2f       	mov	r25, r16
    1b26:	df 91       	pop	r29
    1b28:	cf 91       	pop	r28
    1b2a:	1f 91       	pop	r17
    1b2c:	0f 91       	pop	r16
    1b2e:	08 95       	ret

00001b30 <__ultoa_invert>:
    1b30:	fa 01       	movw	r30, r20
    1b32:	aa 27       	eor	r26, r26
    1b34:	28 30       	cpi	r18, 0x08	; 8
    1b36:	51 f1       	breq	.+84     	; 0x1b8c <__ultoa_invert+0x5c>
    1b38:	20 31       	cpi	r18, 0x10	; 16
    1b3a:	81 f1       	breq	.+96     	; 0x1b9c <__ultoa_invert+0x6c>
    1b3c:	e8 94       	clt
    1b3e:	6f 93       	push	r22
    1b40:	6e 7f       	andi	r22, 0xFE	; 254
    1b42:	6e 5f       	subi	r22, 0xFE	; 254
    1b44:	7f 4f       	sbci	r23, 0xFF	; 255
    1b46:	8f 4f       	sbci	r24, 0xFF	; 255
    1b48:	9f 4f       	sbci	r25, 0xFF	; 255
    1b4a:	af 4f       	sbci	r26, 0xFF	; 255
    1b4c:	b1 e0       	ldi	r27, 0x01	; 1
    1b4e:	3e d0       	rcall	.+124    	; 0x1bcc <__ultoa_invert+0x9c>
    1b50:	b4 e0       	ldi	r27, 0x04	; 4
    1b52:	3c d0       	rcall	.+120    	; 0x1bcc <__ultoa_invert+0x9c>
    1b54:	67 0f       	add	r22, r23
    1b56:	78 1f       	adc	r23, r24
    1b58:	89 1f       	adc	r24, r25
    1b5a:	9a 1f       	adc	r25, r26
    1b5c:	a1 1d       	adc	r26, r1
    1b5e:	68 0f       	add	r22, r24
    1b60:	79 1f       	adc	r23, r25
    1b62:	8a 1f       	adc	r24, r26
    1b64:	91 1d       	adc	r25, r1
    1b66:	a1 1d       	adc	r26, r1
    1b68:	6a 0f       	add	r22, r26
    1b6a:	71 1d       	adc	r23, r1
    1b6c:	81 1d       	adc	r24, r1
    1b6e:	91 1d       	adc	r25, r1
    1b70:	a1 1d       	adc	r26, r1
    1b72:	20 d0       	rcall	.+64     	; 0x1bb4 <__ultoa_invert+0x84>
    1b74:	09 f4       	brne	.+2      	; 0x1b78 <__ultoa_invert+0x48>
    1b76:	68 94       	set
    1b78:	3f 91       	pop	r19
    1b7a:	2a e0       	ldi	r18, 0x0A	; 10
    1b7c:	26 9f       	mul	r18, r22
    1b7e:	11 24       	eor	r1, r1
    1b80:	30 19       	sub	r19, r0
    1b82:	30 5d       	subi	r19, 0xD0	; 208
    1b84:	31 93       	st	Z+, r19
    1b86:	de f6       	brtc	.-74     	; 0x1b3e <__ultoa_invert+0xe>
    1b88:	cf 01       	movw	r24, r30
    1b8a:	08 95       	ret
    1b8c:	46 2f       	mov	r20, r22
    1b8e:	47 70       	andi	r20, 0x07	; 7
    1b90:	40 5d       	subi	r20, 0xD0	; 208
    1b92:	41 93       	st	Z+, r20
    1b94:	b3 e0       	ldi	r27, 0x03	; 3
    1b96:	0f d0       	rcall	.+30     	; 0x1bb6 <__ultoa_invert+0x86>
    1b98:	c9 f7       	brne	.-14     	; 0x1b8c <__ultoa_invert+0x5c>
    1b9a:	f6 cf       	rjmp	.-20     	; 0x1b88 <__ultoa_invert+0x58>
    1b9c:	46 2f       	mov	r20, r22
    1b9e:	4f 70       	andi	r20, 0x0F	; 15
    1ba0:	40 5d       	subi	r20, 0xD0	; 208
    1ba2:	4a 33       	cpi	r20, 0x3A	; 58
    1ba4:	18 f0       	brcs	.+6      	; 0x1bac <__ultoa_invert+0x7c>
    1ba6:	49 5d       	subi	r20, 0xD9	; 217
    1ba8:	31 fd       	sbrc	r19, 1
    1baa:	40 52       	subi	r20, 0x20	; 32
    1bac:	41 93       	st	Z+, r20
    1bae:	02 d0       	rcall	.+4      	; 0x1bb4 <__ultoa_invert+0x84>
    1bb0:	a9 f7       	brne	.-22     	; 0x1b9c <__ultoa_invert+0x6c>
    1bb2:	ea cf       	rjmp	.-44     	; 0x1b88 <__ultoa_invert+0x58>
    1bb4:	b4 e0       	ldi	r27, 0x04	; 4
    1bb6:	a6 95       	lsr	r26
    1bb8:	97 95       	ror	r25
    1bba:	87 95       	ror	r24
    1bbc:	77 95       	ror	r23
    1bbe:	67 95       	ror	r22
    1bc0:	ba 95       	dec	r27
    1bc2:	c9 f7       	brne	.-14     	; 0x1bb6 <__ultoa_invert+0x86>
    1bc4:	00 97       	sbiw	r24, 0x00	; 0
    1bc6:	61 05       	cpc	r22, r1
    1bc8:	71 05       	cpc	r23, r1
    1bca:	08 95       	ret
    1bcc:	9b 01       	movw	r18, r22
    1bce:	ac 01       	movw	r20, r24
    1bd0:	0a 2e       	mov	r0, r26
    1bd2:	06 94       	lsr	r0
    1bd4:	57 95       	ror	r21
    1bd6:	47 95       	ror	r20
    1bd8:	37 95       	ror	r19
    1bda:	27 95       	ror	r18
    1bdc:	ba 95       	dec	r27
    1bde:	c9 f7       	brne	.-14     	; 0x1bd2 <__ultoa_invert+0xa2>
    1be0:	62 0f       	add	r22, r18
    1be2:	73 1f       	adc	r23, r19
    1be4:	84 1f       	adc	r24, r20
    1be6:	95 1f       	adc	r25, r21
    1be8:	a0 1d       	adc	r26, r0
    1bea:	08 95       	ret

00001bec <_exit>:
    1bec:	f8 94       	cli

00001bee <__stop_program>:
    1bee:	ff cf       	rjmp	.-2      	; 0x1bee <__stop_program>
