{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743621206877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743621206877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 16:13:26 2025 " "Processing started: Wed Apr  2 16:13:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743621206877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621206877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621206877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743621207023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743621207023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_dados " "Found entity 1: matriz_dados" {  } { { "matriz_dados.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_dados.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_adicao.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_adicao.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_adicao " "Found entity 1: matriz_adicao" {  } { { "matriz_adicao.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_adicao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_subtracao.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_subtracao.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_subtracao " "Found entity 1: matriz_subtracao" {  } { { "matriz_subtracao.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_subtracao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_multiplicacao " "Found entity 1: matriz_multiplicacao" {  } { { "matriz_multiplicacao.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_multiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_mult_escalar.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_mult_escalar.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_mult_escalar " "Found entity 1: matriz_mult_escalar" {  } { { "matriz_mult_escalar.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_mult_escalar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_transposta.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_transposta.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_transposta " "Found entity 1: matriz_transposta" {  } { { "matriz_transposta.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_transposta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_oposta.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_oposta.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_oposta " "Found entity 1: matriz_oposta" {  } { { "matriz_oposta.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_oposta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_determinante.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_determinante.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_determinante " "Found entity 1: matriz_determinante" {  } { { "matriz_determinante.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/matriz_determinante.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "oposta OPOSTA coprocessador.v(11) " "Verilog HDL Declaration information at coprocessador.v(11): object \"oposta\" differs only in case from object \"OPOSTA\" in the same scope" {  } { { "coprocessador.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743621210671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "det DET coprocessador.v(8) " "Verilog HDL Declaration information at coprocessador.v(8): object \"det\" differs only in case from object \"DET\" in the same scope" {  } { { "coprocessador.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743621210671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 coprocessador " "Found entity 1: coprocessador" {  } { { "coprocessador.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_DE1_SoC.v 2 2 " "Found 2 design units, including 2 entities, in source file top_DE1_SoC.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_DE1_SoC " "Found entity 1: top_DE1_SoC" {  } { { "top_DE1_SoC.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/top_DE1_SoC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210671 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_7seg " "Found entity 2: display_7seg" {  } { { "top_DE1_SoC.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/top_DE1_SoC.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_matriz " "Found entity 1: testbench_matriz" {  } { { "testbench_matriz.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/testbench_matriz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampbl.v 1 1 " "Found 1 design units, including 1 entities, in source file rampbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampbl " "Found entity 1: rampbl" {  } { { "rampbl.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/rampbl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743621210672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621210672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_DE1_SoC " "Elaborating entity \"top_DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743621210692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coprocessador coprocessador:COPROC " "Elaborating entity \"coprocessador\" for hierarchy \"coprocessador:COPROC\"" {  } { { "top_DE1_SoC.v" "COPROC" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/top_DE1_SoC.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_adicao coprocessador:COPROC\|matriz_adicao:ADD " "Elaborating entity \"matriz_adicao\" for hierarchy \"coprocessador:COPROC\|matriz_adicao:ADD\"" {  } { { "coprocessador.v" "ADD" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_subtracao coprocessador:COPROC\|matriz_subtracao:SUB " "Elaborating entity \"matriz_subtracao\" for hierarchy \"coprocessador:COPROC\|matriz_subtracao:SUB\"" {  } { { "coprocessador.v" "SUB" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_multiplicacao coprocessador:COPROC\|matriz_multiplicacao:MULT " "Elaborating entity \"matriz_multiplicacao\" for hierarchy \"coprocessador:COPROC\|matriz_multiplicacao:MULT\"" {  } { { "coprocessador.v" "MULT" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_mult_escalar coprocessador:COPROC\|matriz_mult_escalar:MULT_ESC " "Elaborating entity \"matriz_mult_escalar\" for hierarchy \"coprocessador:COPROC\|matriz_mult_escalar:MULT_ESC\"" {  } { { "coprocessador.v" "MULT_ESC" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_transposta coprocessador:COPROC\|matriz_transposta:TRANS " "Elaborating entity \"matriz_transposta\" for hierarchy \"coprocessador:COPROC\|matriz_transposta:TRANS\"" {  } { { "coprocessador.v" "TRANS" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_oposta coprocessador:COPROC\|matriz_oposta:OPOSTA " "Elaborating entity \"matriz_oposta\" for hierarchy \"coprocessador:COPROC\|matriz_oposta:OPOSTA\"" {  } { { "coprocessador.v" "OPOSTA" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_determinante coprocessador:COPROC\|matriz_determinante:DET " "Elaborating entity \"matriz_determinante\" for hierarchy \"coprocessador:COPROC\|matriz_determinante:DET\"" {  } { { "coprocessador.v" "DET" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/coprocessador.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg display_7seg:DISP0 " "Elaborating entity \"display_7seg\" for hierarchy \"display_7seg:DISP0\"" {  } { { "top_DE1_SoC.v" "DISP0" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/top_DE1_SoC.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621210699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743621211170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743621211421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743621211421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "top_DE1_SoC.v" "" { Text "/home/aluno/Documentos/tpo4_gll/coprocessador/top_DE1_SoC.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743621211459 "|top_DE1_SoC|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743621211459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743621211459 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743621211459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743621211459 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743621211459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743621211459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743621211463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 16:13:31 2025 " "Processing ended: Wed Apr  2 16:13:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743621211463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743621211463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743621211463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743621211463 ""}
