{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721933495595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721933495596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 03:51:35 2024 " "Processing started: Fri Jul 26 03:51:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721933495596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933495596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kernel -c Kernel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kernel -c Kernel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933495596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721933495768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721933495768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 uart.v(20) " "Verilog HDL Expression warning at uart.v(20): truncated literal to match 9 bits" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721933501775 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 uart.v(43) " "Verilog HDL Expression warning at uart.v(43): truncated literal to match 9 bits" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721933501775 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 uart.v(46) " "Verilog HDL Expression warning at uart.v(46): truncated literal to match 9 bits" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx uart.v(18) " "Verilog HDL Declaration information at uart.v(18): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXBUSY txbusy uart.v(15) " "Verilog HDL Declaration information at uart.v(15): object \"TXBUSY\" differs only in case from object \"txbusy\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXDONE txdone uart.v(16) " "Verilog HDL Declaration information at uart.v(16): object \"TXDONE\" differs only in case from object \"txdone\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXBUSY rxbusy uart.v(217) " "Verilog HDL Declaration information at uart.v(217): object \"RXBUSY\" differs only in case from object \"rxbusy\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXDONE rxdone uart.v(219) " "Verilog HDL Declaration information at uart.v(219): object \"RXDONE\" differs only in case from object \"rxdone\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXDATA rxdata uart.v(216) " "Verilog HDL Declaration information at uart.v(216): object \"RXDATA\" differs only in case from object \"rxdata\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 216 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721933501776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v 12 12 " "Found 12 design units, including 12 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmit " "Found entity 1: Transmit" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "2 TransmitBaudrate " "Found entity 2: TransmitBaudrate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "3 TransmitState " "Found entity 3: TransmitState" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "4 TxD " "Found entity 4: TxD" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "5 Recieve " "Found entity 5: Recieve" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "6 RecieveBaudrate " "Found entity 6: RecieveBaudrate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "7 RecieveState " "Found entity 7: RecieveState" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "8 RxD " "Found entity 8: RxD" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "9 UartSource " "Found entity 9: UartSource" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "10 UartSink " "Found entity 10: UartSink" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "11 UartModule " "Found entity 11: UartModule" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""} { "Info" "ISGN_ENTITY_NAME" "12 UartControllerModule " "Found entity 12: UartControllerModule" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Kernel.v 1 1 " "Using design file Kernel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kernel " "Found entity 1: Kernel" {  } { { "Kernel.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721933501825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721933501825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kernel " "Elaborating entity \"Kernel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721933501826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartSource UartSource:uUartSrc " "Elaborating entity \"UartSource\" for hierarchy \"UartSource:uUartSrc\"" {  } { { "Kernel.v" "uUartSrc" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxD UartSource:uUartSrc\|TxD:uTxD " "Elaborating entity \"TxD\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\"" {  } { { "../../VerilogHDL/uart.v" "uTxD" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitState UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState " "Elaborating entity \"TransmitState\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\"" {  } { { "../../VerilogHDL/uart.v" "uTransmitState" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "STATE uart.v(142) " "Verilog HDL Always Construct warning at uart.v(142): variable \"STATE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(143) " "Verilog HDL Always Construct warning at uart.v(143): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(144) " "Verilog HDL Always Construct warning at uart.v(144): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate uart.v(138) " "Verilog HDL Always Construct warning at uart.v(138): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate uart.v(138) " "Inferred latch for \"nstate\" at uart.v(138)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501830 "|Kernel|UartSource:uUartSrc|TxD:uTxD|TransmitState:uTransmitState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitBaudrate UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate " "Elaborating entity \"TransmitBaudrate\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\|TransmitBaudrate:uTransmitBaudrate\"" {  } { { "../../VerilogHDL/uart.v" "uTransmitBaudrate" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmit UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit " "Elaborating entity \"Transmit\" for hierarchy \"UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\"" {  } { { "../../VerilogHDL/uart.v" "uTransmit" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501832 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx uart.v(27) " "Verilog HDL Always Construct warning at uart.v(27): inferring latch(es) for variable \"tx\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501832 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data uart.v(41) " "Verilog HDL Always Construct warning at uart.v(41): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] uart.v(41) " "Inferred latch for \"data\[0\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart.v(41) " "Inferred latch for \"data\[1\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart.v(41) " "Inferred latch for \"data\[2\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart.v(41) " "Inferred latch for \"data\[3\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart.v(41) " "Inferred latch for \"data\[4\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] uart.v(41) " "Inferred latch for \"data\[5\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] uart.v(41) " "Inferred latch for \"data\[6\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] uart.v(41) " "Inferred latch for \"data\[7\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] uart.v(41) " "Inferred latch for \"data\[8\]\" at uart.v(41)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx uart.v(27) " "Inferred latch for \"tx\" at uart.v(27)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 "|Kernel|UartSource:uUartSrc|TxD:uTxD|Transmit:uTransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartSink UartSink:uUartSink " "Elaborating entity \"UartSink\" for hierarchy \"UartSink:uUartSink\"" {  } { { "Kernel.v" "uUartSink" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxD UartSink:uUartSink\|RxD:uRxD " "Elaborating entity \"RxD\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\"" {  } { { "../../VerilogHDL/uart.v" "uRxD" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecieveState UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState " "Elaborating entity \"RecieveState\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\"" {  } { { "../../VerilogHDL/uart.v" "uRecieveState" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "STATE uart.v(341) " "Verilog HDL Always Construct warning at uart.v(341): variable \"STATE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(342) " "Verilog HDL Always Construct warning at uart.v(342): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nstate uart.v(343) " "Verilog HDL Always Construct warning at uart.v(343): variable \"nstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate uart.v(337) " "Verilog HDL Always Construct warning at uart.v(337): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 337 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate uart.v(337) " "Inferred latch for \"nstate\" at uart.v(337)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 337 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501835 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveState:uRecieveState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RecieveBaudrate UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate " "Elaborating entity \"RecieveBaudrate\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\|RecieveBaudrate:uRecieveBaudrate\"" {  } { { "../../VerilogHDL/uart.v" "uRecieveBaudrate" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(306) " "Verilog HDL assignment warning at uart.v(306): truncated value with size 32 to match size of target (4)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart.v(314) " "Verilog HDL assignment warning at uart.v(314): truncated value with size 32 to match size of target (9)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart.v(315) " "Verilog HDL assignment warning at uart.v(315): truncated value with size 32 to match size of target (9)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501836 "|Kernel|UartSink:uUartSink|RxD:uRxD|RecieveBaudrate:uRecieveBaudrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Recieve UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve " "Elaborating entity \"Recieve\" for hierarchy \"UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\"" {  } { { "../../VerilogHDL/uart.v" "uRecieve" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data uart.v(238) " "Verilog HDL Always Construct warning at uart.v(238): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart.v(238) " "Inferred latch for \"data\[1\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart.v(238) " "Inferred latch for \"data\[2\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart.v(238) " "Inferred latch for \"data\[3\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart.v(238) " "Inferred latch for \"data\[4\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] uart.v(238) " "Inferred latch for \"data\[5\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] uart.v(238) " "Inferred latch for \"data\[6\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] uart.v(238) " "Inferred latch for \"data\[7\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] uart.v(238) " "Inferred latch for \"data\[8\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] uart.v(238) " "Inferred latch for \"data\[9\]\" at uart.v(238)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501837 "|Kernel|UartSink:uUartSink|RxD:uRxD|Recieve:uRecieve"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartControllerModule UartControllerModule:uUartCon " "Elaborating entity \"UartControllerModule\" for hierarchy \"UartControllerModule:uUartCon\"" {  } { { "Kernel.v" "uUartCon" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933501838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latchdata uart.v(686) " "Verilog HDL Always Construct warning at uart.v(686): inferring latch(es) for variable \"latchdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 uart.v(701) " "Verilog HDL assignment warning at uart.v(701): truncated value with size 17 to match size of target (16)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 uart.v(727) " "Verilog HDL assignment warning at uart.v(727): truncated value with size 66 to match size of target (64)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 uart.v(746) " "Verilog HDL assignment warning at uart.v(746): truncated value with size 66 to match size of target (64)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(744) " "Verilog HDL Case Statement information at uart.v(744): all case item expressions in this case statement are onehot" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 744 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[0\] uart.v(686) " "Inferred latch for \"latchdata\[0\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[1\] uart.v(686) " "Inferred latch for \"latchdata\[1\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[2\] uart.v(686) " "Inferred latch for \"latchdata\[2\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[3\] uart.v(686) " "Inferred latch for \"latchdata\[3\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[4\] uart.v(686) " "Inferred latch for \"latchdata\[4\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[5\] uart.v(686) " "Inferred latch for \"latchdata\[5\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[6\] uart.v(686) " "Inferred latch for \"latchdata\[6\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[7\] uart.v(686) " "Inferred latch for \"latchdata\[7\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[8\] uart.v(686) " "Inferred latch for \"latchdata\[8\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[9\] uart.v(686) " "Inferred latch for \"latchdata\[9\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[10\] uart.v(686) " "Inferred latch for \"latchdata\[10\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[11\] uart.v(686) " "Inferred latch for \"latchdata\[11\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[12\] uart.v(686) " "Inferred latch for \"latchdata\[12\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[13\] uart.v(686) " "Inferred latch for \"latchdata\[13\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[14\] uart.v(686) " "Inferred latch for \"latchdata\[14\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[15\] uart.v(686) " "Inferred latch for \"latchdata\[15\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[16\] uart.v(686) " "Inferred latch for \"latchdata\[16\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[17\] uart.v(686) " "Inferred latch for \"latchdata\[17\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[18\] uart.v(686) " "Inferred latch for \"latchdata\[18\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[19\] uart.v(686) " "Inferred latch for \"latchdata\[19\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[20\] uart.v(686) " "Inferred latch for \"latchdata\[20\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[21\] uart.v(686) " "Inferred latch for \"latchdata\[21\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[22\] uart.v(686) " "Inferred latch for \"latchdata\[22\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[23\] uart.v(686) " "Inferred latch for \"latchdata\[23\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[24\] uart.v(686) " "Inferred latch for \"latchdata\[24\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[25\] uart.v(686) " "Inferred latch for \"latchdata\[25\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501840 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[26\] uart.v(686) " "Inferred latch for \"latchdata\[26\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[27\] uart.v(686) " "Inferred latch for \"latchdata\[27\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[28\] uart.v(686) " "Inferred latch for \"latchdata\[28\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[29\] uart.v(686) " "Inferred latch for \"latchdata\[29\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[30\] uart.v(686) " "Inferred latch for \"latchdata\[30\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[31\] uart.v(686) " "Inferred latch for \"latchdata\[31\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[32\] uart.v(686) " "Inferred latch for \"latchdata\[32\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[33\] uart.v(686) " "Inferred latch for \"latchdata\[33\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[34\] uart.v(686) " "Inferred latch for \"latchdata\[34\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[35\] uart.v(686) " "Inferred latch for \"latchdata\[35\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[36\] uart.v(686) " "Inferred latch for \"latchdata\[36\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[37\] uart.v(686) " "Inferred latch for \"latchdata\[37\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[38\] uart.v(686) " "Inferred latch for \"latchdata\[38\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[39\] uart.v(686) " "Inferred latch for \"latchdata\[39\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[40\] uart.v(686) " "Inferred latch for \"latchdata\[40\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[41\] uart.v(686) " "Inferred latch for \"latchdata\[41\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[42\] uart.v(686) " "Inferred latch for \"latchdata\[42\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[43\] uart.v(686) " "Inferred latch for \"latchdata\[43\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[44\] uart.v(686) " "Inferred latch for \"latchdata\[44\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[45\] uart.v(686) " "Inferred latch for \"latchdata\[45\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[46\] uart.v(686) " "Inferred latch for \"latchdata\[46\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[47\] uart.v(686) " "Inferred latch for \"latchdata\[47\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[48\] uart.v(686) " "Inferred latch for \"latchdata\[48\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[49\] uart.v(686) " "Inferred latch for \"latchdata\[49\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[50\] uart.v(686) " "Inferred latch for \"latchdata\[50\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[51\] uart.v(686) " "Inferred latch for \"latchdata\[51\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[52\] uart.v(686) " "Inferred latch for \"latchdata\[52\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[53\] uart.v(686) " "Inferred latch for \"latchdata\[53\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[54\] uart.v(686) " "Inferred latch for \"latchdata\[54\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[55\] uart.v(686) " "Inferred latch for \"latchdata\[55\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[56\] uart.v(686) " "Inferred latch for \"latchdata\[56\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[57\] uart.v(686) " "Inferred latch for \"latchdata\[57\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[58\] uart.v(686) " "Inferred latch for \"latchdata\[58\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[59\] uart.v(686) " "Inferred latch for \"latchdata\[59\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[60\] uart.v(686) " "Inferred latch for \"latchdata\[60\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[61\] uart.v(686) " "Inferred latch for \"latchdata\[61\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[62\] uart.v(686) " "Inferred latch for \"latchdata\[62\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latchdata\[63\] uart.v(686) " "Inferred latch for \"latchdata\[63\]\" at uart.v(686)" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 686 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933501841 "|Kernel|UartControllerModule:uUartCon"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM1 " "RAM logic \"RAM1\" is uninferred due to asynchronous read logic" {  } { { "Kernel.v" "RAM1" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 65 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1721933502119 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM2 " "RAM logic \"RAM2\" is uninferred due to asynchronous read logic" {  } { { "Kernel.v" "RAM2" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/Kernel.v" 66 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1721933502119 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1721933502119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|tx " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|tx has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[0\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[1\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[2\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[3\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502526 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[4\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|data\[9\] " "Latch UartSink:uUartSink\|RxD:uRxD\|Recieve:uRecieve\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSink:uUartSink\|RxD:uRxD\|RecieveState:uRecieveState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 334 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[5\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[6\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[7\] " "Latch UartSource:uUartSrc\|TxD:uTxD\|Transmit:uTransmit\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate " "Ports D and ENA on the latch are fed by the same signal UartSource:uUartSrc\|TxD:uTxD\|TransmitState:uTransmitState\|nstate" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721933502527 ""}  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721933502527 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UartSink:uUartSink\|oDONE UartSink:uUartSink\|oDONE~_emulated UartSink:uUartSink\|oDONE~1 " "Register \"UartSink:uUartSink\|oDONE\" is converted into an equivalent circuit using register \"UartSink:uUartSink\|oDONE~_emulated\" and latch \"UartSink:uUartSink\|oDONE~1\"" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 516 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721933502531 "|Kernel|UartSink:uUartSink|oDONE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UartSource:uUartSrc\|oDONE UartSource:uUartSrc\|oDONE~_emulated UartSource:uUartSrc\|oDONE~1 " "Register \"UartSource:uUartSrc\|oDONE\" is converted into an equivalent circuit using register \"UartSource:uUartSrc\|oDONE~_emulated\" and latch \"UartSource:uUartSrc\|oDONE~1\"" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 418 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1721933502531 "|Kernel|UartSource:uUartSrc|oDONE"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1721933502531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721933502913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721933504186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/output_files/Kernel.map.smsg " "Generated suppressed messages file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/Uart/output_files/Kernel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933504230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721933504345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721933504345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1761 " "Implemented 1761 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721933504456 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721933504456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1755 " "Implemented 1755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721933504456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721933504456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721933504467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 03:51:44 2024 " "Processing ended: Fri Jul 26 03:51:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721933504467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721933504467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721933504467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721933504467 ""}
