<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>A15SDOptimizer.cpp source code [llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='A15SDOptimizer.cpp.html'>A15SDOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== A15SDOptimizerPass.cpp - Optimize DPR and SPR register accesses on A15==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// The Cortex-A15 processor employs a tracking scheme in its register renaming</i></td></tr>
<tr><th id="10">10</th><td><i>// in order to process each instruction's micro-ops speculatively and</i></td></tr>
<tr><th id="11">11</th><td><i>// out-of-order with appropriate forwarding. The ARM architecture allows VFP</i></td></tr>
<tr><th id="12">12</th><td><i>// instructions to read and write 32-bit S-registers.  Each S-register</i></td></tr>
<tr><th id="13">13</th><td><i>// corresponds to one half (upper or lower) of an overlaid 64-bit D-register.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>// There are several instruction patterns which can be used to provide this</i></td></tr>
<tr><th id="16">16</th><td><i>// capability which can provide higher performance than other, potentially more</i></td></tr>
<tr><th id="17">17</th><td><i>// direct patterns, specifically around when one micro-op reads a D-register</i></td></tr>
<tr><th id="18">18</th><td><i>// operand that has recently been written as one or more S-register results.</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>// This file defines a pre-regalloc pass which looks for SPR producers which</i></td></tr>
<tr><th id="21">21</th><td><i>// are going to be used by a DPR (or QPR) consumers and creates the more</i></td></tr>
<tr><th id="22">22</th><td><i>// optimized access pattern.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "a15-sd-optimizer"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> {</td></tr>
<tr><th id="48">48</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="49">49</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::A15SDOptimizer::ID" title='(anonymous namespace)::A15SDOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::A15SDOptimizer::ID">ID</dfn>;</td></tr>
<tr><th id="50">50</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizerC1Ev" title='(anonymous namespace)::A15SDOptimizer::A15SDOptimizer' data-type='void (anonymous namespace)::A15SDOptimizer::A15SDOptimizer()' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizerC1Ev">A15SDOptimizer</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::ID" title='(anonymous namespace)::A15SDOptimizer::ID' data-use='a' data-ref="(anonymousnamespace)::A15SDOptimizer::ID">ID</a>) {}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::A15SDOptimizer::runOnMachineFunction' data-type='bool (anonymous namespace)::A15SDOptimizer::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1225Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1225Fn">Fn</dfn>) override;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114A15SDOptimizer11getPassNameEv" title='(anonymous namespace)::A15SDOptimizer::getPassName' data-type='llvm::StringRef (anonymous namespace)::A15SDOptimizer::getPassName() const' data-ref="_ZNK12_GLOBAL__N_114A15SDOptimizer11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM A15 S-&gt;D optimizer"</q>; }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <b>private</b>:</td></tr>
<tr><th id="57">57</th><td>    <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::A15SDOptimizer::TII" title='(anonymous namespace)::A15SDOptimizer::TII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="(anonymousnamespace)::A15SDOptimizer::TII">TII</dfn>;</td></tr>
<tr><th id="58">58</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</dfn>;</td></tr>
<tr><th id="59">59</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</dfn>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::runOnInstruction' data-type='bool (anonymous namespace)::A15SDOptimizer::runOnInstruction(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE">runOnInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1226MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1226MI">MI</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>    <i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">//</i></td></tr>
<tr><th id="64">64</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">    // Instruction builder helpers</i></td></tr>
<tr><th id="65">65</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">    //</i></td></tr>
<tr><th id="66">66</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createDupLane(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int Reg, unsigned int Lane, bool QPR = false)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="1227MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1227MBB">MBB</dfn>,</td></tr>
<tr><th id="67">67</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="1228InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1228InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="68">68</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="1229DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1229DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1230Reg" title='Reg' data-type='unsigned int' data-ref="1230Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1231Lane" title='Lane' data-type='unsigned int' data-ref="1231Lane">Lane</dfn>,</td></tr>
<tr><th id="69">69</th><td>                           <em>bool</em> <dfn class="local col2 decl" id="1232QPR" title='QPR' data-type='bool' data-ref="1232QPR">QPR</dfn> = <b>false</b>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer19createExtractSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Deb7098849" title='(anonymous namespace)::A15SDOptimizer::createExtractSubreg' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createExtractSubreg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int DReg, unsigned int Lane, const llvm::TargetRegisterClass * TRC)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer19createExtractSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Deb7098849">createExtractSubreg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1233MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1233MBB">MBB</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="1234InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1234InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1235DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1235DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1236DReg" title='DReg' data-type='unsigned int' data-ref="1236DReg">DReg</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                 <em>unsigned</em> <dfn class="local col7 decl" id="1237Lane" title='Lane' data-type='unsigned int' data-ref="1237Lane">Lane</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1238TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="1238TRC">TRC</dfn>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createVExt' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createVExt(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int Ssub0, unsigned int Ssub1)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createVExt</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1239MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1239MBB">MBB</dfn>,</td></tr>
<tr><th id="77">77</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1240InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1240InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="78">78</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1241DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1241DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1242Ssub0" title='Ssub0' data-type='unsigned int' data-ref="1242Ssub0">Ssub0</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="1243Ssub1" title='Ssub1' data-type='unsigned int' data-ref="1243Ssub1">Ssub1</dfn>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createRegSequence' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createRegSequence(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int Reg1, unsigned int Reg2)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createRegSequence</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1244MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1244MBB">MBB</dfn>,</td></tr>
<tr><th id="81">81</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="1245InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1245InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="82">82</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="1246DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1246DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1247Reg1" title='Reg1' data-type='unsigned int' data-ref="1247Reg1">Reg1</dfn>,</td></tr>
<tr><th id="83">83</th><td>                               <em>unsigned</em> <dfn class="local col8 decl" id="1248Reg2" title='Reg2' data-type='unsigned int' data-ref="1248Reg2">Reg2</dfn>);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::A15SDOptimizer::createInsertSubreg' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createInsertSubreg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int DReg, unsigned int Lane, unsigned int ToInsert)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">createInsertSubreg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1249MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1249MBB">MBB</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1250InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1250InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1251DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1251DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1252DReg" title='DReg' data-type='unsigned int' data-ref="1252DReg">DReg</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="1253Lane" title='Lane' data-type='unsigned int' data-ref="1253Lane">Lane</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="1254ToInsert" title='ToInsert' data-type='unsigned int' data-ref="1254ToInsert">ToInsert</dfn>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17createImplicitDefERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE" title='(anonymous namespace)::A15SDOptimizer::createImplicitDef' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createImplicitDef(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17createImplicitDefERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">createImplicitDef</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1255MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1255MBB">MBB</dfn>,</td></tr>
<tr><th id="91">91</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="1256InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1256InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="92">92</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="1257DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1257DL">DL</dfn>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE">//</i></td></tr>
<tr><th id="95">95</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE">    // Various property checkers</i></td></tr>
<tr><th id="96">96</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE">    //</i></td></tr>
<tr><th id="97">97</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE" title='(anonymous namespace)::A15SDOptimizer::usesRegClass' data-type='bool (anonymous namespace)::A15SDOptimizer::usesRegClass(llvm::MachineOperand &amp; MO, const llvm::TargetRegisterClass * TRC)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE">usesRegClass</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1258MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1258MO">MO</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="1259TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="1259TRC">TRC</dfn>);</td></tr>
<tr><th id="98">98</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::hasPartialWrite' data-type='bool (anonymous namespace)::A15SDOptimizer::hasPartialWrite(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE">hasPartialWrite</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1260MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1260MI">MI</dfn>);</td></tr>
<tr><th id="99">99</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::getReadDPRs' data-type='SmallVector&lt;unsigned int, 8&gt; (anonymous namespace)::A15SDOptimizer::getReadDPRs(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE">getReadDPRs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1261MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1261MI">MI</dfn>);</td></tr>
<tr><th id="100">100</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj" title='(anonymous namespace)::A15SDOptimizer::getDPRLaneFromSPR' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::getDPRLaneFromSPR(unsigned int SReg)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj">getDPRLaneFromSPR</a>(<em>unsigned</em> <dfn class="local col2 decl" id="1262SReg" title='SReg' data-type='unsigned int' data-ref="1262SReg">SReg</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">//</i></td></tr>
<tr><th id="103">103</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">    // Methods used for getting the definitions of partial registers</i></td></tr>
<tr><th id="104">104</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">    //</i></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::elideCopies' data-type='llvm::MachineInstr * (anonymous namespace)::A15SDOptimizer::elideCopies(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">elideCopies</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1263MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1263MI">MI</dfn>);</td></tr>
<tr><th id="107">107</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::A15SDOptimizer::elideCopiesAndPHIs' data-type='void (anonymous namespace)::A15SDOptimizer::elideCopiesAndPHIs(llvm::MachineInstr * MI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Outs)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE">elideCopiesAndPHIs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1264MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1264MI">MI</dfn>,</td></tr>
<tr><th id="108">108</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col5 decl" id="1265Outs" title='Outs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="1265Outs">Outs</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>    <i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">//</i></td></tr>
<tr><th id="111">111</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">    // Pattern optimization methods</i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">    //</i></td></tr>
<tr><th id="113">113</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern(llvm::MachineInstr * MI, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1266MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1266MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1267Reg" title='Reg' data-type='unsigned int' data-ref="1267Reg">Reg</dfn>);</td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::optimizeSDPattern' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::optimizeSDPattern(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE">optimizeSDPattern</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1268MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1268MI">MI</dfn>);</td></tr>
<tr><th id="115">115</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj" title='(anonymous namespace)::A15SDOptimizer::getPrefSPRLane' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::getPrefSPRLane(unsigned int SReg)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj">getPrefSPRLane</a>(<em>unsigned</em> <dfn class="local col9 decl" id="1269SReg" title='SReg' data-type='unsigned int' data-ref="1269SReg">SReg</dfn>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">//</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">    // Sanitizing method - used to make sure if don't leave dead code around.</i></td></tr>
<tr><th id="119">119</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">    //</i></td></tr>
<tr><th id="120">120</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::eraseInstrWithNoUses' data-type='void (anonymous namespace)::A15SDOptimizer::eraseInstrWithNoUses(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">eraseInstrWithNoUses</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1270MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1270MI">MI</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <i  data-doc="(anonymousnamespace)::A15SDOptimizer::Replacements">//</i></td></tr>
<tr><th id="123">123</th><td><i  data-doc="(anonymousnamespace)::A15SDOptimizer::Replacements">    // A map used to track the changes done by this pass.</i></td></tr>
<tr><th id="124">124</th><td><i  data-doc="(anonymousnamespace)::A15SDOptimizer::Replacements">    //</i></td></tr>
<tr><th id="125">125</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::A15SDOptimizer::Replacements" title='(anonymous namespace)::A15SDOptimizer::Replacements' data-type='std::map&lt;MachineInstr *, unsigned int&gt;' data-ref="(anonymousnamespace)::A15SDOptimizer::Replacements">Replacements</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-type='std::set&lt;MachineInstr *&gt;' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</dfn>;</td></tr>
<tr><th id="127">127</th><td>  };</td></tr>
<tr><th id="128">128</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::A15SDOptimizer::ID" title='(anonymous namespace)::A15SDOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::A15SDOptimizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="129">129</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE">// Returns true if this is a use of a SPR register.</i></td></tr>
<tr><th id="132">132</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE" title='(anonymous namespace)::A15SDOptimizer::usesRegClass' data-type='bool (anonymous namespace)::A15SDOptimizer::usesRegClass(llvm::MachineOperand &amp; MO, const llvm::TargetRegisterClass * TRC)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE">usesRegClass</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1271MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1271MO">MO</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1272TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="1272TRC">TRC</dfn>) {</td></tr>
<tr><th id="134">134</th><td>  <b>if</b> (!<a class="local col1 ref" href="#1271MO" title='MO' data-ref="1271MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1273Reg" title='Reg' data-type='unsigned int' data-ref="1273Reg">Reg</dfn> = <a class="local col1 ref" href="#1271MO" title='MO' data-ref="1271MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#1273Reg" title='Reg' data-ref="1273Reg">Reg</a>))</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#1273Reg" title='Reg' data-ref="1273Reg">Reg</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(<a class="local col2 ref" href="#1272TRC" title='TRC' data-ref="1272TRC">TRC</a>);</td></tr>
<tr><th id="140">140</th><td>  <b>else</b></td></tr>
<tr><th id="141">141</th><td>    <b>return</b> <a class="local col2 ref" href="#1272TRC" title='TRC' data-ref="1272TRC">TRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col3 ref" href="#1273Reg" title='Reg' data-ref="1273Reg">Reg</a>);</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj" title='(anonymous namespace)::A15SDOptimizer::getDPRLaneFromSPR' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::getDPRLaneFromSPR(unsigned int SReg)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj">getDPRLaneFromSPR</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1274SReg" title='SReg' data-type='unsigned int' data-ref="1274SReg">SReg</dfn>) {</td></tr>
<tr><th id="145">145</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1275DReg" title='DReg' data-type='unsigned int' data-ref="1275DReg">DReg</dfn> = TRI-&gt;getMatchingSuperReg(SReg, ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>,</td></tr>
<tr><th id="146">146</th><td>                                           &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (DReg != ARM::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::ARM&apos;">NoRegister</span>) <b>return</b> ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>;</td></tr>
<tr><th id="148">148</th><td>  <b>return</b> ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>;</td></tr>
<tr><th id="149">149</th><td>}</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj">// Get the subreg type that is most likely to be coalesced</i></td></tr>
<tr><th id="152">152</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj">// for an SPR register that will be used in VDUP32d pseudo.</i></td></tr>
<tr><th id="153">153</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj" title='(anonymous namespace)::A15SDOptimizer::getPrefSPRLane' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::getPrefSPRLane(unsigned int SReg)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj">getPrefSPRLane</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1276SReg" title='SReg' data-type='unsigned int' data-ref="1276SReg">SReg</dfn>) {</td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a>))</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj" title='(anonymous namespace)::A15SDOptimizer::getDPRLaneFromSPR' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj">getDPRLaneFromSPR</a>(<a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1277MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1277MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a>);</td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (!MI) <b>return</b> ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>;</td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="1278MO" title='MO' data-type='llvm::MachineOperand *' data-ref="1278MO">MO</dfn> = <a class="local col7 ref" href="#1277MI" title='MI' data-ref="1277MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO-&gt;isReg() &amp;&amp; &quot;Non-register operand found!&quot;) ? void (0) : __assert_fail (&quot;MO-&gt;isReg() &amp;&amp; \&quot;Non-register operand found!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/A15SDOptimizer.cpp&quot;, 161, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1278MO" title='MO' data-ref="1278MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Non-register operand found!"</q>);</td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (!MO) <b>return</b> ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <b>if</b> (MI-&gt;isCopy() &amp;&amp; usesRegClass(MI-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="165">165</th><td>                                    &amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>)) {</td></tr>
<tr><th id="166">166</th><td>    <a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a> = <a class="local col7 ref" href="#1277MI" title='MI' data-ref="1277MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a>)) {</td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (MO-&gt;getSubReg() == ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>) <b>return</b> ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>;</td></tr>
<tr><th id="171">171</th><td>    <b>return</b> ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj" title='(anonymous namespace)::A15SDOptimizer::getDPRLaneFromSPR' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17getDPRLaneFromSPREj">getDPRLaneFromSPR</a>(<a class="local col6 ref" href="#1276SReg" title='SReg' data-ref="1276SReg">SReg</a>);</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">// MI is known to be dead. Figure out what instructions</i></td></tr>
<tr><th id="177">177</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">// are also made dead by this and mark them for removal.</i></td></tr>
<tr><th id="178">178</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::eraseInstrWithNoUses' data-type='void (anonymous namespace)::A15SDOptimizer::eraseInstrWithNoUses(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">eraseInstrWithNoUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1279MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1279MI">MI</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="1280Front" title='Front' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="1280Front">Front</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col9 ref" href="#1279MI" title='MI' data-ref="1279MI">MI</a>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Deleting base instruction &quot; &lt;&lt; *MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Deleting base instruction "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#1279MI" title='MI' data-ref="1279MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="183">183</th><td>  <a class="local col0 ref" href="#1280Front" title='Front' data-ref="1280Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#1279MI" title='MI' data-ref="1279MI">MI</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <b>while</b> (<a class="local col0 ref" href="#1280Front" title='Front' data-ref="1280Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>0</var>) {</td></tr>
<tr><th id="186">186</th><td>    <a class="local col9 ref" href="#1279MI" title='MI' data-ref="1279MI">MI</a> = <a class="local col0 ref" href="#1280Front" title='Front' data-ref="1280Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="187">187</th><td>    <a class="local col0 ref" href="#1280Front" title='Front' data-ref="1280Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <i>// MI is already known to be dead. We need to see</i></td></tr>
<tr><th id="190">190</th><td><i>    // if other instructions can also be removed.</i></td></tr>
<tr><th id="191">191</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1281MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1281MO">MO</dfn> : <a class="local col9 ref" href="#1279MI" title='MI' data-ref="1279MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="192">192</th><td>      <b>if</b> ((!<a class="local col1 ref" href="#1281MO" title='MO' data-ref="1281MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) || (!<a class="local col1 ref" href="#1281MO" title='MO' data-ref="1281MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()))</td></tr>
<tr><th id="193">193</th><td>        <b>continue</b>;</td></tr>
<tr><th id="194">194</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="1282Reg" title='Reg' data-type='unsigned int' data-ref="1282Reg">Reg</dfn> = <a class="local col1 ref" href="#1281MO" title='MO' data-ref="1281MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="195">195</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#1282Reg" title='Reg' data-ref="1282Reg">Reg</a>))</td></tr>
<tr><th id="196">196</th><td>        <b>continue</b>;</td></tr>
<tr><th id="197">197</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="1283Op" title='Op' data-type='llvm::MachineOperand *' data-ref="1283Op">Op</dfn> = <a class="local col9 ref" href="#1279MI" title='MI' data-ref="1279MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandEjbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="local col2 ref" href="#1282Reg" title='Reg' data-ref="1282Reg">Reg</a>);</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>      <b>if</b> (!<a class="local col3 ref" href="#1283Op" title='Op' data-ref="1283Op">Op</a>)</td></tr>
<tr><th id="200">200</th><td>        <b>continue</b>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1284Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1284Def">Def</dfn> = <a class="local col3 ref" href="#1283Op" title='Op' data-ref="1283Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>      <i>// We don't need to do anything if we have already marked</i></td></tr>
<tr><th id="205">205</th><td><i>      // this instruction as being dead.</i></td></tr>
<tr><th id="206">206</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(<a class="local col4 ref" href="#1284Def" title='Def' data-ref="1284Def">Def</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>())</td></tr>
<tr><th id="207">207</th><td>        <b>continue</b>;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>      <i>// Check if all the uses of this instruction are marked as</i></td></tr>
<tr><th id="210">210</th><td><i>      // dead. If so, we can also mark this instruction as being</i></td></tr>
<tr><th id="211">211</th><td><i>      // dead.</i></td></tr>
<tr><th id="212">212</th><td>      <em>bool</em> <dfn class="local col5 decl" id="1285IsDead" title='IsDead' data-type='bool' data-ref="1285IsDead">IsDead</dfn> = <b>true</b>;</td></tr>
<tr><th id="213">213</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="1286MODef" title='MODef' data-type='llvm::MachineOperand &amp;' data-ref="1286MODef">MODef</dfn> : <a class="local col4 ref" href="#1284Def" title='Def' data-ref="1284Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="214">214</th><td>        <b>if</b> ((!<a class="local col6 ref" href="#1286MODef" title='MODef' data-ref="1286MODef">MODef</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) || (!<a class="local col6 ref" href="#1286MODef" title='MODef' data-ref="1286MODef">MODef</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()))</td></tr>
<tr><th id="215">215</th><td>          <b>continue</b>;</td></tr>
<tr><th id="216">216</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="1287DefReg" title='DefReg' data-type='unsigned int' data-ref="1287DefReg">DefReg</dfn> = <a class="local col6 ref" href="#1286MODef" title='MODef' data-ref="1286MODef">MODef</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="217">217</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#1287DefReg" title='DefReg' data-ref="1287DefReg">DefReg</a>)) {</td></tr>
<tr><th id="218">218</th><td>          <a class="local col5 ref" href="#1285IsDead" title='IsDead' data-ref="1285IsDead">IsDead</a> = <b>false</b>;</td></tr>
<tr><th id="219">219</th><td>          <b>break</b>;</td></tr>
<tr><th id="220">220</th><td>        }</td></tr>
<tr><th id="221">221</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1288Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="1288Use">Use</dfn> : <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col2 ref" href="#1282Reg" title='Reg' data-ref="1282Reg">Reg</a>)) {</td></tr>
<tr><th id="222">222</th><td>          <i>// We don't care about self references.</i></td></tr>
<tr><th id="223">223</th><td>          <b>if</b> (&amp;<a class="local col8 ref" href="#1288Use" title='Use' data-ref="1288Use">Use</a> == <a class="local col4 ref" href="#1284Def" title='Def' data-ref="1284Def">Def</a>)</td></tr>
<tr><th id="224">224</th><td>            <b>continue</b>;</td></tr>
<tr><th id="225">225</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(&amp;<a class="local col8 ref" href="#1288Use" title='Use' data-ref="1288Use">Use</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator==' data-ref="_ZNKSt23_Rb_tree_const_iteratoreqERKSt23_Rb_tree_const_iteratorIT_E">==</a> <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>()) {</td></tr>
<tr><th id="226">226</th><td>            <a class="local col5 ref" href="#1285IsDead" title='IsDead' data-ref="1285IsDead">IsDead</a> = <b>false</b>;</td></tr>
<tr><th id="227">227</th><td>            <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>          }</td></tr>
<tr><th id="229">229</th><td>        }</td></tr>
<tr><th id="230">230</th><td>      }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>      <b>if</b> (!<a class="local col5 ref" href="#1285IsDead" title='IsDead' data-ref="1285IsDead">IsDead</a>) <b>continue</b>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Deleting instruction &quot; &lt;&lt; *Def &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Deleting instruction "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#1284Def" title='Def' data-ref="1284Def">Def</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="235">235</th><td>      <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col4 ref" href="#1284Def" title='Def' data-ref="1284Def">Def</a>);</td></tr>
<tr><th id="236">236</th><td>    }</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE">// Creates the more optimized patterns and generally does all the code</i></td></tr>
<tr><th id="241">241</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE">// transformations in this pass.</i></td></tr>
<tr><th id="242">242</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::optimizeSDPattern' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::optimizeSDPattern(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE">optimizeSDPattern</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1289MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1289MI">MI</dfn>) {</td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>, <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>()) {</td></tr>
<tr><th id="248">248</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1290DPRReg" title='DPRReg' data-type='unsigned int' data-ref="1290DPRReg">DPRReg</dfn> = <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="249">249</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1291SPRReg" title='SPRReg' data-type='unsigned int' data-ref="1291SPRReg">SPRReg</dfn> = <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#1290DPRReg" title='DPRReg' data-ref="1290DPRReg">DPRReg</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#1291SPRReg" title='SPRReg' data-ref="1291SPRReg">SPRReg</a>)) {</td></tr>
<tr><th id="252">252</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1292DPRMI" title='DPRMI' data-type='llvm::MachineInstr *' data-ref="1292DPRMI">DPRMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="253">253</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1293SPRMI" title='SPRMI' data-type='llvm::MachineInstr *' data-ref="1293SPRMI">SPRMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>      <b>if</b> (<a class="local col2 ref" href="#1292DPRMI" title='DPRMI' data-ref="1292DPRMI">DPRMI</a> &amp;&amp; <a class="local col3 ref" href="#1293SPRMI" title='SPRMI' data-ref="1293SPRMI">SPRMI</a>) {</td></tr>
<tr><th id="256">256</th><td>        <i>// See if the first operand of this insert_subreg is IMPLICIT_DEF</i></td></tr>
<tr><th id="257">257</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1294ECDef" title='ECDef' data-type='llvm::MachineInstr *' data-ref="1294ECDef">ECDef</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::elideCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">elideCopies</a>(<a class="local col2 ref" href="#1292DPRMI" title='DPRMI' data-ref="1292DPRMI">DPRMI</a>);</td></tr>
<tr><th id="258">258</th><td>        <b>if</b> (<a class="local col4 ref" href="#1294ECDef" title='ECDef' data-ref="1294ECDef">ECDef</a> &amp;&amp; <a class="local col4 ref" href="#1294ECDef" title='ECDef' data-ref="1294ECDef">ECDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="259">259</th><td>          <i>// Another corner case - if we're inserting something that is purely</i></td></tr>
<tr><th id="260">260</th><td><i>          // a subreg copy of a DPR, just use that DPR.</i></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1295EC" title='EC' data-type='llvm::MachineInstr *' data-ref="1295EC">EC</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::elideCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">elideCopies</a>(<a class="local col3 ref" href="#1293SPRMI" title='SPRMI' data-ref="1293SPRMI">SPRMI</a>);</td></tr>
<tr><th id="263">263</th><td>          <i>// Is it a subreg copy of ssub_0?</i></td></tr>
<tr><th id="264">264</th><td>          <b>if</b> (EC &amp;&amp; EC-&gt;isCopy() &amp;&amp;</td></tr>
<tr><th id="265">265</th><td>              EC-&gt;getOperand(<var>1</var>).getSubReg() == ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>) {</td></tr>
<tr><th id="266">266</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Found a subreg copy: &quot; &lt;&lt; *SPRMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found a subreg copy: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#1293SPRMI" title='SPRMI' data-ref="1293SPRMI">SPRMI</a>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>            <i>// Find the thing we're subreg copying out of - is it of the same</i></td></tr>
<tr><th id="269">269</th><td><i>            // regclass as DPRMI? (i.e. a DPR or QPR).</i></td></tr>
<tr><th id="270">270</th><td>            <em>unsigned</em> <dfn class="local col6 decl" id="1296FullReg" title='FullReg' data-type='unsigned int' data-ref="1296FullReg">FullReg</dfn> = <a class="local col3 ref" href="#1293SPRMI" title='SPRMI' data-ref="1293SPRMI">SPRMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="271">271</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="1297TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="1297TRC">TRC</dfn> =</td></tr>
<tr><th id="272">272</th><td>              <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="273">273</th><td>            <b>if</b> (<a class="local col7 ref" href="#1297TRC" title='TRC' data-ref="1297TRC">TRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#1296FullReg" title='FullReg' data-ref="1296FullReg">FullReg</a>))) {</td></tr>
<tr><th id="274">274</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Subreg copy is compatible - returning &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Subreg copy is compatible - returning "</q>);</td></tr>
<tr><th id="275">275</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; printReg(FullReg) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#1296FullReg" title='FullReg' data-ref="1296FullReg">FullReg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="276">276</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::eraseInstrWithNoUses' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">eraseInstrWithNoUses</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>);</td></tr>
<tr><th id="277">277</th><td>              <b>return</b> <a class="local col6 ref" href="#1296FullReg" title='FullReg' data-ref="1296FullReg">FullReg</a>;</td></tr>
<tr><th id="278">278</th><td>            }</td></tr>
<tr><th id="279">279</th><td>          }</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>          <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>, <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="282">282</th><td>        }</td></tr>
<tr><th id="283">283</th><td>      }</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>, <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (MI-&gt;isRegSequence() &amp;&amp; usesRegClass(MI-&gt;getOperand(<var>1</var>),</td></tr>
<tr><th id="289">289</th><td>                                          &amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>)) {</td></tr>
<tr><th id="290">290</th><td>    <i>// See if all bar one of the operands are IMPLICIT_DEF and insert the</i></td></tr>
<tr><th id="291">291</th><td><i>    // optimizer pattern accordingly.</i></td></tr>
<tr><th id="292">292</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1298NumImplicit" title='NumImplicit' data-type='unsigned int' data-ref="1298NumImplicit">NumImplicit</dfn> = <var>0</var>, <dfn class="local col9 decl" id="1299NumTotal" title='NumTotal' data-type='unsigned int' data-ref="1299NumTotal">NumTotal</dfn> = <var>0</var>;</td></tr>
<tr><th id="293">293</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1300NonImplicitReg" title='NonImplicitReg' data-type='unsigned int' data-ref="1300NonImplicitReg">NonImplicitReg</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1301I" title='I' data-type='unsigned int' data-ref="1301I">I</dfn> = <var>1</var>; <a class="local col1 ref" href="#1301I" title='I' data-ref="1301I">I</a> &lt; <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>(); ++<a class="local col1 ref" href="#1301I" title='I' data-ref="1301I">I</a>) {</td></tr>
<tr><th id="296">296</th><td>      <b>if</b> (!<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1301I" title='I' data-ref="1301I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="297">297</th><td>        <b>continue</b>;</td></tr>
<tr><th id="298">298</th><td>      ++<a class="local col9 ref" href="#1299NumTotal" title='NumTotal' data-ref="1299NumTotal">NumTotal</a>;</td></tr>
<tr><th id="299">299</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="1302OpReg" title='OpReg' data-type='unsigned int' data-ref="1302OpReg">OpReg</dfn> = <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1301I" title='I' data-ref="1301I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#1302OpReg" title='OpReg' data-ref="1302OpReg">OpReg</a>))</td></tr>
<tr><th id="302">302</th><td>        <b>break</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1303Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1303Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#1302OpReg" title='OpReg' data-ref="1302OpReg">OpReg</a>);</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (!<a class="local col3 ref" href="#1303Def" title='Def' data-ref="1303Def">Def</a>)</td></tr>
<tr><th id="306">306</th><td>        <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>      <b>if</b> (<a class="local col3 ref" href="#1303Def" title='Def' data-ref="1303Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="308">308</th><td>        ++<a class="local col8 ref" href="#1298NumImplicit" title='NumImplicit' data-ref="1298NumImplicit">NumImplicit</a>;</td></tr>
<tr><th id="309">309</th><td>      <b>else</b></td></tr>
<tr><th id="310">310</th><td>        <a class="local col0 ref" href="#1300NonImplicitReg" title='NonImplicitReg' data-ref="1300NonImplicitReg">NonImplicitReg</a> = <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1301I" title='I' data-ref="1301I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col8 ref" href="#1298NumImplicit" title='NumImplicit' data-ref="1298NumImplicit">NumImplicit</a> == <a class="local col9 ref" href="#1299NumTotal" title='NumTotal' data-ref="1299NumTotal">NumTotal</a> - <var>1</var>)</td></tr>
<tr><th id="314">314</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>, <a class="local col0 ref" href="#1300NonImplicitReg" title='NonImplicitReg' data-ref="1300NonImplicitReg">NonImplicitReg</a>);</td></tr>
<tr><th id="315">315</th><td>    <b>else</b></td></tr>
<tr><th id="316">316</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</a>(<a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>, <a class="local col9 ref" href="#1289MI" title='MI' data-ref="1289MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled update pattern!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/A15SDOptimizer.cpp&quot;, 319)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled update pattern!"</q>);</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE">// Return true if this MachineInstr inserts a scalar (SPR) value into</i></td></tr>
<tr><th id="323">323</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE">// a D or Q register.</i></td></tr>
<tr><th id="324">324</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::hasPartialWrite' data-type='bool (anonymous namespace)::A15SDOptimizer::hasPartialWrite(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE">hasPartialWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1304MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1304MI">MI</dfn>) {</td></tr>
<tr><th id="325">325</th><td>  <i>// The only way we can do a partial register update is through a COPY,</i></td></tr>
<tr><th id="326">326</th><td><i>  // INSERT_SUBREG or REG_SEQUENCE.</i></td></tr>
<tr><th id="327">327</th><td>  <b>if</b> (MI-&gt;isCopy() &amp;&amp; usesRegClass(MI-&gt;getOperand(<var>1</var>), &amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>))</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <b>if</b> (MI-&gt;isInsertSubreg() &amp;&amp; usesRegClass(MI-&gt;getOperand(<var>2</var>),</td></tr>
<tr><th id="331">331</th><td>                                           &amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>))</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>if</b> (MI-&gt;isRegSequence() &amp;&amp; usesRegClass(MI-&gt;getOperand(<var>1</var>), &amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>))</td></tr>
<tr><th id="335">335</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">// Looks through full copies to get the instruction that defines the input</i></td></tr>
<tr><th id="341">341</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">// operand for MI.</i></td></tr>
<tr><th id="342">342</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::elideCopies' data-type='llvm::MachineInstr * (anonymous namespace)::A15SDOptimizer::elideCopies(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">elideCopies</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1305MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1305MI">MI</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <b>if</b> (!<a class="local col5 ref" href="#1305MI" title='MI' data-ref="1305MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="344">344</th><td>    <b>return</b> <a class="local col5 ref" href="#1305MI" title='MI' data-ref="1305MI">MI</a>;</td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#1305MI" title='MI' data-ref="1305MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1306Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1306Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#1305MI" title='MI' data-ref="1305MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="348">348</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1306Def" title='Def' data-ref="1306Def">Def</a>)</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="350">350</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::elideCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11elideCopiesEPN4llvm12MachineInstrE">elideCopies</a>(<a class="local col6 ref" href="#1306Def" title='Def' data-ref="1306Def">Def</a>);</td></tr>
<tr><th id="351">351</th><td>}</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE">// Look through full copies and PHIs to get the set of non-copy MachineInstrs</i></td></tr>
<tr><th id="354">354</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE">// that can produce MI.</i></td></tr>
<tr><th id="355">355</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::A15SDOptimizer::elideCopiesAndPHIs' data-type='void (anonymous namespace)::A15SDOptimizer::elideCopiesAndPHIs(llvm::MachineInstr * MI, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Outs)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE">elideCopiesAndPHIs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="1307MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1307MI">MI</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col8 decl" id="1308Outs" title='Outs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="1308Outs">Outs</dfn>) {</td></tr>
<tr><th id="357">357</th><td>   <i>// Looking through PHIs may create loops so we need to track what</i></td></tr>
<tr><th id="358">358</th><td><i>   // instructions we have visited before.</i></td></tr>
<tr><th id="359">359</th><td>   <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col9 decl" id="1309Reached" title='Reached' data-type='std::set&lt;MachineInstr *&gt;' data-ref="1309Reached">Reached</dfn>;</td></tr>
<tr><th id="360">360</th><td>   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="1310Front" title='Front' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="1310Front">Front</dfn>;</td></tr>
<tr><th id="361">361</th><td>   <a class="local col0 ref" href="#1310Front" title='Front' data-ref="1310Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>);</td></tr>
<tr><th id="362">362</th><td>   <b>while</b> (<a class="local col0 ref" href="#1310Front" title='Front' data-ref="1310Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>0</var>) {</td></tr>
<tr><th id="363">363</th><td>     <a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a> = <a class="local col0 ref" href="#1310Front" title='Front' data-ref="1310Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="364">364</th><td>     <a class="local col0 ref" href="#1310Front" title='Front' data-ref="1310Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>     <i>// If we have already explored this MachineInstr, ignore it.</i></td></tr>
<tr><th id="367">367</th><td>     <b>if</b> (<a class="local col9 ref" href="#1309Reached" title='Reached' data-ref="1309Reached">Reached</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set4findERKT_" title='std::set::find' data-ref="_ZNSt3set4findERKT_">find</a>(<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col9 ref" href="#1309Reached" title='Reached' data-ref="1309Reached">Reached</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set3endEv" title='std::set::end' data-ref="_ZNKSt3set3endEv">end</a>())</td></tr>
<tr><th id="368">368</th><td>       <b>continue</b>;</td></tr>
<tr><th id="369">369</th><td>     <a class="local col9 ref" href="#1309Reached" title='Reached' data-ref="1309Reached">Reached</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>);</td></tr>
<tr><th id="370">370</th><td>     <b>if</b> (<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="371">371</th><td>       <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="1311I" title='I' data-type='unsigned int' data-ref="1311I">I</dfn> = <var>1</var>, <dfn class="local col2 decl" id="1312E" title='E' data-type='unsigned int' data-ref="1312E">E</dfn> = <a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#1311I" title='I' data-ref="1311I">I</a> != <a class="local col2 ref" href="#1312E" title='E' data-ref="1312E">E</a>; <a class="local col1 ref" href="#1311I" title='I' data-ref="1311I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="372">372</th><td>         <em>unsigned</em> <dfn class="local col3 decl" id="1313Reg" title='Reg' data-type='unsigned int' data-ref="1313Reg">Reg</dfn> = <a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1311I" title='I' data-ref="1311I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="373">373</th><td>         <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#1313Reg" title='Reg' data-ref="1313Reg">Reg</a>)) {</td></tr>
<tr><th id="374">374</th><td>           <b>continue</b>;</td></tr>
<tr><th id="375">375</th><td>         }</td></tr>
<tr><th id="376">376</th><td>         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1314NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="1314NewMI">NewMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#1313Reg" title='Reg' data-ref="1313Reg">Reg</a>);</td></tr>
<tr><th id="377">377</th><td>         <b>if</b> (!<a class="local col4 ref" href="#1314NewMI" title='NewMI' data-ref="1314NewMI">NewMI</a>)</td></tr>
<tr><th id="378">378</th><td>           <b>continue</b>;</td></tr>
<tr><th id="379">379</th><td>         <a class="local col0 ref" href="#1310Front" title='Front' data-ref="1310Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#1314NewMI" title='NewMI' data-ref="1314NewMI">NewMI</a>);</td></tr>
<tr><th id="380">380</th><td>       }</td></tr>
<tr><th id="381">381</th><td>     } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>()) {</td></tr>
<tr><th id="382">382</th><td>       <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="383">383</th><td>         <b>continue</b>;</td></tr>
<tr><th id="384">384</th><td>       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1315NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="1315NewMI">NewMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="385">385</th><td>       <b>if</b> (!<a class="local col5 ref" href="#1315NewMI" title='NewMI' data-ref="1315NewMI">NewMI</a>)</td></tr>
<tr><th id="386">386</th><td>         <b>continue</b>;</td></tr>
<tr><th id="387">387</th><td>       <a class="local col0 ref" href="#1310Front" title='Front' data-ref="1310Front">Front</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#1315NewMI" title='NewMI' data-ref="1315NewMI">NewMI</a>);</td></tr>
<tr><th id="388">388</th><td>     } <b>else</b> {</td></tr>
<tr><th id="389">389</th><td>       <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Found partial copy&quot; &lt;&lt; *MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found partial copy"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="390">390</th><td>       <a class="local col8 ref" href="#1308Outs" title='Outs' data-ref="1308Outs">Outs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#1307MI" title='MI' data-ref="1307MI">MI</a>);</td></tr>
<tr><th id="391">391</th><td>     }</td></tr>
<tr><th id="392">392</th><td>   }</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE">// Return the DPR virtual registers that are read by this machine instruction</i></td></tr>
<tr><th id="396">396</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE">// (if any).</i></td></tr>
<tr><th id="397">397</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::getReadDPRs' data-type='SmallVector&lt;unsigned int, 8&gt; (anonymous namespace)::A15SDOptimizer::getReadDPRs(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE">getReadDPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1316MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1316MI">MI</dfn>) {</td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col6 ref" href="#1316MI" title='MI' data-ref="1316MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>() || <a class="local col6 ref" href="#1316MI" title='MI' data-ref="1316MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col6 ref" href="#1316MI" title='MI' data-ref="1316MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() ||</td></tr>
<tr><th id="399">399</th><td>      <a class="local col6 ref" href="#1316MI" title='MI' data-ref="1316MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt;<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev">(</a>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="1317Defs" title='Defs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="1317Defs">Defs</dfn>;</td></tr>
<tr><th id="403">403</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="1318MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1318MO">MO</dfn> : <a class="local col6 ref" href="#1316MI" title='MI' data-ref="1316MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1318MO" title='MO' data-ref="1318MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#1318MO" title='MO' data-ref="1318MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="405">405</th><td>      <b>continue</b>;</td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (!usesRegClass(MO, &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="407">407</th><td>        !usesRegClass(MO, &amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="408">408</th><td>        !usesRegClass(MO, &amp;ARM::<span class='error' title="no member named &apos;DPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairRegClass</span>)) <i>// Treat DPair as QPR</i></td></tr>
<tr><th id="409">409</th><td>      <b>continue</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>    <a class="local col7 ref" href="#1317Defs" title='Defs' data-ref="1317Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#1318MO" title='MO' data-ref="1318MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td>  <b>return</b> <a class="local col7 ref" href="#1317Defs" title='Defs' data-ref="1317Defs">Defs</a>;</td></tr>
<tr><th id="414">414</th><td>}</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">// Creates a DPR register from an SPR one by using a VDUP.</i></td></tr>
<tr><th id="417">417</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createDupLane(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int Reg, unsigned int Lane, bool QPR = false)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1319MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1319MBB">MBB</dfn>,</td></tr>
<tr><th id="418">418</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1320InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1320InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="419">419</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1321DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1321DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1322Reg" title='Reg' data-type='unsigned int' data-ref="1322Reg">Reg</dfn>,</td></tr>
<tr><th id="420">420</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="1323Lane" title='Lane' data-type='unsigned int' data-ref="1323Lane">Lane</dfn>, <em>bool</em> <dfn class="local col4 decl" id="1324QPR" title='QPR' data-type='bool' data-ref="1324QPR">QPR</dfn>) {</td></tr>
<tr><th id="421">421</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1325Out" title='Out' data-type='unsigned int' data-ref="1325Out">Out</dfn> = MRI-&gt;createVirtualRegister(QPR ? &amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span> :</td></tr>
<tr><th id="422">422</th><td>                                                  &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="423">423</th><td>  BuildMI(MBB, InsertBefore, DL,</td></tr>
<tr><th id="424">424</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(QPR ? ARM::<span class='error' title="no member named &apos;VDUPLN32q&apos; in namespace &apos;llvm::ARM&apos;">VDUPLN32q</span> : ARM::<span class='error' title="no member named &apos;VDUPLN32d&apos; in namespace &apos;llvm::ARM&apos;">VDUPLN32d</span>), Out)</td></tr>
<tr><th id="425">425</th><td>      .addReg(Reg)</td></tr>
<tr><th id="426">426</th><td>      .addImm(Lane)</td></tr>
<tr><th id="427">427</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <b>return</b> <a class="local col5 ref" href="#1325Out" title='Out' data-ref="1325Out">Out</a>;</td></tr>
<tr><th id="430">430</th><td>}</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer19createExtractSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Deb7098849">// Creates a SPR register from a DPR by copying the value in lane 0.</i></td></tr>
<tr><th id="433">433</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer19createExtractSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Deb7098849" title='(anonymous namespace)::A15SDOptimizer::createExtractSubreg' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createExtractSubreg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int DReg, unsigned int Lane, const llvm::TargetRegisterClass * TRC)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer19createExtractSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Deb7098849">createExtractSubreg</dfn>(</td></tr>
<tr><th id="434">434</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="1326MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1326MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="1327InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1327InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="435">435</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="1328DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1328DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1329DReg" title='DReg' data-type='unsigned int' data-ref="1329DReg">DReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1330Lane" title='Lane' data-type='unsigned int' data-ref="1330Lane">Lane</dfn>,</td></tr>
<tr><th id="436">436</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="1331TRC" title='TRC' data-type='const llvm::TargetRegisterClass *' data-ref="1331TRC">TRC</dfn>) {</td></tr>
<tr><th id="437">437</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1332Out" title='Out' data-type='unsigned int' data-ref="1332Out">Out</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#1331TRC" title='TRC' data-ref="1331TRC">TRC</a>);</td></tr>
<tr><th id="438">438</th><td>  BuildMI(MBB,</td></tr>
<tr><th id="439">439</th><td>          InsertBefore,</td></tr>
<tr><th id="440">440</th><td>          DL,</td></tr>
<tr><th id="441">441</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::COPY), Out)</td></tr>
<tr><th id="442">442</th><td>    .addReg(DReg, <var>0</var>, Lane);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>return</b> <a class="local col2 ref" href="#1332Out" title='Out' data-ref="1332Out">Out</a>;</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">// Takes two SPR registers and creates a DPR by using a REG_SEQUENCE.</i></td></tr>
<tr><th id="448">448</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createRegSequence' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createRegSequence(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int Reg1, unsigned int Reg2)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createRegSequence</dfn>(</td></tr>
<tr><th id="449">449</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1333MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1333MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="1334InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1334InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="450">450</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="1335DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1335DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="1336Reg1" title='Reg1' data-type='unsigned int' data-ref="1336Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1337Reg2" title='Reg2' data-type='unsigned int' data-ref="1337Reg2">Reg2</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="1338Out" title='Out' data-type='unsigned int' data-ref="1338Out">Out</dfn> = MRI-&gt;createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>);</td></tr>
<tr><th id="452">452</th><td>  BuildMI(MBB,</td></tr>
<tr><th id="453">453</th><td>          InsertBefore,</td></tr>
<tr><th id="454">454</th><td>          DL,</td></tr>
<tr><th id="455">455</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::REG_SEQUENCE), Out)</td></tr>
<tr><th id="456">456</th><td>    .addReg(Reg1)</td></tr>
<tr><th id="457">457</th><td>    .addImm(ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>)</td></tr>
<tr><th id="458">458</th><td>    .addReg(Reg2)</td></tr>
<tr><th id="459">459</th><td>    .addImm(ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>);</td></tr>
<tr><th id="460">460</th><td>  <b>return</b> <a class="local col8 ref" href="#1338Out" title='Out' data-ref="1338Out">Out</a>;</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">// Takes two DPR registers that have previously been VDUPed (Ssub0 and Ssub1)</i></td></tr>
<tr><th id="464">464</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">// and merges them into one DPR register.</i></td></tr>
<tr><th id="465">465</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createVExt' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createVExt(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int Ssub0, unsigned int Ssub1)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createVExt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="1339MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1339MBB">MBB</dfn>,</td></tr>
<tr><th id="466">466</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="1340InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1340InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="467">467</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="1341DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1341DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1342Ssub0" title='Ssub0' data-type='unsigned int' data-ref="1342Ssub0">Ssub0</dfn>,</td></tr>
<tr><th id="468">468</th><td>                                    <em>unsigned</em> <dfn class="local col3 decl" id="1343Ssub1" title='Ssub1' data-type='unsigned int' data-ref="1343Ssub1">Ssub1</dfn>) {</td></tr>
<tr><th id="469">469</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1344Out" title='Out' data-type='unsigned int' data-ref="1344Out">Out</dfn> = MRI-&gt;createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="470">470</th><td>  BuildMI(MBB, InsertBefore, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;VEXTd32&apos; in namespace &apos;llvm::ARM&apos;">VEXTd32</span>), Out)</td></tr>
<tr><th id="471">471</th><td>      .addReg(Ssub0)</td></tr>
<tr><th id="472">472</th><td>      .addReg(Ssub1)</td></tr>
<tr><th id="473">473</th><td>      .addImm(<var>1</var>)</td></tr>
<tr><th id="474">474</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="475">475</th><td>  <b>return</b> <a class="local col4 ref" href="#1344Out" title='Out' data-ref="1344Out">Out</a>;</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::A15SDOptimizer::createInsertSubreg' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createInsertSubreg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL, unsigned int DReg, unsigned int Lane, unsigned int ToInsert)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">createInsertSubreg</dfn>(</td></tr>
<tr><th id="479">479</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="1345MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1345MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="1346InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1346InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="480">480</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="1347DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1347DL">DL</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1348DReg" title='DReg' data-type='unsigned int' data-ref="1348DReg">DReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1349Lane" title='Lane' data-type='unsigned int' data-ref="1349Lane">Lane</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1350ToInsert" title='ToInsert' data-type='unsigned int' data-ref="1350ToInsert">ToInsert</dfn>) {</td></tr>
<tr><th id="481">481</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1351Out" title='Out' data-type='unsigned int' data-ref="1351Out">Out</dfn> = MRI-&gt;createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;DPR_VFP2RegClass&apos; in namespace &apos;llvm::ARM&apos;">DPR_VFP2RegClass</span>);</td></tr>
<tr><th id="482">482</th><td>  BuildMI(MBB,</td></tr>
<tr><th id="483">483</th><td>          InsertBefore,</td></tr>
<tr><th id="484">484</th><td>          DL,</td></tr>
<tr><th id="485">485</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::INSERT_SUBREG), Out)</td></tr>
<tr><th id="486">486</th><td>    .addReg(DReg)</td></tr>
<tr><th id="487">487</th><td>    .addReg(ToInsert)</td></tr>
<tr><th id="488">488</th><td>    .addImm(Lane);</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <a class="local col1 ref" href="#1351Out" title='Out' data-ref="1351Out">Out</a>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>unsigned</em></td></tr>
<tr><th id="494">494</th><td><a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer17createImplicitDefERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE" title='(anonymous namespace)::A15SDOptimizer::createImplicitDef' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::createImplicitDef(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator InsertBefore, const llvm::DebugLoc &amp; DL)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17createImplicitDefERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">createImplicitDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="1352MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1352MBB">MBB</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="1353InsertBefore" title='InsertBefore' data-type='MachineBasicBlock::iterator' data-ref="1353InsertBefore">InsertBefore</dfn>,</td></tr>
<tr><th id="496">496</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="1354DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="1354DL">DL</dfn>) {</td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1355Out" title='Out' data-type='unsigned int' data-ref="1355Out">Out</dfn> = MRI-&gt;createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="498">498</th><td>  BuildMI(MBB,</td></tr>
<tr><th id="499">499</th><td>          InsertBefore,</td></tr>
<tr><th id="500">500</th><td>          DL,</td></tr>
<tr><th id="501">501</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TargetOpcode::IMPLICIT_DEF), Out);</td></tr>
<tr><th id="502">502</th><td>  <b>return</b> <a class="local col5 ref" href="#1355Out" title='Out' data-ref="1355Out">Out</a>;</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">// This function inserts instructions in order to optimize interactions between</i></td></tr>
<tr><th id="506">506</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">// SPR registers and DPR/QPR registers. It does so by performing VDUPs on all</i></td></tr>
<tr><th id="507">507</th><td><i  data-doc="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">// lanes, and the using VEXT instructions to recompose the result.</i></td></tr>
<tr><th id="508">508</th><td><em>unsigned</em></td></tr>
<tr><th id="509">509</th><td><a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj" title='(anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern' data-type='unsigned int (anonymous namespace)::A15SDOptimizer::optimizeAllLanesPattern(llvm::MachineInstr * MI, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj">optimizeAllLanesPattern</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1356MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1356MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1357Reg" title='Reg' data-type='unsigned int' data-ref="1357Reg">Reg</dfn>) {</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="1358InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="1358InsertPt">InsertPt</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col6 ref" href="#1356MI" title='MI' data-ref="1356MI">MI</a>);</td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="1359DL" title='DL' data-type='llvm::DebugLoc' data-ref="1359DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#1356MI" title='MI' data-ref="1356MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="512">512</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="1360MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1360MBB">MBB</dfn> = *<a class="local col6 ref" href="#1356MI" title='MI' data-ref="1356MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="513">513</th><td>  <a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="514">514</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1361Out" title='Out' data-type='unsigned int' data-ref="1361Out">Out</dfn>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <i>// DPair has the same length as QPR and also has two DPRs as subreg.</i></td></tr>
<tr><th id="517">517</th><td><i>  // Treat DPair as QPR.</i></td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>) ||</td></tr>
<tr><th id="519">519</th><td>      MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;ARM::<span class='error' title="no member named &apos;DPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairRegClass</span>)) {</td></tr>
<tr><th id="520">520</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1362DSub0" title='DSub0' data-type='unsigned int' data-ref="1362DSub0">DSub0</dfn> = createExtractSubreg(MBB, InsertPt, DL, Reg,</td></tr>
<tr><th id="521">521</th><td>                                         ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>, &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="522">522</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1363DSub1" title='DSub1' data-type='unsigned int' data-ref="1363DSub1">DSub1</dfn> = createExtractSubreg(MBB, InsertPt, DL, Reg,</td></tr>
<tr><th id="523">523</th><td>                                         ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>, &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1364Out1" title='Out1' data-type='unsigned int' data-ref="1364Out1">Out1</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col2 ref" href="#1362DSub0" title='DSub0' data-ref="1362DSub0">DSub0</a>, <var>0</var>);</td></tr>
<tr><th id="526">526</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="1365Out2" title='Out2' data-type='unsigned int' data-ref="1365Out2">Out2</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col2 ref" href="#1362DSub0" title='DSub0' data-ref="1362DSub0">DSub0</a>, <var>1</var>);</td></tr>
<tr><th id="527">527</th><td>    <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createVExt' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createVExt</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col4 ref" href="#1364Out1" title='Out1' data-ref="1364Out1">Out1</a>, <a class="local col5 ref" href="#1365Out2" title='Out2' data-ref="1365Out2">Out2</a>);</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="1366Out3" title='Out3' data-type='unsigned int' data-ref="1366Out3">Out3</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col3 ref" href="#1363DSub1" title='DSub1' data-ref="1363DSub1">DSub1</a>, <var>0</var>);</td></tr>
<tr><th id="530">530</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1367Out4" title='Out4' data-type='unsigned int' data-ref="1367Out4">Out4</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col3 ref" href="#1363DSub1" title='DSub1' data-ref="1363DSub1">DSub1</a>, <var>1</var>);</td></tr>
<tr><th id="531">531</th><td>    <a class="local col5 ref" href="#1365Out2" title='Out2' data-ref="1365Out2">Out2</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createVExt' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createVExt</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col6 ref" href="#1366Out3" title='Out3' data-ref="1366Out3">Out3</a>, <a class="local col7 ref" href="#1367Out4" title='Out4' data-ref="1367Out4">Out4</a>);</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>    <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createRegSequence' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17createRegSequenceERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createRegSequence</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a>, <a class="local col5 ref" href="#1365Out2" title='Out2' data-ref="1365Out2">Out2</a>);</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  } <b>else</b> <b>if</b> (MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>)) {</td></tr>
<tr><th id="536">536</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1368Out1" title='Out1' data-type='unsigned int' data-ref="1368Out1">Out1</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col7 ref" href="#1357Reg" title='Reg' data-ref="1357Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="537">537</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1369Out2" title='Out2' data-type='unsigned int' data-ref="1369Out2">Out2</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col7 ref" href="#1357Reg" title='Reg' data-ref="1357Reg">Reg</a>, <var>1</var>);</td></tr>
<tr><th id="538">538</th><td>    <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj" title='(anonymous namespace)::A15SDOptimizer::createVExt' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer10createVExtERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjj">createVExt</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col8 ref" href="#1368Out1" title='Out1' data-ref="1368Out1">Out1</a>, <a class="local col9 ref" href="#1369Out2" title='Out2' data-ref="1369Out2">Out2</a>);</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  } <b>else</b> {</td></tr>
<tr><th id="541">541</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;ARM::SPRRegClass) &amp;&amp; &quot;Found unexpected regclass!&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;ARM::SPRRegClass) &amp;&amp; \&quot;Found unexpected regclass!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/A15SDOptimizer.cpp&quot;, 542, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI-&gt;getRegClass(Reg)-&gt;hasSuperClassEq(&amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="542">542</th><td>           <q>"Found unexpected regclass!"</q>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="1370PrefLane" title='PrefLane' data-type='unsigned int' data-ref="1370PrefLane">PrefLane</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj" title='(anonymous namespace)::A15SDOptimizer::getPrefSPRLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer14getPrefSPRLaneEj">getPrefSPRLane</a>(<a class="local col7 ref" href="#1357Reg" title='Reg' data-ref="1357Reg">Reg</a>);</td></tr>
<tr><th id="545">545</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1371Lane" title='Lane' data-type='unsigned int' data-ref="1371Lane">Lane</dfn>;</td></tr>
<tr><th id="546">546</th><td>    <b>switch</b> (<a class="local col0 ref" href="#1370PrefLane" title='PrefLane' data-ref="1370PrefLane">PrefLane</a>) {</td></tr>
<tr><th id="547">547</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;ssub_0&apos; in namespace &apos;llvm::ARM&apos;">ssub_0</span>: Lane = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="548">548</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;ssub_1&apos; in namespace &apos;llvm::ARM&apos;">ssub_1</span>: Lane = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="549">549</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown preferred lane!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/A15SDOptimizer.cpp&quot;, 549)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown preferred lane!"</q>);</td></tr>
<tr><th id="550">550</th><td>    }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    <i>// Treat DPair as QPR</i></td></tr>
<tr><th id="553">553</th><td>    <em>bool</em> <dfn class="local col2 decl" id="1372UsesQPR" title='UsesQPR' data-type='bool' data-ref="1372UsesQPR">UsesQPR</dfn> = usesRegClass(MI-&gt;getOperand(<var>0</var>), &amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>) ||</td></tr>
<tr><th id="554">554</th><td>                   usesRegClass(MI-&gt;getOperand(<var>0</var>), &amp;ARM::<span class='error' title="no member named &apos;DPairRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairRegClass</span>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>    <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17createImplicitDefERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE" title='(anonymous namespace)::A15SDOptimizer::createImplicitDef' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17createImplicitDefERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocE">createImplicitDef</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>);</td></tr>
<tr><th id="557">557</th><td>    <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::A15SDOptimizer::createInsertSubreg' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer18createInsertSubregERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">createInsertSubreg</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a>, <a class="local col0 ref" href="#1370PrefLane" title='PrefLane' data-ref="1370PrefLane">PrefLane</a>, <a class="local col7 ref" href="#1357Reg" title='Reg' data-ref="1357Reg">Reg</a>);</td></tr>
<tr><th id="558">558</th><td>    <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb" title='(anonymous namespace)::A15SDOptimizer::createDupLane' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer13createDupLaneERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjb">createDupLane</a>(<span class='refarg'><a class="local col0 ref" href="#1360MBB" title='MBB' data-ref="1360MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#1358InsertPt" title='InsertPt' data-ref="1358InsertPt">InsertPt</a>, <a class="local col9 ref" href="#1359DL" title='DL' data-ref="1359DL">DL</a>, <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a>, <a class="local col1 ref" href="#1371Lane" title='Lane' data-ref="1371Lane">Lane</a>, <a class="local col2 ref" href="#1372UsesQPR" title='UsesQPR' data-ref="1372UsesQPR">UsesQPR</a>);</td></tr>
<tr><th id="559">559</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::eraseInstrWithNoUses' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE">eraseInstrWithNoUses</a>(<a class="local col6 ref" href="#1356MI" title='MI' data-ref="1356MI">MI</a>);</td></tr>
<tr><th id="560">560</th><td>  }</td></tr>
<tr><th id="561">561</th><td>  <b>return</b> <a class="local col1 ref" href="#1361Out" title='Out' data-ref="1361Out">Out</a>;</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::runOnInstruction' data-type='bool (anonymous namespace)::A15SDOptimizer::runOnInstruction(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE">runOnInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1373MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1373MI">MI</dfn>) {</td></tr>
<tr><th id="565">565</th><td>  <i>// We look for instructions that write S registers that are then read as</i></td></tr>
<tr><th id="566">566</th><td><i>  // D/Q registers. These can only be caused by COPY, INSERT_SUBREG and</i></td></tr>
<tr><th id="567">567</th><td><i>  // REG_SEQUENCE pseudos that insert an SPR value into a DPR register or</i></td></tr>
<tr><th id="568">568</th><td><i>  // merge two SPR values to form a DPR register.  In order avoid false</i></td></tr>
<tr><th id="569">569</th><td><i>  // positives we make sure that there is an SPR producer so we look past</i></td></tr>
<tr><th id="570">570</th><td><i>  // COPY and PHI nodes to find it.</i></td></tr>
<tr><th id="571">571</th><td><i>  //</i></td></tr>
<tr><th id="572">572</th><td><i>  // The best code pattern for when an SPR producer is going to be used by a</i></td></tr>
<tr><th id="573">573</th><td><i>  // DPR or QPR consumer depends on whether the other lanes of the</i></td></tr>
<tr><th id="574">574</th><td><i>  // corresponding DPR/QPR are currently defined.</i></td></tr>
<tr><th id="575">575</th><td><i>  //</i></td></tr>
<tr><th id="576">576</th><td><i>  // We can handle these efficiently, depending on the type of</i></td></tr>
<tr><th id="577">577</th><td><i>  // pseudo-instruction that is producing the pattern</i></td></tr>
<tr><th id="578">578</th><td><i>  //</i></td></tr>
<tr><th id="579">579</th><td><i>  //   * COPY:          * VDUP all lanes and merge the results together</i></td></tr>
<tr><th id="580">580</th><td><i>  //                      using VEXTs.</i></td></tr>
<tr><th id="581">581</th><td><i>  //</i></td></tr>
<tr><th id="582">582</th><td><i>  //   * INSERT_SUBREG: * If the SPR value was originally in another DPR/QPR</i></td></tr>
<tr><th id="583">583</th><td><i>  //                      lane, and the other lane(s) of the DPR/QPR register</i></td></tr>
<tr><th id="584">584</th><td><i>  //                      that we are inserting in are undefined, use the</i></td></tr>
<tr><th id="585">585</th><td><i>  //                      original DPR/QPR value.</i></td></tr>
<tr><th id="586">586</th><td><i>  //                    * Otherwise, fall back on the same stategy as COPY.</i></td></tr>
<tr><th id="587">587</th><td><i>  //</i></td></tr>
<tr><th id="588">588</th><td><i>  //   * REG_SEQUENCE:  * If all except one of the input operands are</i></td></tr>
<tr><th id="589">589</th><td><i>  //                      IMPLICIT_DEFs, insert the VDUP pattern for just the</i></td></tr>
<tr><th id="590">590</th><td><i>  //                      defined input operand</i></td></tr>
<tr><th id="591">591</th><td><i>  //                    * Otherwise, fall back on the same stategy as COPY.</i></td></tr>
<tr><th id="592">592</th><td><i>  //</i></td></tr>
<tr><th id="593">593</th><td><i></i></td></tr>
<tr><th id="594">594</th><td><i>  // First, get all the reads of D-registers done by this instruction.</i></td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="local col4 decl" id="1374Defs" title='Defs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="1374Defs">Defs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::getReadDPRs' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE">getReadDPRs</a>(<a class="local col3 ref" href="#1373MI" title='MI' data-ref="1373MI">MI</a>);</td></tr>
<tr><th id="596">596</th><td>  <em>bool</em> <dfn class="local col5 decl" id="1375Modified" title='Modified' data-type='bool' data-ref="1375Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col6 decl" id="1376I" title='I' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="1376I">I</dfn> = <a class="local col4 ref" href="#1374Defs" title='Defs' data-ref="1374Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col7 decl" id="1377E" title='E' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="1377E">E</dfn> = <a class="local col4 ref" href="#1374Defs" title='Defs' data-ref="1374Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="599">599</th><td>     <a class="local col6 ref" href="#1376I" title='I' data-ref="1376I">I</a> != <a class="local col7 ref" href="#1377E" title='E' data-ref="1377E">E</a>; ++<a class="local col6 ref" href="#1376I" title='I' data-ref="1376I">I</a>) {</td></tr>
<tr><th id="600">600</th><td>    <i>// Follow the def-use chain for this DPR through COPYs, and also through</i></td></tr>
<tr><th id="601">601</th><td><i>    // PHIs (which are essentially multi-way COPYs). It is because of PHIs that</i></td></tr>
<tr><th id="602">602</th><td><i>    // we can end up with multiple defs of this DPR.</i></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="1378DefSrcs" title='DefSrcs' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="1378DefSrcs">DefSrcs</dfn>;</td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(*<a class="local col6 ref" href="#1376I" title='I' data-ref="1376I">I</a>))</td></tr>
<tr><th id="606">606</th><td>      <b>continue</b>;</td></tr>
<tr><th id="607">607</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1379Def" title='Def' data-type='llvm::MachineInstr *' data-ref="1379Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(*<a class="local col6 ref" href="#1376I" title='I' data-ref="1376I">I</a>);</td></tr>
<tr><th id="608">608</th><td>    <b>if</b> (!<a class="local col9 ref" href="#1379Def" title='Def' data-ref="1379Def">Def</a>)</td></tr>
<tr><th id="609">609</th><td>      <b>continue</b>;</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::A15SDOptimizer::elideCopiesAndPHIs' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer18elideCopiesAndPHIsEPN4llvm12MachineInstrERNS1_15SmallVectorImplIS3_EE">elideCopiesAndPHIs</a>(<a class="local col9 ref" href="#1379Def" title='Def' data-ref="1379Def">Def</a>, <span class='refarg'><a class="local col8 ref" href="#1378DefSrcs" title='DefSrcs' data-ref="1378DefSrcs">DefSrcs</a></span>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1380MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1380MI">MI</dfn> : <a class="local col8 ref" href="#1378DefSrcs" title='DefSrcs' data-ref="1378DefSrcs">DefSrcs</a>) {</td></tr>
<tr><th id="614">614</th><td>      <i>// If we've already analyzed and replaced this operand, don't do</i></td></tr>
<tr><th id="615">615</th><td><i>      // anything.</i></td></tr>
<tr><th id="616">616</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::Replacements" title='(anonymous namespace)::A15SDOptimizer::Replacements' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::Replacements">Replacements</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col0 ref" href="#1380MI" title='MI' data-ref="1380MI">MI</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::Replacements" title='(anonymous namespace)::A15SDOptimizer::Replacements' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::Replacements">Replacements</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="617">617</th><td>        <b>continue</b>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>      <i>// Now, work out if the instruction causes a SPR-&gt;DPR dependency.</i></td></tr>
<tr><th id="620">620</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::hasPartialWrite' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer15hasPartialWriteEPN4llvm12MachineInstrE">hasPartialWrite</a>(<a class="local col0 ref" href="#1380MI" title='MI' data-ref="1380MI">MI</a>))</td></tr>
<tr><th id="621">621</th><td>        <b>continue</b>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>      <i>// Collect all the uses of this MI's DPR def for updating later.</i></td></tr>
<tr><th id="624">624</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="1381Uses" title='Uses' data-type='SmallVector&lt;llvm::MachineOperand *, 8&gt;' data-ref="1381Uses">Uses</dfn>;</td></tr>
<tr><th id="625">625</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="1382DPRDefReg" title='DPRDefReg' data-type='unsigned int' data-ref="1382DPRDefReg">DPRDefReg</dfn> = <a class="local col0 ref" href="#1380MI" title='MI' data-ref="1380MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="626">626</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col3 decl" id="1383I" title='I' data-type='MachineRegisterInfo::use_iterator' data-ref="1383I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col2 ref" href="#1382DPRDefReg" title='DPRDefReg' data-ref="1382DPRDefReg">DPRDefReg</a>),</td></tr>
<tr><th id="627">627</th><td>             <dfn class="local col4 decl" id="1384E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="1384E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col3 ref" href="#1383I" title='I' data-ref="1383I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col4 ref" href="#1384E" title='E' data-ref="1384E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col3 ref" href="#1383I" title='I' data-ref="1383I">I</a>)</td></tr>
<tr><th id="628">628</th><td>        <a class="local col1 ref" href="#1381Uses" title='Uses' data-ref="1381Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col3 ref" href="#1383I" title='I' data-ref="1383I">I</a>);</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td>      <i>// We can optimize this.</i></td></tr>
<tr><th id="631">631</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="1385NewReg" title='NewReg' data-type='unsigned int' data-ref="1385NewReg">NewReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::optimizeSDPattern' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE">optimizeSDPattern</a>(<a class="local col0 ref" href="#1380MI" title='MI' data-ref="1380MI">MI</a>);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>      <b>if</b> (<a class="local col5 ref" href="#1385NewReg" title='NewReg' data-ref="1385NewReg">NewReg</a> != <var>0</var>) {</td></tr>
<tr><th id="634">634</th><td>        <a class="local col5 ref" href="#1375Modified" title='Modified' data-ref="1375Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="635">635</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::MachineOperand*}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::MachineOperand *&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::MachineOperand*}::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="1386I" title='I' data-type='SmallVectorImpl&lt;MachineOperand *&gt;::const_iterator' data-ref="1386I">I</dfn> = <a class="local col1 ref" href="#1381Uses" title='Uses' data-ref="1381Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="636">636</th><td>               <dfn class="local col7 decl" id="1387E" title='E' data-type='SmallVectorImpl&lt;MachineOperand *&gt;::const_iterator' data-ref="1387E">E</dfn> = <a class="local col1 ref" href="#1381Uses" title='Uses' data-ref="1381Uses">Uses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col6 ref" href="#1386I" title='I' data-ref="1386I">I</a> != <a class="local col7 ref" href="#1387E" title='E' data-ref="1387E">E</a>; ++<a class="local col6 ref" href="#1386I" title='I' data-ref="1386I">I</a>) {</td></tr>
<tr><th id="637">637</th><td>          <i>// Make sure to constrain the register class of the new register to</i></td></tr>
<tr><th id="638">638</th><td><i>          // match what we're replacing. Otherwise we can optimize a DPR_VFP2</i></td></tr>
<tr><th id="639">639</th><td><i>          // reference into a plain DPR, and that will end poorly. NewReg is</i></td></tr>
<tr><th id="640">640</th><td><i>          // always virtual here, so there will always be a matching subclass</i></td></tr>
<tr><th id="641">641</th><td><i>          // to find.</i></td></tr>
<tr><th id="642">642</th><td>          <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col5 ref" href="#1385NewReg" title='NewReg' data-ref="1385NewReg">NewReg</a>, <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>((*<a class="local col6 ref" href="#1386I" title='I' data-ref="1386I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Replacing operand &quot; &lt;&lt; **I &lt;&lt; &quot; with &quot; &lt;&lt; printReg(NewReg) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Replacing operand "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> **<a class="local col6 ref" href="#1386I" title='I' data-ref="1386I">I</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with "</q></td></tr>
<tr><th id="645">645</th><td>                            <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#1385NewReg" title='NewReg' data-ref="1385NewReg">NewReg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="646">646</th><td>          (*<a class="local col6 ref" href="#1386I" title='I' data-ref="1386I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substVirtReg' data-ref="_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE">substVirtReg</a>(<a class="local col5 ref" href="#1385NewReg" title='NewReg' data-ref="1385NewReg">NewReg</a>, <var>0</var>, *<a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TRI" title='(anonymous namespace)::A15SDOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::A15SDOptimizer::TRI">TRI</a>);</td></tr>
<tr><th id="647">647</th><td>        }</td></tr>
<tr><th id="648">648</th><td>      }</td></tr>
<tr><th id="649">649</th><td>      <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::Replacements" title='(anonymous namespace)::A15SDOptimizer::Replacements' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::Replacements">Replacements</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#1380MI" title='MI' data-ref="1380MI">MI</a>]</a> = <a class="local col5 ref" href="#1385NewReg" title='NewReg' data-ref="1385NewReg">NewReg</a>;</td></tr>
<tr><th id="650">650</th><td>    }</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td>  <b>return</b> <a class="local col5 ref" href="#1375Modified" title='Modified' data-ref="1375Modified">Modified</a>;</td></tr>
<tr><th id="653">653</th><td>}</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114A15SDOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::A15SDOptimizer::runOnMachineFunction' data-type='bool (anonymous namespace)::A15SDOptimizer::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="1388Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1388Fn">Fn</dfn>) {</td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col8 ref" href="#1388Fn" title='Fn' data-ref="1388Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col9 decl" id="1389STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="1389STI">STI</dfn> = <a class="local col8 ref" href="#1388Fn" title='Fn' data-ref="1388Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="660">660</th><td>  <i>// Since the A15SDOptimizer pass can insert VDUP instructions, it can only be</i></td></tr>
<tr><th id="661">661</th><td><i>  // enabled when NEON is available.</i></td></tr>
<tr><th id="662">662</th><td>  <b>if</b> (!(<a class="local col9 ref" href="#1389STI" title='STI' data-ref="1389STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17useSplatVFPToNeonEv" title='llvm::ARMSubtarget::useSplatVFPToNeon' data-ref="_ZNK4llvm12ARMSubtarget17useSplatVFPToNeonEv">useSplatVFPToNeon</a>() &amp;&amp; <a class="local col9 ref" href="#1389STI" title='STI' data-ref="1389STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>()))</td></tr>
<tr><th id="663">663</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::TII" title='(anonymous namespace)::A15SDOptimizer::TII' data-use='w' data-ref="(anonymousnamespace)::A15SDOptimizer::TII">TII</a> = <a class="local col9 ref" href="#1389STI" title='STI' data-ref="1389STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="666">666</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::ARMBaseRegisterInfo *&apos;">=</span> STI.getRegisterInfo();</td></tr>
<tr><th id="667">667</th><td>  <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::MRI" title='(anonymous namespace)::A15SDOptimizer::MRI' data-use='w' data-ref="(anonymousnamespace)::A15SDOptimizer::MRI">MRI</a> = &amp;<a class="local col8 ref" href="#1388Fn" title='Fn' data-ref="1388Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="668">668</th><td>  <em>bool</em> <dfn class="local col0 decl" id="1390Modified" title='Modified' data-type='bool' data-ref="1390Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;a15-sd-optimizer&quot;)) { dbgs() &lt;&lt; &quot;Running on function &quot; &lt;&lt; Fn.getName() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Running on function "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#1388Fn" title='Fn' data-ref="1388Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="673">673</th><td>  <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::Replacements" title='(anonymous namespace)::A15SDOptimizer::Replacements' data-use='m' data-ref="(anonymousnamespace)::A15SDOptimizer::Replacements">Replacements</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1391MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1391MBB">MBB</dfn> : <a class="local col8 ref" href="#1388Fn" title='Fn' data-ref="1388Fn">Fn</a>) {</td></tr>
<tr><th id="676">676</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="1392MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1392MI">MI</dfn> : <a class="local col1 ref" href="#1391MBB" title='MBB' data-ref="1391MBB">MBB</a>) {</td></tr>
<tr><th id="677">677</th><td>      <a class="local col0 ref" href="#1390Modified" title='Modified' data-ref="1390Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE" title='(anonymous namespace)::A15SDOptimizer::runOnInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE">runOnInstruction</a>(&amp;<a class="local col2 ref" href="#1392MI" title='MI' data-ref="1392MI">MI</a>);</td></tr>
<tr><th id="678">678</th><td>    }</td></tr>
<tr><th id="679">679</th><td>  }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="1393MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1393MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::A15SDOptimizer::DeadInstr" title='(anonymous namespace)::A15SDOptimizer::DeadInstr' data-ref="(anonymousnamespace)::A15SDOptimizer::DeadInstr">DeadInstr</a>) {</td></tr>
<tr><th id="682">682</th><td>    <a class="local col3 ref" href="#1393MI" title='MI' data-ref="1393MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="683">683</th><td>  }</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <b>return</b> <a class="local col0 ref" href="#1390Modified" title='Modified' data-ref="1390Modified">Modified</a>;</td></tr>
<tr><th id="686">686</th><td>}</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createA15SDOptimizerPassEv" title='llvm::createA15SDOptimizerPass' data-ref="_ZN4llvm24createA15SDOptimizerPassEv">createA15SDOptimizerPass</dfn>() {</td></tr>
<tr><th id="689">689</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::A15SDOptimizer" title='(anonymous namespace)::A15SDOptimizer' data-ref="(anonymousnamespace)::A15SDOptimizer">A15SDOptimizer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114A15SDOptimizerC1Ev" title='(anonymous namespace)::A15SDOptimizer::A15SDOptimizer' data-use='c' data-ref="_ZN12_GLOBAL__N_114A15SDOptimizerC1Ev">(</a>);</td></tr>
<tr><th id="690">690</th><td>}</td></tr>
<tr><th id="691">691</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
