Analysis & Synthesis report for yaoping
Sun Jun 05 16:58:29 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Source assignments for bottle:inst7|lpm_counter:temp_l_rtl_0
 10. Source assignments for bottle:inst7|lpm_counter:temp_h_rtl_1
 11. Source assignments for t_bottles:inst2|lpm_counter:cur_h_rtl_2
 12. Source assignments for t_tablets:inst3|lpm_counter:temp_h_rtl_3
 13. Source assignments for t_tablets:inst3|lpm_add_sub:Add1|addcore:adder
 14. Source assignments for t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]
 15. Source assignments for fre_divide:inst1|lpm_add_sub:Add0|addcore:adder[1]
 16. Source assignments for fre_divide:inst1|lpm_add_sub:Add0|addcore:adder[0]
 17. Parameter Settings for Inferred Entity Instance: bottle:inst7|lpm_counter:temp_l_rtl_0
 18. Parameter Settings for Inferred Entity Instance: bottle:inst7|lpm_counter:temp_h_rtl_1
 19. Parameter Settings for Inferred Entity Instance: t_bottles:inst2|lpm_counter:cur_h_rtl_2
 20. Parameter Settings for Inferred Entity Instance: t_tablets:inst3|lpm_counter:temp_h_rtl_3
 21. Parameter Settings for Inferred Entity Instance: t_tablets:inst3|lpm_add_sub:Add1
 22. Parameter Settings for Inferred Entity Instance: fre_divide:inst1|lpm_add_sub:Add0
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jun 05 16:58:29 2022    ;
; Quartus II 64-Bit Version   ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; yaoping                                  ;
; Top-level Entity Name       ; Block                                    ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 127                                      ;
; Total pins                  ; 44                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; Block           ; yaoping       ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; yaoping.vhd                      ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/yaoping.vhd                             ;
; bottle.vhd                       ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/bottle.vhd                              ;
; t_tablets.vhd                    ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/t_tablets.vhd                           ;
; fre_divide.vhd                   ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/fre_divide.vhd                          ;
; led_7.vhd                        ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/led_7.vhd                               ;
; Block.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/_Codes/Quartus/project/Block.bdf                               ;
; t_bottles.vhd                    ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/t_bottles.vhd                           ;
; switch.vhd                       ; yes             ; User VHDL File                     ; D:/_Codes/Quartus/project/switch.vhd                              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/_tools/quartus/quartus/libraries/megafunctions/lpm_counter.tdf ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; d:/_tools/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction                       ; d:/_tools/quartus/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; d:/_tools/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; altshift.tdf                     ; yes             ; Megafunction                       ; d:/_tools/quartus/quartus/libraries/megafunctions/altshift.tdf    ;
; look_add.tdf                     ; yes             ; Megafunction                       ; d:/_tools/quartus/quartus/libraries/megafunctions/look_add.tdf    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 127                  ;
; Total registers      ; 70                   ;
; I/O pins             ; 44                   ;
; Shareable expanders  ; 3                    ;
; Parallel expanders   ; 27                   ;
; Maximum fan-out node ; clr                  ;
; Maximum fan-out      ; 59                   ;
; Total fan-out        ; 1062                 ;
; Average fan-out      ; 6.10                 ;
+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                   ;
+----------------------------------+------------+------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; Macrocells ; Pins ; Full Hierarchy Name                             ; Library Name ;
+----------------------------------+------------+------+-------------------------------------------------+--------------+
; |Block                           ; 127        ; 44   ; |Block                                          ; work         ;
;    |bottle:inst7|                ; 39         ; 0    ; |Block|bottle:inst7                             ; work         ;
;       |lpm_counter:temp_h_rtl_1| ; 4          ; 0    ; |Block|bottle:inst7|lpm_counter:temp_h_rtl_1    ; work         ;
;       |lpm_counter:temp_l_rtl_0| ; 5          ; 0    ; |Block|bottle:inst7|lpm_counter:temp_l_rtl_0    ; work         ;
;    |fre_divide:inst1|            ; 22         ; 0    ; |Block|fre_divide:inst1                         ; work         ;
;    |led_7:inst10|                ; 7          ; 0    ; |Block|led_7:inst10                             ; work         ;
;    |led_7:inst11|                ; 7          ; 0    ; |Block|led_7:inst11                             ; work         ;
;    |led_7:inst12|                ; 7          ; 0    ; |Block|led_7:inst12                             ; work         ;
;    |switch:inst6|                ; 20         ; 0    ; |Block|switch:inst6                             ; work         ;
;    |t_bottles:inst2|             ; 13         ; 0    ; |Block|t_bottles:inst2                          ; work         ;
;       |lpm_counter:cur_h_rtl_2|  ; 4          ; 0    ; |Block|t_bottles:inst2|lpm_counter:cur_h_rtl_2  ; work         ;
;    |t_tablets:inst3|             ; 12         ; 0    ; |Block|t_tablets:inst3                          ; work         ;
;       |lpm_counter:temp_h_rtl_3| ; 4          ; 0    ; |Block|t_tablets:inst3|lpm_counter:temp_h_rtl_3 ; work         ;
+----------------------------------+------------+------+-------------------------------------------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; bottle:inst7|t_h[3]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+--------------------------------------------------------------+
; Source assignments for bottle:inst7|lpm_counter:temp_l_rtl_0 ;
+---------------------------+-------+------+-------------------+
; Assignment                ; Value ; From ; To                ;
+---------------------------+-------+------+-------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                 ;
+---------------------------+-------+------+-------------------+


+--------------------------------------------------------------+
; Source assignments for bottle:inst7|lpm_counter:temp_h_rtl_1 ;
+---------------------------+-------+------+-------------------+
; Assignment                ; Value ; From ; To                ;
+---------------------------+-------+------+-------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                 ;
+---------------------------+-------+------+-------------------+


+----------------------------------------------------------------+
; Source assignments for t_bottles:inst2|lpm_counter:cur_h_rtl_2 ;
+---------------------------+-------+------+---------------------+
; Assignment                ; Value ; From ; To                  ;
+---------------------------+-------+------+---------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                   ;
+---------------------------+-------+------+---------------------+


+-----------------------------------------------------------------+
; Source assignments for t_tablets:inst3|lpm_counter:temp_h_rtl_3 ;
+---------------------------+-------+------+----------------------+
; Assignment                ; Value ; From ; To                   ;
+---------------------------+-------+------+----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                    ;
+---------------------------+-------+------+----------------------+


+-----------------------------------------------------------------------+
; Source assignments for t_tablets:inst3|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+---------------------------------------------+
; Assignment                ; Value ; From ; To                                          ;
+---------------------------+-------+------+---------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                           ;
+---------------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fre_divide:inst1|lpm_add_sub:Add0|addcore:adder[1] ;
+---------------------------+-------+------+--------------------------------+
; Assignment                ; Value ; From ; To                             ;
+---------------------------+-------+------+--------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                              ;
+---------------------------+-------+------+--------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fre_divide:inst1|lpm_add_sub:Add0|addcore:adder[0] ;
+---------------------------+-------+------+--------------------------------+
; Assignment                ; Value ; From ; To                             ;
+---------------------------+-------+------+--------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                              ;
+---------------------------+-------+------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bottle:inst7|lpm_counter:temp_l_rtl_0 ;
+------------------------+-------------------+-------------------------------------------+
; Parameter Name         ; Value             ; Type                                      ;
+------------------------+-------------------+-------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                            ;
; LPM_WIDTH              ; 4                 ; Untyped                                   ;
; LPM_DIRECTION          ; UP                ; Untyped                                   ;
; LPM_MODULUS            ; 0                 ; Untyped                                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                   ;
+------------------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bottle:inst7|lpm_counter:temp_h_rtl_1 ;
+------------------------+-------------------+-------------------------------------------+
; Parameter Name         ; Value             ; Type                                      ;
+------------------------+-------------------+-------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                            ;
; LPM_WIDTH              ; 4                 ; Untyped                                   ;
; LPM_DIRECTION          ; UP                ; Untyped                                   ;
; LPM_MODULUS            ; 0                 ; Untyped                                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                   ;
+------------------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: t_bottles:inst2|lpm_counter:cur_h_rtl_2 ;
+------------------------+-------------------+---------------------------------------------+
; Parameter Name         ; Value             ; Type                                        ;
+------------------------+-------------------+---------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                              ;
; LPM_WIDTH              ; 4                 ; Untyped                                     ;
; LPM_DIRECTION          ; UP                ; Untyped                                     ;
; LPM_MODULUS            ; 0                 ; Untyped                                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                     ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                     ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                     ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                          ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                          ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                     ;
; LABWIDE_SCLR           ; ON                ; Untyped                                     ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                     ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                     ;
+------------------------+-------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: t_tablets:inst3|lpm_counter:temp_h_rtl_3 ;
+------------------------+-------------------+----------------------------------------------+
; Parameter Name         ; Value             ; Type                                         ;
+------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                               ;
; LPM_WIDTH              ; 4                 ; Untyped                                      ;
; LPM_DIRECTION          ; UP                ; Untyped                                      ;
; LPM_MODULUS            ; 0                 ; Untyped                                      ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                      ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                      ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                      ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                      ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                           ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                           ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                      ;
; LABWIDE_SCLR           ; ON                ; Untyped                                      ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                      ;
+------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: t_tablets:inst3|lpm_add_sub:Add1 ;
+------------------------+-------------+--------------------------------------------+
; Parameter Name         ; Value       ; Type                                       ;
+------------------------+-------------+--------------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                    ;
; USE_WYS                ; OFF         ; Untyped                                    ;
; STYLE                  ; FAST        ; Untyped                                    ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                             ;
+------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fre_divide:inst1|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 14          ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_8ph ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Jun 05 16:58:26 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yaoping -c yaoping
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: Found 2 design units, including 1 entities, in source file yaoping.vhd
    Info: Found design unit 1: yaoping-func
    Info: Found entity 1: yaoping
Info: Found 2 design units, including 1 entities, in source file bottle.vhd
    Info: Found design unit 1: bottle-func
    Info: Found entity 1: bottle
Info: Found 2 design units, including 1 entities, in source file t_tablets.vhd
    Info: Found design unit 1: t_tablets-func
    Info: Found entity 1: t_tablets
Info: Found 2 design units, including 1 entities, in source file fre_divide.vhd
    Info: Found design unit 1: fre_divide-func
    Info: Found entity 1: fre_divide
Info: Found 2 design units, including 1 entities, in source file led_7.vhd
    Info: Found design unit 1: led_7-func
    Info: Found entity 1: led_7
Info: Found 1 design units, including 1 entities, in source file block.bdf
    Info: Found entity 1: Block
Info: Found 2 design units, including 1 entities, in source file t_bottles.vhd
    Info: Found design unit 1: t_bottles-func
    Info: Found entity 1: t_bottles
Info: Found 2 design units, including 1 entities, in source file switch.vhd
    Info: Found design unit 1: switch-func
    Info: Found entity 1: switch
Info: Elaborating entity "Block" for the top level hierarchy
Info: Elaborating entity "bottle" for hierarchy "bottle:inst7"
Warning (10492): VHDL Process Statement warning at bottle.vhd(108): signal "temp_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bottle.vhd(109): signal "temp_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "yaoping" for hierarchy "yaoping:inst"
Info: Elaborating entity "fre_divide" for hierarchy "fre_divide:inst1"
Warning (10492): VHDL Process Statement warning at fre_divide.vhd(56): signal "divide_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fre_divide.vhd(57): signal "divide_125" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fre_divide.vhd(58): signal "divide_25" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "t_bottles" for hierarchy "t_bottles:inst2"
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(26): signal "bottle_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(30): signal "bottle_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(30): signal "bottle_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(31): signal "bottle_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(34): signal "bottle_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(35): signal "bottle_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(38): signal "bottle_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(38): signal "bottle_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(43): signal "bottle_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(44): signal "bottle_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(77): signal "s_full" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(78): signal "cur_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_bottles.vhd(79): signal "cur_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "led_7" for hierarchy "led_7:inst12"
Info: Elaborating entity "switch" for hierarchy "switch:inst6"
Warning (10492): VHDL Process Statement warning at switch.vhd(26): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "t_tablets" for hierarchy "t_tablets:inst3"
Warning (10492): VHDL Process Statement warning at t_tablets.vhd(44): signal "temp_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_tablets.vhd(45): signal "temp_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at t_tablets.vhd(46): signal "temp_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 4 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "bottle:inst7|temp_l[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "bottle:inst7|temp_h[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "t_bottles:inst2|cur_h[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "t_tablets:inst3|temp_h[0]~0"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "t_tablets:inst3|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "fre_divide:inst1|Add0"
Info: Elaborated megafunction instantiation "bottle:inst7|lpm_counter:temp_l_rtl_0"
Info: Instantiated megafunction "bottle:inst7|lpm_counter:temp_l_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "t_bottles:inst2|lpm_counter:cur_h_rtl_2"
Info: Instantiated megafunction "t_bottles:inst2|lpm_counter:cur_h_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Instantiated megafunction "t_tablets:inst3|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "t_tablets:inst3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "fre_divide:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "14"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "fre_divide:inst1|lpm_add_sub:Add0"
Info: Ignored 17 buffer(s)
    Info: Ignored 17 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: Implemented 174 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 23 output pins
    Info: Implemented 127 macrocells
    Info: Implemented 3 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4454 megabytes
    Info: Processing ended: Sun Jun 05 16:58:29 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


