#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x11f8042b0 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x11f849c50_0 .var "clk", 0 0;
v0x11f849ce0_0 .var "debug", 0 0;
v0x11f849d70_0 .var "rst", 0 0;
S_0x11f804430 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x11f8042b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x11f849530_0 .net "clk", 0 0, v0x11f849c50_0;  1 drivers
v0x11f8495c0_0 .net "debug", 0 0, v0x11f849ce0_0;  1 drivers
v0x11f849650_0 .net "instr", 31 0, L_0x11f852d60;  1 drivers
v0x11f849760_0 .net "instr_addr", 31 0, L_0x11f849e80;  1 drivers
v0x11f8497f0_0 .net "mem_addr", 31 0, L_0x11f84f790;  1 drivers
v0x11f849880_0 .net "mem_read_data", 31 0, L_0x11f853220;  1 drivers
v0x11f849910_0 .net "mem_write_data", 31 0, L_0x11f849ef0;  1 drivers
v0x11f8499a0_0 .net "ram_write", 0 0, L_0x11f850690;  1 drivers
v0x11f849a30_0 .net "rst", 0 0, v0x11f849d70_0;  1 drivers
v0x11f849bc0_0 .net "write_type", 2 0, L_0x11f850780;  1 drivers
S_0x11f804640 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x11f804430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x11f804800 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x11f852d60 .functor BUFZ 32, L_0x11f852b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f804990_0 .net *"_ivl_0", 31 0, L_0x11f852b00;  1 drivers
v0x11f814a50_0 .net *"_ivl_2", 31 0, L_0x11f852cc0;  1 drivers
v0x11f814af0_0 .net *"_ivl_4", 29 0, L_0x11f852ba0;  1 drivers
L_0x128041408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f814b80_0 .net *"_ivl_6", 1 0, L_0x128041408;  1 drivers
v0x11f814c10_0 .net "addr", 31 0, L_0x11f849e80;  alias, 1 drivers
v0x11f814ce0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f814d80_0 .net "data_out", 31 0, L_0x11f852d60;  alias, 1 drivers
v0x11f814e30_0 .var/i "i", 31 0;
v0x11f814ee0 .array "mem_core", 65535 0, 31 0;
L_0x11f852b00 .array/port v0x11f814ee0, L_0x11f852cc0;
L_0x11f852ba0 .part L_0x11f849e80, 2, 30;
L_0x11f852cc0 .concat [ 30 2 0 0], L_0x11f852ba0, L_0x128041408;
S_0x11f815030 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x11f804430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x11f8151f0 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x11f853220 .functor BUFZ 32, L_0x11f853110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f8153f0_0 .net *"_ivl_10", 31 0, L_0x11f853110;  1 drivers
v0x11f8154b0_0 .net *"_ivl_2", 29 0, L_0x11f852e10;  1 drivers
L_0x128041450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f815550_0 .net *"_ivl_4", 1 0, L_0x128041450;  1 drivers
v0x11f8155e0_0 .net "addr", 31 0, L_0x11f84f790;  alias, 1 drivers
v0x11f815670_0 .net "base_index", 31 0, L_0x11f852eb0;  1 drivers
v0x11f815740_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8157d0_0 .net "data_in", 31 0, L_0x11f849ef0;  alias, 1 drivers
v0x11f815870_0 .net "data_out", 31 0, L_0x11f853220;  alias, 1 drivers
v0x11f815920_0 .net "debug", 0 0, v0x11f849ce0_0;  alias, 1 drivers
v0x11f815a40_0 .var/i "i", 31 0;
v0x11f815af0 .array "mem_core", 65535 0, 31 0;
v0x11f815b90_0 .var/i "out_file", 31 0;
v0x11f815c40_0 .var/i "ram_index", 31 0;
v0x11f815cf0_0 .net "sb_offset", 1 0, L_0x11f852fd0;  1 drivers
v0x11f815da0_0 .net "sh_offset", 0 0, L_0x11f853070;  1 drivers
v0x11f815e40_0 .net "write_enable", 0 0, L_0x11f850690;  alias, 1 drivers
v0x11f815ee0_0 .net "write_type", 2 0, L_0x11f850780;  alias, 1 drivers
E_0x11f814cb0 .event posedge, v0x11f814ce0_0;
L_0x11f852e10 .part L_0x11f84f790, 2, 30;
L_0x11f852eb0 .concat [ 30 2 0 0], L_0x11f852e10, L_0x128041450;
L_0x11f852fd0 .part L_0x11f84f790, 0, 2;
L_0x11f853070 .part L_0x11f84f790, 1, 1;
L_0x11f853110 .array/port v0x11f815af0, L_0x11f852eb0;
S_0x11f816100 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x11f804430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x11f849e80 .functor BUFZ 32, v0x11f83e350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f849ef0 .functor BUFZ 32, L_0x11f84fcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f84f790 .functor BUFZ 32, L_0x11f84f8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f850690 .functor BUFZ 1, L_0x11f84fe70, C4<0>, C4<0>, C4<0>;
L_0x11f850780 .functor BUFZ 3, L_0x11f850290, C4<000>, C4<000>, C4<000>;
L_0x11f8508f0 .functor BUFZ 3, L_0x11f850290, C4<000>, C4<000>, C4<000>;
L_0x11f853310 .functor BUFT 32, L_0x11f852d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f845100_0 .net/2u *"_ivl_16", 1 0, L_0x128040f88;  1 drivers
v0x11f8451a0_0 .net *"_ivl_18", 0 0, L_0x11f850960;  1 drivers
L_0x128040fd0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11f845240_0 .net/2u *"_ivl_20", 1 0, L_0x128040fd0;  1 drivers
v0x11f8452d0_0 .net *"_ivl_22", 0 0, L_0x11f850a00;  1 drivers
L_0x128041018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x11f845360_0 .net/2u *"_ivl_24", 1 0, L_0x128041018;  1 drivers
v0x11f845450_0 .net *"_ivl_26", 0 0, L_0x11f850ae0;  1 drivers
v0x11f8454f0_0 .net *"_ivl_28", 31 0, L_0x11f850cc0;  1 drivers
v0x11f8455a0_0 .net *"_ivl_30", 31 0, L_0x11f850d60;  1 drivers
v0x11f845650_0 .net "alu_result_ex", 31 0, v0x11f81e0f0_0;  1 drivers
v0x11f8457e0_0 .net "alu_result_mem", 31 0, L_0x11f84f8f0;  1 drivers
v0x11f8458f0_0 .net "alu_result_wb", 31 0, L_0x11f851340;  1 drivers
v0x11f845980_0 .net "alu_src1_ex", 0 0, L_0x11f84ea10;  1 drivers
v0x11f845a90_0 .net "alu_src1_id", 0 0, v0x11f832530_0;  1 drivers
v0x11f845ba0_0 .net "alu_src2_ex", 0 0, L_0x11f84ee50;  1 drivers
v0x11f845cb0_0 .net "alu_src2_id", 0 0, v0x11f832620_0;  1 drivers
v0x11f845dc0_0 .net "alu_type_ex", 3 0, L_0x11f84e0a0;  1 drivers
v0x11f845ed0_0 .net "alu_type_id", 3 0, v0x11f8326f0_0;  1 drivers
v0x11f846060_0 .net "branch_id", 0 0, L_0x11f84d340;  1 drivers
v0x11f8460f0_0 .net "bubble_ex", 0 0, L_0x11f852a20;  1 drivers
v0x11f846180_0 .net "bubble_id", 0 0, L_0x11f8529b0;  1 drivers
L_0x128041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f846210_0 .net "bubble_if", 0 0, L_0x128041330;  1 drivers
L_0x128041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f8462a0_0 .net "bubble_mem", 0 0, L_0x128041378;  1 drivers
L_0x1280413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f846330_0 .net "bubble_wb", 0 0, L_0x1280413c0;  1 drivers
v0x11f8463c0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f846450_0 .net "imm_ex", 31 0, L_0x11f84d8e0;  1 drivers
v0x11f8464e0_0 .net "imm_id", 31 0, v0x11f8357d0_0;  1 drivers
v0x11f846570_0 .net "imm_mem", 31 0, L_0x11f84fb70;  1 drivers
v0x11f846600_0 .net "imm_wb", 31 0, L_0x11f8514e0;  1 drivers
v0x11f846690_0 .net "instr", 31 0, L_0x11f852d60;  alias, 1 drivers
v0x11f846720_0 .net "instr_addr", 31 0, L_0x11f849e80;  alias, 1 drivers
v0x11f8467b0_0 .net "instr_funct3_ex", 2 0, L_0x11f84e350;  1 drivers
v0x11f8468c0_0 .net "instr_funct3_id", 2 0, L_0x11f84d5c0;  1 drivers
v0x11f846950_0 .net "instr_funct3_mem", 2 0, L_0x11f850290;  1 drivers
v0x11f845f60_0 .net "instr_id", 31 0, L_0x11f84a050;  1 drivers
v0x11f846be0_0 .net "instr_if", 31 0, L_0x11f853310;  1 drivers
v0x11f846c70_0 .net "jal_id", 0 0, L_0x11f84d480;  1 drivers
v0x11f846d00_0 .net "jalr_id", 0 0, L_0x11f84d4f0;  1 drivers
v0x11f846d90_0 .net "load_type_mem", 2 0, L_0x11f8508f0;  1 drivers
v0x11f846e20_0 .net "mem2reg_data", 31 0, v0x11f83f2a0_0;  1 drivers
v0x11f846eb0_0 .net "mem2reg_data_wb", 31 0, L_0x11f8511e0;  1 drivers
v0x11f846f40_0 .net "mem_addr", 31 0, L_0x11f84f790;  alias, 1 drivers
v0x11f846fd0_0 .net "mem_read_data", 31 0, L_0x11f853220;  alias, 1 drivers
v0x11f847060_0 .net "mem_read_ex", 0 0, L_0x11f84ecf0;  1 drivers
v0x11f8470f0_0 .net "mem_read_id", 0 0, v0x11f833570_0;  1 drivers
v0x11f847200_0 .net "mem_read_mem", 0 0, L_0x11f850130;  1 drivers
v0x11f847310_0 .net "mem_write_data", 31 0, L_0x11f849ef0;  alias, 1 drivers
v0x11f8473a0_0 .net "mem_write_ex", 0 0, L_0x11f84e5d0;  1 drivers
v0x11f8474b0_0 .net "mem_write_id", 0 0, v0x11f833680_0;  1 drivers
v0x11f8475c0_0 .net "mem_write_mem", 0 0, L_0x11f84fe70;  1 drivers
v0x11f847650_0 .net "new_pc", 31 0, v0x11f836480_0;  1 drivers
o0x128011df0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11f847760_0 .net "nxpc_wb", 31 0, o0x128011df0;  0 drivers
v0x11f8477f0_0 .net "pc_ex", 31 0, L_0x11f84d720;  1 drivers
v0x11f847900_0 .net "pc_id", 31 0, L_0x11f84a130;  1 drivers
v0x11f847990_0 .net "pc_if", 31 0, v0x11f83e350_0;  1 drivers
v0x11f847a20_0 .net "pc_plus4_ex", 31 0, L_0x11f84d800;  1 drivers
v0x11f847b30_0 .net "pc_plus4_id", 31 0, L_0x11f84a2b0;  1 drivers
v0x11f847bc0_0 .net "pc_plus4_if", 31 0, L_0x11f845ff0;  1 drivers
v0x11f847c50_0 .net "pc_plus4_mem", 31 0, L_0x11f84fa10;  1 drivers
v0x11f847d60_0 .net "pc_plus4_wb", 31 0, L_0x11f851680;  1 drivers
v0x11f847df0_0 .net "pc_src", 0 0, v0x11f8367a0_0;  1 drivers
v0x11f847e80_0 .net "ram_write", 0 0, L_0x11f850690;  alias, 1 drivers
v0x11f847f10_0 .net "rd_ex", 4 0, L_0x11f84dc00;  1 drivers
v0x11f847fa0_0 .net "rd_id", 4 0, L_0x11f84a360;  1 drivers
v0x11f848030_0 .net "rd_mem", 4 0, L_0x11f8503f0;  1 drivers
v0x11f8480c0_0 .net "rd_wb", 4 0, L_0x11f851820;  1 drivers
v0x11f846a60_0 .net "reg_src_ex", 1 0, L_0x11f84e470;  1 drivers
v0x11f848150_0 .net "reg_src_id", 1 0, v0x11f8337e0_0;  1 drivers
v0x11f848260_0 .net "reg_src_mem", 1 0, L_0x11f8505e0;  1 drivers
v0x11f848370_0 .net "reg_src_wb", 1 0, L_0x11f851080;  1 drivers
v0x11f848400_0 .net "reg_write_data_mem", 31 0, L_0x11f850f30;  1 drivers
v0x11f848490_0 .net "reg_write_data_wb", 31 0, v0x11f844ff0_0;  1 drivers
v0x11f848520_0 .net "reg_write_ex", 0 0, L_0x11f84e730;  1 drivers
v0x11f8485b0_0 .net "reg_write_id", 0 0, v0x11f833940_0;  1 drivers
v0x11f8486c0_0 .net "reg_write_mem", 0 0, L_0x11f84ffd0;  1 drivers
v0x11f848750_0 .net "reg_write_wb", 0 0, L_0x11f851980;  1 drivers
v0x11f848860_0 .net "rs1_data_ex", 31 0, L_0x11f84d9c0;  1 drivers
v0x11f8488f0_0 .net "rs1_data_id", 31 0, L_0x11f84d160;  1 drivers
v0x11f848980_0 .net "rs1_ex", 4 0, L_0x11f84dd60;  1 drivers
v0x11f848a10_0 .net "rs1_fwd_ex", 1 0, v0x11f821c40_0;  1 drivers
v0x11f848b20_0 .net "rs1_fwd_id", 1 0, v0x11f822560_0;  1 drivers
v0x11f848bb0_0 .net "rs1_id", 4 0, L_0x11f84a450;  1 drivers
v0x11f848c40_0 .net "rs2_data_ex", 31 0, L_0x11f84daa0;  1 drivers
v0x11f848cd0_0 .net "rs2_data_ex_new", 31 0, L_0x11f827a30;  1 drivers
v0x11f848d60_0 .net "rs2_data_id", 31 0, L_0x11f84d250;  1 drivers
v0x11f848df0_0 .net "rs2_data_mem", 31 0, L_0x11f84fcd0;  1 drivers
v0x11f848e80_0 .net "rs2_ex", 4 0, L_0x11f84df00;  1 drivers
v0x11f848f10_0 .net "rs2_fwd_ex", 1 0, v0x11f821d80_0;  1 drivers
v0x11f849020_0 .net "rs2_fwd_id", 1 0, v0x11f8226b0_0;  1 drivers
v0x11f8490b0_0 .net "rs2_id", 4 0, L_0x11f84a4c0;  1 drivers
v0x11f849140_0 .net "rst", 0 0, v0x11f849d70_0;  alias, 1 drivers
L_0x128041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f8491d0_0 .net "stall_ex", 0 0, L_0x128041258;  1 drivers
v0x11f849260_0 .net "stall_id", 0 0, L_0x11f852740;  1 drivers
v0x11f8492f0_0 .net "stall_if", 0 0, L_0x11f852650;  1 drivers
L_0x1280412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f849380_0 .net "stall_mem", 0 0, L_0x1280412a0;  1 drivers
L_0x1280412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f849410_0 .net "stall_wb", 0 0, L_0x1280412e8;  1 drivers
v0x11f8494a0_0 .net "write_type", 2 0, L_0x11f850780;  alias, 1 drivers
L_0x11f850960 .cmp/eq 2, L_0x11f8505e0, L_0x128040f88;
L_0x11f850a00 .cmp/eq 2, L_0x11f8505e0, L_0x128040fd0;
L_0x11f850ae0 .cmp/eq 2, L_0x11f8505e0, L_0x128041018;
L_0x11f850cc0 .functor MUXZ 32, L_0x11f84fa10, L_0x11f84fb70, L_0x11f850ae0, C4<>;
L_0x11f850d60 .functor MUXZ 32, L_0x11f850cc0, v0x11f83f2a0_0, L_0x11f850a00, C4<>;
L_0x11f850f30 .functor MUXZ 32, L_0x11f850d60, L_0x11f84f8f0, L_0x11f850960, C4<>;
S_0x11f8163a0 .scope module, "ex_mem" "EX_MEM" 6 150, 7 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x11f81c4f0_0 .net "alu_result_ex", 31 0, v0x11f81e0f0_0;  alias, 1 drivers
v0x11f81c5a0_0 .net "alu_result_mem", 31 0, L_0x11f84f8f0;  alias, 1 drivers
v0x11f81c630_0 .net "bubble_mem", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f81c6e0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f81c770_0 .net "imm_ex", 31 0, L_0x11f84d8e0;  alias, 1 drivers
v0x11f81c840_0 .net "imm_mem", 31 0, L_0x11f84fb70;  alias, 1 drivers
v0x11f81c8f0_0 .net "instr_funct3_ex", 2 0, L_0x11f84e350;  alias, 1 drivers
v0x11f81c9a0_0 .net "instr_funct3_mem", 2 0, L_0x11f850290;  alias, 1 drivers
v0x11f81ca50_0 .net "mem_addr", 31 0, L_0x11f84f790;  alias, 1 drivers
v0x11f81cb80_0 .net "mem_read_ex", 0 0, L_0x11f84ecf0;  alias, 1 drivers
v0x11f81cc10_0 .net "mem_read_mem", 0 0, L_0x11f850130;  alias, 1 drivers
o0x128009b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x11f81cca0_0 .net "mem_write", 0 0, o0x128009b40;  0 drivers
v0x11f81cd30_0 .net "mem_write_ex", 0 0, L_0x11f84e5d0;  alias, 1 drivers
v0x11f81cde0_0 .net "mem_write_mem", 0 0, L_0x11f84fe70;  alias, 1 drivers
v0x11f81ce90_0 .net "pc_plus4_ex", 31 0, L_0x11f84d800;  alias, 1 drivers
v0x11f81cf40_0 .net "pc_plus4_mem", 31 0, L_0x11f84fa10;  alias, 1 drivers
v0x11f81cff0_0 .net "rd_ex", 4 0, L_0x11f84dc00;  alias, 1 drivers
v0x11f81d1a0_0 .net "rd_mem", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f81d230_0 .net "reg_src_ex", 1 0, L_0x11f84e470;  alias, 1 drivers
v0x11f81d2c0_0 .net "reg_src_mem", 1 0, L_0x11f8505e0;  alias, 1 drivers
v0x11f81d350_0 .net "reg_write_ex", 0 0, L_0x11f84e730;  alias, 1 drivers
v0x11f81d3e0_0 .net "reg_write_mem", 0 0, L_0x11f84ffd0;  alias, 1 drivers
v0x11f81d490_0 .net "rs2_data_ex", 31 0, L_0x11f827a30;  alias, 1 drivers
v0x11f81d540_0 .net "rs2_data_mem", 31 0, L_0x11f84fcd0;  alias, 1 drivers
v0x11f81d5f0_0 .net "stall_mem", 0 0, L_0x1280412a0;  alias, 1 drivers
v0x11f81d680_0 .net "write_data", 31 0, L_0x11f849ef0;  alias, 1 drivers
v0x11f81d730_0 .net "write_type", 2 0, L_0x11f850780;  alias, 1 drivers
S_0x11f8168d0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f8152f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84f8f0 .functor BUFZ 32, v0x11f816f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f816c30_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f816ce0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f816d80_0 .net "data_in", 31 0, v0x11f81e0f0_0;  alias, 1 drivers
v0x11f816e10_0 .net "data_out", 31 0, L_0x11f84f8f0;  alias, 1 drivers
v0x11f816ea0_0 .net "data_out_wire", 31 0, v0x11f816f70_0;  1 drivers
v0x11f816f70_0 .var "data_reg", 31 0;
L_0x128040cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f817020_0 .net "default_val", 31 0, L_0x128040cb8;  1 drivers
v0x11f8170d0_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f817200 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f8173c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84fb70 .functor BUFZ 32, v0x11f817870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f817580_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f817630_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8176c0_0 .net "data_in", 31 0, L_0x11f84d8e0;  alias, 1 drivers
v0x11f817750_0 .net "data_out", 31 0, L_0x11f84fb70;  alias, 1 drivers
v0x11f8177e0_0 .net "data_out_wire", 31 0, v0x11f817870_0;  1 drivers
v0x11f817870_0 .var "data_reg", 31 0;
L_0x128040d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f817920_0 .net "default_val", 31 0, L_0x128040d48;  1 drivers
v0x11f8179d0_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f817ae0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x11f817cc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x11f850290 .functor BUFZ 3, v0x11f8181d0_0, C4<000>, C4<000>, C4<000>;
v0x11f817e80_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f817f50_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f817fe0_0 .net "data_in", 2 0, L_0x11f84e350;  alias, 1 drivers
v0x11f818070_0 .net "data_out", 2 0, L_0x11f850290;  alias, 1 drivers
v0x11f818100_0 .net "data_out_wire", 2 0, v0x11f8181d0_0;  1 drivers
v0x11f8181d0_0 .var "data_reg", 2 0;
L_0x128040eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11f818280_0 .net "default_val", 2 0, L_0x128040eb0;  1 drivers
v0x11f818330_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f818470 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f818630 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f850130 .functor BUFZ 1, v0x11f818ad0_0, C4<0>, C4<0>, C4<0>;
v0x11f8187c0_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f818860_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f818900_0 .net "data_in", 0 0, L_0x11f84ecf0;  alias, 1 drivers
v0x11f818990_0 .net "data_out", 0 0, L_0x11f850130;  alias, 1 drivers
v0x11f818a20_0 .net "data_out_wire", 0 0, v0x11f818ad0_0;  1 drivers
v0x11f818ad0_0 .var "data_reg", 0 0;
L_0x128040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f818b80_0 .net "default_val", 0 0, L_0x128040e68;  1 drivers
v0x11f818c30_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f818d50 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f818f50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84fe70 .functor BUFZ 1, v0x11f819410_0, C4<0>, C4<0>, C4<0>;
v0x11f8190e0_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f819170_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f819200_0 .net "data_in", 0 0, L_0x11f84e5d0;  alias, 1 drivers
v0x11f819290_0 .net "data_out", 0 0, L_0x11f84fe70;  alias, 1 drivers
v0x11f819320_0 .net "data_out_wire", 0 0, v0x11f819410_0;  1 drivers
v0x11f819410_0 .var "data_reg", 0 0;
L_0x128040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f8194c0_0 .net "default_val", 0 0, L_0x128040dd8;  1 drivers
v0x11f819570_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f8196f0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f8183c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84fa10 .functor BUFZ 32, v0x11f819d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f819a20_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f819ac0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f819b60_0 .net "data_in", 31 0, L_0x11f84d800;  alias, 1 drivers
v0x11f819bf0_0 .net "data_out", 31 0, L_0x11f84fa10;  alias, 1 drivers
v0x11f819c80_0 .net "data_out_wire", 31 0, v0x11f819d30_0;  1 drivers
v0x11f819d30_0 .var "data_reg", 31 0;
L_0x128040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f819de0_0 .net "default_val", 31 0, L_0x128040d00;  1 drivers
v0x11f819e90_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f819fb0 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11f81a170 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x11f8503f0 .functor BUFZ 5, v0x11f81a6f0_0, C4<00000>, C4<00000>, C4<00000>;
v0x11f81a300_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f81a3a0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f81a540_0 .net "data_in", 4 0, L_0x11f84dc00;  alias, 1 drivers
v0x11f81a5d0_0 .net "data_out", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f81a660_0 .net "data_out_wire", 4 0, v0x11f81a6f0_0;  1 drivers
v0x11f81a6f0_0 .var "data_reg", 4 0;
L_0x128040ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11f81a780_0 .net "default_val", 4 0, L_0x128040ef8;  1 drivers
v0x11f81a810_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f81a910 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x11f81aad0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x11f8505e0 .functor BUFZ 2, v0x11f81af70_0, C4<00>, C4<00>, C4<00>;
v0x11f81ac60_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f81ad00_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f81ada0_0 .net "data_in", 1 0, L_0x11f84e470;  alias, 1 drivers
v0x11f81ae30_0 .net "data_out", 1 0, L_0x11f8505e0;  alias, 1 drivers
v0x11f81aec0_0 .net "data_out_wire", 1 0, v0x11f81af70_0;  1 drivers
v0x11f81af70_0 .var "data_reg", 1 0;
L_0x128040f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f81b020_0 .net "default_val", 1 0, L_0x128040f40;  1 drivers
v0x11f81b0d0_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f81b1f0 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f818f10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84ffd0 .functor BUFZ 1, v0x11f81b960_0, C4<0>, C4<0>, C4<0>;
v0x11f81b580_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f81b720_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f81b7b0_0 .net "data_in", 0 0, L_0x11f84e730;  alias, 1 drivers
v0x11f81b840_0 .net "data_out", 0 0, L_0x11f84ffd0;  alias, 1 drivers
v0x11f81b8d0_0 .net "data_out_wire", 0 0, v0x11f81b960_0;  1 drivers
v0x11f81b960_0 .var "data_reg", 0 0;
L_0x128040e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f81b9f0_0 .net "default_val", 0 0, L_0x128040e20;  1 drivers
v0x11f81ba80_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f81bc70 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x11f8163a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f81bde0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84fcd0 .functor BUFZ 32, v0x11f81c270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f81bf70_0 .net "bubble", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f81c000_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f81c0a0_0 .net "data_in", 31 0, L_0x11f827a30;  alias, 1 drivers
v0x11f81c130_0 .net "data_out", 31 0, L_0x11f84fcd0;  alias, 1 drivers
v0x11f81c1c0_0 .net "data_out_wire", 31 0, v0x11f81c270_0;  1 drivers
v0x11f81c270_0 .var "data_reg", 31 0;
L_0x128040d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f81c320_0 .net "default_val", 31 0, L_0x128040d90;  1 drivers
v0x11f81c3d0_0 .net "stall", 0 0, L_0x1280412a0;  alias, 1 drivers
S_0x11f81d9f0 .scope module, "ex_module" "EX_MODULE" 6 123, 9 3 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x11f84f6a0 .functor BUFZ 32, v0x11f81e0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f827a30 .functor BUFZ 32, L_0x11f84f190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f820560_0 .net "alu_result", 31 0, v0x11f81e0f0_0;  alias, 1 drivers
v0x11f820610_0 .net "alu_result_wire", 31 0, L_0x11f84f6a0;  1 drivers
v0x11f8206b0_0 .net "alu_src1", 0 0, L_0x11f84ea10;  alias, 1 drivers
v0x11f820740_0 .net "alu_src2", 0 0, L_0x11f84ee50;  alias, 1 drivers
v0x11f8207d0_0 .net "alu_type", 3 0, L_0x11f84e0a0;  alias, 1 drivers
v0x11f8208a0_0 .net "imm", 31 0, L_0x11f84d8e0;  alias, 1 drivers
v0x11f820930_0 .net "less_than", 0 0, v0x11f81e290_0;  1 drivers
v0x11f8209e0_0 .net "op1", 31 0, L_0x11f84f330;  1 drivers
v0x11f820ab0_0 .net "op2", 31 0, L_0x11f84f4c0;  1 drivers
v0x11f820bc0_0 .net "pc", 31 0, L_0x11f84d720;  alias, 1 drivers
o0x12800aa70 .functor BUFZ 1, C4<z>; HiZ drive
v0x11f820c50_0 .net "pc_src", 0 0, o0x12800aa70;  0 drivers
v0x11f820ce0_0 .net "reg_write_data_mem", 31 0, L_0x11f850f30;  alias, 1 drivers
v0x11f820d70_0 .net "reg_write_data_wb", 31 0, v0x11f844ff0_0;  alias, 1 drivers
v0x11f820e00_0 .net "rs1_data", 31 0, L_0x11f84d9c0;  alias, 1 drivers
v0x11f820ee0_0 .net "rs1_data_new", 31 0, L_0x11f84f0a0;  1 drivers
v0x11f820f80_0 .net "rs1_fwd_ex", 1 0, v0x11f821c40_0;  alias, 1 drivers
v0x11f821050_0 .net "rs2_data", 31 0, L_0x11f84daa0;  alias, 1 drivers
v0x11f821220_0 .net "rs2_data_ex_new", 31 0, L_0x11f827a30;  alias, 1 drivers
v0x11f8212b0_0 .net "rs2_data_new", 31 0, L_0x11f84f190;  1 drivers
v0x11f821340_0 .net "rs2_fwd_ex", 1 0, v0x11f821d80_0;  alias, 1 drivers
v0x11f8213d0_0 .net "zero", 0 0, v0x11f81e360_0;  1 drivers
S_0x11f81dd10 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x11f81d9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x11f81df90_0 .net "alu_in1", 31 0, L_0x11f84f330;  alias, 1 drivers
v0x11f81e040_0 .net "alu_in2", 31 0, L_0x11f84f4c0;  alias, 1 drivers
v0x11f81e0f0_0 .var "alu_result", 31 0;
v0x11f81e1e0_0 .net "alu_type", 3 0, L_0x11f84e0a0;  alias, 1 drivers
v0x11f81e290_0 .var "less_than", 0 0;
v0x11f81e360_0 .var "zero", 0 0;
E_0x11f81df40 .event edge, v0x11f81e1e0_0, v0x11f81df90_0, v0x11f81e040_0, v0x11f816d80_0;
S_0x11f81e480 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x11f81d9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x11f84f0a0 .functor BUFZ 32, v0x11f81ecc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f84f190 .functor BUFZ 32, v0x11f81f3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11f84f280 .functor XNOR 1, L_0x11f84ea10, L_0x128040c28, C4<0>, C4<0>;
L_0x128040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11f84f410 .functor XNOR 1, L_0x11f84ee50, L_0x128040c70, C4<0>, C4<0>;
v0x11f81f5b0_0 .net/2u *"_ivl_10", 0 0, L_0x128040c70;  1 drivers
v0x11f81f650_0 .net *"_ivl_12", 0 0, L_0x11f84f410;  1 drivers
v0x11f81f6f0_0 .net/2u *"_ivl_4", 0 0, L_0x128040c28;  1 drivers
v0x11f81f780_0 .net *"_ivl_6", 0 0, L_0x11f84f280;  1 drivers
v0x11f81f820_0 .net "alu_src1", 0 0, L_0x11f84ea10;  alias, 1 drivers
v0x11f81f900_0 .net "alu_src2", 0 0, L_0x11f84ee50;  alias, 1 drivers
v0x11f81f9a0_0 .net "data_op1", 31 0, v0x11f81ecc0_0;  1 drivers
v0x11f81fa40_0 .net "data_op2", 31 0, v0x11f81f3b0_0;  1 drivers
v0x11f81faf0_0 .net "fwd_ex1", 1 0, v0x11f821c40_0;  alias, 1 drivers
v0x11f81fc20_0 .net "fwd_ex2", 1 0, v0x11f821d80_0;  alias, 1 drivers
v0x11f81fcb0_0 .net "imm", 31 0, L_0x11f84d8e0;  alias, 1 drivers
v0x11f81fd80_0 .net "op1", 31 0, L_0x11f84f330;  alias, 1 drivers
v0x11f81fe10_0 .net "op2", 31 0, L_0x11f84f4c0;  alias, 1 drivers
v0x11f81fec0_0 .net "pc", 31 0, L_0x11f84d720;  alias, 1 drivers
v0x11f81ff50_0 .net "reg_write_data_mem", 31 0, L_0x11f850f30;  alias, 1 drivers
v0x11f820030_0 .net "reg_write_data_wb", 31 0, v0x11f844ff0_0;  alias, 1 drivers
v0x11f820110_0 .net "rs1_data", 31 0, L_0x11f84d9c0;  alias, 1 drivers
v0x11f8202a0_0 .net "rs1_data_new", 31 0, L_0x11f84f0a0;  alias, 1 drivers
v0x11f820330_0 .net "rs2_data", 31 0, L_0x11f84daa0;  alias, 1 drivers
v0x11f8203c0_0 .net "rs2_data_new", 31 0, L_0x11f84f190;  alias, 1 drivers
L_0x11f84f330 .functor MUXZ 32, L_0x11f84d720, v0x11f81ecc0_0, L_0x11f84f280, C4<>;
L_0x11f84f4c0 .functor MUXZ 32, L_0x11f84d8e0, v0x11f81f3b0_0, L_0x11f84f410, C4<>;
S_0x11f81e800 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x11f81e480;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x11f81ea90_0 .net "Data_EX", 31 0, L_0x11f84d9c0;  alias, 1 drivers
v0x11f81eb50_0 .net "Data_MEM", 31 0, L_0x11f850f30;  alias, 1 drivers
v0x11f81ec00_0 .net "Data_WB", 31 0, v0x11f844ff0_0;  alias, 1 drivers
v0x11f81ecc0_0 .var "Data_out", 31 0;
v0x11f81ed70_0 .net "fwd_ex", 1 0, v0x11f821c40_0;  alias, 1 drivers
E_0x11f81ea40 .event edge, v0x11f81ed70_0, v0x11f81ea90_0, v0x11f81eb50_0, v0x11f81ec00_0;
S_0x11f81eee0 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x11f81e480;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x11f81f170_0 .net "Data_EX", 31 0, L_0x11f84daa0;  alias, 1 drivers
v0x11f81f220_0 .net "Data_MEM", 31 0, L_0x11f850f30;  alias, 1 drivers
v0x11f81f2e0_0 .net "Data_WB", 31 0, v0x11f844ff0_0;  alias, 1 drivers
v0x11f81f3b0_0 .var "Data_out", 31 0;
v0x11f81f440_0 .net "fwd_ex", 1 0, v0x11f821d80_0;  alias, 1 drivers
E_0x11f81f120 .event edge, v0x11f81f440_0, v0x11f81f170_0, v0x11f81eb50_0, v0x11f81ec00_0;
S_0x11f821590 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 252, 13 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x11f821860_0 .net "rd_mem", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f821950_0 .net "rd_wb", 4 0, L_0x11f851820;  alias, 1 drivers
v0x11f8219f0_0 .net "reg_write_mem", 0 0, L_0x11f84ffd0;  alias, 1 drivers
v0x11f821ae0_0 .net "reg_write_wb", 0 0, L_0x11f851980;  alias, 1 drivers
v0x11f821b70_0 .net "rs1_ex", 4 0, L_0x11f84dd60;  alias, 1 drivers
v0x11f821c40_0 .var "rs1_fwd_ex", 1 0;
v0x11f821cd0_0 .net "rs2_ex", 4 0, L_0x11f84df00;  alias, 1 drivers
v0x11f821d80_0 .var "rs2_fwd_ex", 1 0;
E_0x11f8165a0/0 .event edge, v0x11f81b840_0, v0x11f81a5d0_0, v0x11f821b70_0, v0x11f821ae0_0;
E_0x11f8165a0/1 .event edge, v0x11f821950_0, v0x11f821cd0_0;
E_0x11f8165a0 .event/or E_0x11f8165a0/0, E_0x11f8165a0/1;
S_0x11f821ee0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 243, 14 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x11f822230_0 .net "branch_id", 0 0, L_0x11f84d340;  alias, 1 drivers
v0x11f8222d0_0 .net "jal_id", 0 0, L_0x11f84d480;  alias, 1 drivers
v0x11f822370_0 .net "jalr_id", 0 0, L_0x11f84d4f0;  alias, 1 drivers
v0x11f822400_0 .net "rd_mem", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f822490_0 .net "reg_write_mem", 0 0, L_0x11f84ffd0;  alias, 1 drivers
v0x11f822560_0 .var "rs1_fwd_id", 1 0;
v0x11f822600_0 .net "rs1_id", 4 0, L_0x11f84a450;  alias, 1 drivers
v0x11f8226b0_0 .var "rs2_fwd_id", 1 0;
v0x11f822760_0 .net "rs2_id", 4 0, L_0x11f84a4c0;  alias, 1 drivers
E_0x11f8221d0/0 .event edge, v0x11f81b840_0, v0x11f822230_0, v0x11f81a5d0_0, v0x11f822600_0;
E_0x11f8221d0/1 .event edge, v0x11f822370_0, v0x11f822760_0;
E_0x11f8221d0 .event/or E_0x11f8221d0/0, E_0x11f8221d0/1;
S_0x11f822950 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 228, 15 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x11f84e150 .functor OR 1, L_0x11f84d340, L_0x11f84d4f0, C4<0>, C4<0>;
L_0x11f84e2e0 .functor OR 1, L_0x11f84e200, L_0x11f851a30, C4<0>, C4<0>;
L_0x11f851c10 .functor AND 1, L_0x11f84e730, L_0x11f84e2e0, C4<1>, C4<1>;
L_0x11f852020 .functor OR 1, L_0x11f851cc0, L_0x11f851e80, C4<0>, C4<0>;
L_0x11f852090 .functor AND 1, L_0x11f850130, L_0x11f852020, C4<1>, C4<1>;
L_0x11f852170 .functor OR 1, L_0x11f851c10, L_0x11f852090, C4<0>, C4<0>;
L_0x11f852260 .functor AND 1, L_0x11f84e150, L_0x11f852170, C4<1>, C4<1>;
L_0x11f852390 .functor OR 1, L_0x11f84d340, L_0x11f84d4f0, C4<0>, C4<0>;
L_0x11f839000 .functor OR 1, L_0x11f852390, L_0x11f84d480, C4<0>, C4<0>;
L_0x11f852650 .functor BUFZ 1, L_0x11f852260, C4<0>, C4<0>, C4<0>;
L_0x11f852740 .functor BUFZ 1, L_0x11f852260, C4<0>, C4<0>, C4<0>;
L_0x11f8529b0 .functor AND 1, L_0x11f839000, L_0x11f852890, C4<1>, C4<1>;
L_0x11f852a20 .functor BUFZ 1, L_0x11f852260, C4<0>, C4<0>, C4<0>;
v0x11f822d80_0 .net *"_ivl_1", 0 0, L_0x11f84e150;  1 drivers
v0x11f822e30_0 .net *"_ivl_10", 0 0, L_0x11f851cc0;  1 drivers
v0x11f822ed0_0 .net *"_ivl_12", 0 0, L_0x11f851e80;  1 drivers
v0x11f822f60_0 .net *"_ivl_15", 0 0, L_0x11f852020;  1 drivers
v0x11f823000_0 .net *"_ivl_17", 0 0, L_0x11f852090;  1 drivers
v0x11f8230e0_0 .net *"_ivl_19", 0 0, L_0x11f852170;  1 drivers
v0x11f823180_0 .net *"_ivl_2", 0 0, L_0x11f84e200;  1 drivers
v0x11f823220_0 .net *"_ivl_23", 0 0, L_0x11f852390;  1 drivers
v0x11f8232c0_0 .net *"_ivl_39", 0 0, L_0x11f852890;  1 drivers
v0x11f8233d0_0 .net *"_ivl_4", 0 0, L_0x11f851a30;  1 drivers
v0x11f823460_0 .net *"_ivl_7", 0 0, L_0x11f84e2e0;  1 drivers
v0x11f823500_0 .net *"_ivl_9", 0 0, L_0x11f851c10;  1 drivers
v0x11f8235a0_0 .net "branch_id", 0 0, L_0x11f84d340;  alias, 1 drivers
v0x11f823650_0 .net "bubble", 0 0, L_0x11f839000;  1 drivers
v0x11f8236e0_0 .net "bubble_ex", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f823770_0 .net "bubble_id", 0 0, L_0x11f8529b0;  alias, 1 drivers
v0x11f823800_0 .net "bubble_if", 0 0, L_0x128041330;  alias, 1 drivers
v0x11f823990_0 .net "bubble_mem", 0 0, L_0x128041378;  alias, 1 drivers
v0x11f823a20_0 .net "bubble_wb", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f823ab0_0 .net "jal_id", 0 0, L_0x11f84d480;  alias, 1 drivers
v0x11f823b60_0 .net "jalr_id", 0 0, L_0x11f84d4f0;  alias, 1 drivers
v0x11f823bf0_0 .net "mem_read_ex", 0 0, L_0x11f84ecf0;  alias, 1 drivers
v0x11f823c80_0 .net "mem_read_mem", 0 0, L_0x11f850130;  alias, 1 drivers
v0x11f823d50_0 .net "pc_src_id", 0 0, v0x11f8367a0_0;  alias, 1 drivers
v0x11f823de0_0 .net "rd_ex", 4 0, L_0x11f84dc00;  alias, 1 drivers
v0x11f823eb0_0 .net "rd_mem", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f823fc0_0 .net "reg_write_ex", 0 0, L_0x11f84e730;  alias, 1 drivers
v0x11f824050_0 .net "rs1_id", 4 0, L_0x11f84a450;  alias, 1 drivers
v0x11f8240e0_0 .net "rs2_id", 4 0, L_0x11f84a4c0;  alias, 1 drivers
v0x11f824170_0 .net "rst", 0 0, v0x11f849d70_0;  alias, 1 drivers
v0x11f824200_0 .net "stall", 0 0, L_0x11f852260;  1 drivers
v0x11f824290_0 .net "stall_ex", 0 0, L_0x128041258;  alias, 1 drivers
v0x11f824320_0 .net "stall_id", 0 0, L_0x11f852740;  alias, 1 drivers
v0x11f823890_0 .net "stall_if", 0 0, L_0x11f852650;  alias, 1 drivers
v0x11f8245b0_0 .net "stall_mem", 0 0, L_0x1280412a0;  alias, 1 drivers
v0x11f824640_0 .net "stall_wb", 0 0, L_0x1280412e8;  alias, 1 drivers
L_0x11f84e200 .cmp/eq 5, L_0x11f84dc00, L_0x11f84a450;
L_0x11f851a30 .cmp/eq 5, L_0x11f84dc00, L_0x11f84a4c0;
L_0x11f851cc0 .cmp/eq 5, L_0x11f8503f0, L_0x11f84a450;
L_0x11f851e80 .cmp/eq 5, L_0x11f8503f0, L_0x11f84a4c0;
L_0x11f852890 .reduce/nor L_0x11f852260;
S_0x11f824880 .scope module, "id_ex" "ID_EX" 6 98, 16 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x11f82fdd0_0 .net "alu_src1_ex", 0 0, L_0x11f84ea10;  alias, 1 drivers
v0x11f82fe60_0 .net "alu_src1_id", 0 0, v0x11f832530_0;  alias, 1 drivers
v0x11f82fef0_0 .net "alu_src2_ex", 0 0, L_0x11f84ee50;  alias, 1 drivers
v0x11f82ffa0_0 .net "alu_src2_id", 0 0, v0x11f832620_0;  alias, 1 drivers
v0x11f830050_0 .net "alu_type_ex", 3 0, L_0x11f84e0a0;  alias, 1 drivers
v0x11f830120_0 .net "alu_type_id", 3 0, v0x11f8326f0_0;  alias, 1 drivers
v0x11f8301b0_0 .net "branch_ex", 0 0, L_0x11f84eb70;  1 drivers
v0x11f830240_0 .net "branch_id", 0 0, L_0x11f84d340;  alias, 1 drivers
v0x11f8302d0_0 .net "bubble_ex", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f8303e0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f826e80_0 .net "imm_ex", 31 0, L_0x11f84d8e0;  alias, 1 drivers
v0x11f826f10_0 .net "imm_id", 31 0, v0x11f8357d0_0;  alias, 1 drivers
v0x11f826fc0_0 .net "instr_funct3_ex", 2 0, L_0x11f84e350;  alias, 1 drivers
v0x11f830470_0 .net "instr_funct3_id", 2 0, L_0x11f84d5c0;  alias, 1 drivers
v0x11f830500_0 .net "jal_ex", 0 0, L_0x11f84efb0;  1 drivers
v0x11f830590_0 .net "jal_id", 0 0, L_0x11f84d480;  alias, 1 drivers
v0x11f830620_0 .net "jalr_ex", 0 0, L_0x11f84e890;  1 drivers
v0x11f8307b0_0 .net "jalr_id", 0 0, L_0x11f84d4f0;  alias, 1 drivers
v0x11f830840_0 .net "mem_read_ex", 0 0, L_0x11f84ecf0;  alias, 1 drivers
v0x11f8308d0_0 .net "mem_read_id", 0 0, v0x11f833570_0;  alias, 1 drivers
v0x11f830980_0 .net "mem_write_ex", 0 0, L_0x11f84e5d0;  alias, 1 drivers
v0x11f830a10_0 .net "mem_write_id", 0 0, v0x11f833680_0;  alias, 1 drivers
v0x11f830aa0_0 .net "pc_ex", 31 0, L_0x11f84d720;  alias, 1 drivers
v0x11f830b30_0 .net "pc_id", 31 0, L_0x11f84a130;  alias, 1 drivers
v0x11f830bc0_0 .net "pc_plus4_ex", 31 0, L_0x11f84d800;  alias, 1 drivers
v0x11f830c50_0 .net "pc_plus4_id", 31 0, L_0x11f84a2b0;  alias, 1 drivers
v0x11f830d00_0 .net "rd_ex", 4 0, L_0x11f84dc00;  alias, 1 drivers
v0x11f830e10_0 .net "rd_id", 4 0, L_0x11f84a360;  alias, 1 drivers
v0x11f830ec0_0 .net "reg_src_ex", 1 0, L_0x11f84e470;  alias, 1 drivers
v0x11f830f50_0 .net "reg_src_id", 1 0, v0x11f8337e0_0;  alias, 1 drivers
v0x11f830fe0_0 .net "reg_write_ex", 0 0, L_0x11f84e730;  alias, 1 drivers
v0x11f8310f0_0 .net "reg_write_id", 0 0, v0x11f833940_0;  alias, 1 drivers
v0x11f831180_0 .net "rs1_data_ex", 31 0, L_0x11f84d9c0;  alias, 1 drivers
v0x11f831410_0 .net "rs1_data_id", 31 0, L_0x11f84d160;  alias, 1 drivers
v0x11f8314a0_0 .net "rs1_ex", 4 0, L_0x11f84dd60;  alias, 1 drivers
v0x11f831530_0 .net "rs1_id", 4 0, L_0x11f84a450;  alias, 1 drivers
v0x11f8315c0_0 .net "rs2_data_ex", 31 0, L_0x11f84daa0;  alias, 1 drivers
v0x11f831650_0 .net "rs2_data_id", 31 0, L_0x11f84d250;  alias, 1 drivers
v0x11f8316e0_0 .net "rs2_ex", 4 0, L_0x11f84df00;  alias, 1 drivers
v0x11f831770_0 .net "rs2_id", 4 0, L_0x11f84a4c0;  alias, 1 drivers
v0x11f831810_0 .net "stall_ex", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f824f00 .scope module, "ID_EX_alu_src1" "PipeDff" 16 41, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f8250d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84ea10 .functor BUFZ 1, v0x11f825550_0, C4<0>, C4<0>, C4<0>;
v0x11f825280_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f825310_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8253a0_0 .net "data_in", 0 0, v0x11f832530_0;  alias, 1 drivers
v0x11f825430_0 .net "data_out", 0 0, L_0x11f84ea10;  alias, 1 drivers
v0x11f8254c0_0 .net "data_out_wire", 0 0, v0x11f825550_0;  1 drivers
v0x11f825550_0 .var "data_reg", 0 0;
L_0x128040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f8255e0_0 .net "default_val", 0 0, L_0x128040ac0;  1 drivers
v0x11f825690_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f8257a0 .scope module, "ID_EX_alu_src2" "PipeDff" 16 44, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f825970 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84ee50 .functor BUFZ 1, v0x11f825e80_0, C4<0>, C4<0>, C4<0>;
v0x11f825b30_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f825c00_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f825c90_0 .net "data_in", 0 0, v0x11f832620_0;  alias, 1 drivers
v0x11f825d20_0 .net "data_out", 0 0, L_0x11f84ee50;  alias, 1 drivers
v0x11f825db0_0 .net "data_out_wire", 0 0, v0x11f825e80_0;  1 drivers
v0x11f825e80_0 .var "data_reg", 0 0;
L_0x128040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f825f10_0 .net "default_val", 0 0, L_0x128040b98;  1 drivers
v0x11f825fb0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f8260f0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x11f8262b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x11f84e0a0 .functor BUFZ 4, v0x11f826780_0, C4<0000>, C4<0000>, C4<0000>;
v0x11f826470_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f826500_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f826590_0 .net "data_in", 3 0, v0x11f8326f0_0;  alias, 1 drivers
v0x11f826620_0 .net "data_out", 3 0, L_0x11f84e0a0;  alias, 1 drivers
v0x11f8266b0_0 .net "data_out_wire", 3 0, v0x11f826780_0;  1 drivers
v0x11f826780_0 .var "data_reg", 3 0;
L_0x128040910 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11f826820_0 .net "default_val", 3 0, L_0x128040910;  1 drivers
v0x11f8268d0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f8269f0 .scope module, "ID_EX_branch" "PipeDff" 16 42, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f826bb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84eb70 .functor BUFZ 1, v0x11f8271e0_0, C4<0>, C4<0>, C4<0>;
v0x11f826d40_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f826de0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f81a440_0 .net "data_in", 0 0, L_0x11f84d340;  alias, 1 drivers
v0x11f827080_0 .net "data_out", 0 0, L_0x11f84eb70;  alias, 1 drivers
v0x11f827110_0 .net "data_out_wire", 0 0, v0x11f8271e0_0;  1 drivers
v0x11f8271e0_0 .var "data_reg", 0 0;
L_0x128040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f827270_0 .net "default_val", 0 0, L_0x128040b08;  1 drivers
v0x11f827300_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f827480 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f827640 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84d8e0 .functor BUFZ 32, v0x11f827b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f8277d0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f827870_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f827910_0 .net "data_in", 31 0, v0x11f8357d0_0;  alias, 1 drivers
v0x11f8279a0_0 .net "data_out", 31 0, L_0x11f84d8e0;  alias, 1 drivers
v0x11f827ab0_0 .net "data_out_wire", 31 0, v0x11f827b40_0;  1 drivers
v0x11f827b40_0 .var "data_reg", 31 0;
L_0x128040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f827bd0_0 .net "default_val", 31 0, L_0x128040760;  1 drivers
v0x11f827c70_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f827d90 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x11f827f50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x11f84e350 .functor BUFZ 3, v0x11f828410_0, C4<000>, C4<000>, C4<000>;
v0x11f8280e0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f828180_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f828220_0 .net "data_in", 2 0, L_0x11f84d5c0;  alias, 1 drivers
v0x11f8282b0_0 .net "data_out", 2 0, L_0x11f84e350;  alias, 1 drivers
v0x11f828340_0 .net "data_out_wire", 2 0, v0x11f828410_0;  1 drivers
v0x11f828410_0 .var "data_reg", 2 0;
L_0x128040958 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11f8284b0_0 .net "default_val", 2 0, L_0x128040958;  1 drivers
v0x11f828560_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f828680 .scope module, "ID_EX_jal" "PipeDff" 16 45, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f828840 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84efb0 .functor BUFZ 1, v0x11f828d00_0, C4<0>, C4<0>, C4<0>;
v0x11f8289d0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f828a70_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f828b10_0 .net "data_in", 0 0, L_0x11f84d480;  alias, 1 drivers
v0x11f828ba0_0 .net "data_out", 0 0, L_0x11f84efb0;  alias, 1 drivers
v0x11f828c30_0 .net "data_out_wire", 0 0, v0x11f828d00_0;  1 drivers
v0x11f828d00_0 .var "data_reg", 0 0;
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f828da0_0 .net "default_val", 0 0, L_0x128040be0;  1 drivers
v0x11f828e50_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f828f70 .scope module, "ID_EX_jalr" "PipeDff" 16 40, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f829130 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84e890 .functor BUFZ 1, v0x11f8296a0_0, C4<0>, C4<0>, C4<0>;
v0x11f8292c0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f829460_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8294f0_0 .net "data_in", 0 0, L_0x11f84d4f0;  alias, 1 drivers
v0x11f829580_0 .net "data_out", 0 0, L_0x11f84e890;  alias, 1 drivers
v0x11f829610_0 .net "data_out_wire", 0 0, v0x11f8296a0_0;  1 drivers
v0x11f8296a0_0 .var "data_reg", 0 0;
L_0x128040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f829730_0 .net "default_val", 0 0, L_0x128040a78;  1 drivers
v0x11f8297c0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f8299c0 .scope module, "ID_EX_mem_read" "PipeDff" 16 43, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f826040 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84ecf0 .functor BUFZ 1, v0x11f829ff0_0, C4<0>, C4<0>, C4<0>;
v0x11f829d00_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f829d90_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f829e30_0 .net "data_in", 0 0, v0x11f833570_0;  alias, 1 drivers
v0x11f829ec0_0 .net "data_out", 0 0, L_0x11f84ecf0;  alias, 1 drivers
v0x11f829f50_0 .net "data_out_wire", 0 0, v0x11f829ff0_0;  1 drivers
v0x11f829ff0_0 .var "data_reg", 0 0;
L_0x128040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f82a0a0_0 .net "default_val", 0 0, L_0x128040b50;  1 drivers
v0x11f82a150_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82a270 .scope module, "ID_EX_mem_write" "PipeDff" 16 38, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f82a430 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84e5d0 .functor BUFZ 1, v0x11f82a8f0_0, C4<0>, C4<0>, C4<0>;
v0x11f82a5c0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82a660_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82a700_0 .net "data_in", 0 0, v0x11f833680_0;  alias, 1 drivers
v0x11f82a790_0 .net "data_out", 0 0, L_0x11f84e5d0;  alias, 1 drivers
v0x11f82a820_0 .net "data_out_wire", 0 0, v0x11f82a8f0_0;  1 drivers
v0x11f82a8f0_0 .var "data_reg", 0 0;
L_0x1280409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f82a990_0 .net "default_val", 0 0, L_0x1280409e8;  1 drivers
v0x11f82aa40_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82ab60 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f82ad20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84d720 .functor BUFZ 32, v0x11f82b1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f82aeb0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82af50_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82aff0_0 .net "data_in", 31 0, L_0x11f84a130;  alias, 1 drivers
v0x11f82b080_0 .net "data_out", 31 0, L_0x11f84d720;  alias, 1 drivers
v0x11f82b110_0 .net "data_out_wire", 31 0, v0x11f82b1e0_0;  1 drivers
v0x11f82b1e0_0 .var "data_reg", 31 0;
L_0x1280406d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f82b280_0 .net "default_val", 31 0, L_0x1280406d0;  1 drivers
v0x11f82b330_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82b450 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f82b610 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84d800 .functor BUFZ 32, v0x11f82bad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f82b7a0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82b840_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82b8e0_0 .net "data_in", 31 0, L_0x11f84a2b0;  alias, 1 drivers
v0x11f82b970_0 .net "data_out", 31 0, L_0x11f84d800;  alias, 1 drivers
v0x11f82ba00_0 .net "data_out_wire", 31 0, v0x11f82bad0_0;  1 drivers
v0x11f82bad0_0 .var "data_reg", 31 0;
L_0x128040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f82bb70_0 .net "default_val", 31 0, L_0x128040718;  1 drivers
v0x11f82bc20_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82bd40 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11f82bf00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x11f84dc00 .functor BUFZ 5, v0x11f82c390_0, C4<00000>, C4<00000>, C4<00000>;
v0x11f82c090_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82c130_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82c1d0_0 .net "data_in", 4 0, L_0x11f84a360;  alias, 1 drivers
v0x11f82c260_0 .net "data_out", 4 0, L_0x11f84dc00;  alias, 1 drivers
v0x11f82c2f0_0 .net "data_out_wire", 4 0, v0x11f82c390_0;  1 drivers
v0x11f82c390_0 .var "data_reg", 4 0;
L_0x128040838 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11f82c440_0 .net "default_val", 4 0, L_0x128040838;  1 drivers
v0x11f82c4f0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82c610 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x11f82c7d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x11f84e470 .functor BUFZ 2, v0x11f82cc90_0, C4<00>, C4<00>, C4<00>;
v0x11f82c960_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82ca00_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82caa0_0 .net "data_in", 1 0, v0x11f8337e0_0;  alias, 1 drivers
v0x11f82cb30_0 .net "data_out", 1 0, L_0x11f84e470;  alias, 1 drivers
v0x11f82cbc0_0 .net "data_out_wire", 1 0, v0x11f82cc90_0;  1 drivers
v0x11f82cc90_0 .var "data_reg", 1 0;
L_0x1280409a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f82cd30_0 .net "default_val", 1 0, L_0x1280409a0;  1 drivers
v0x11f82cde0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82cf00 .scope module, "ID_EX_reg_write" "PipeDff" 16 39, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f82d0c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f84e730 .functor BUFZ 1, v0x11f82d550_0, C4<0>, C4<0>, C4<0>;
v0x11f82d250_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82d2f0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82d390_0 .net "data_in", 0 0, v0x11f833940_0;  alias, 1 drivers
v0x11f82d420_0 .net "data_out", 0 0, L_0x11f84e730;  alias, 1 drivers
v0x11f82d4b0_0 .net "data_out_wire", 0 0, v0x11f82d550_0;  1 drivers
v0x11f82d550_0 .var "data_reg", 0 0;
L_0x128040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f82d600_0 .net "default_val", 0 0, L_0x128040a30;  1 drivers
v0x11f82d6b0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82d7d0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11f82d990 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x11f84dd60 .functor BUFZ 5, v0x11f82df70_0, C4<00000>, C4<00000>, C4<00000>;
v0x11f82db20_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f829360_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82ddc0_0 .net "data_in", 4 0, L_0x11f84a450;  alias, 1 drivers
v0x11f82de50_0 .net "data_out", 4 0, L_0x11f84dd60;  alias, 1 drivers
v0x11f82dee0_0 .net "data_out_wire", 4 0, v0x11f82df70_0;  1 drivers
v0x11f82df70_0 .var "data_reg", 4 0;
L_0x128040880 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11f82e000_0 .net "default_val", 4 0, L_0x128040880;  1 drivers
v0x11f82e0a0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82e330 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f82e5a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84d9c0 .functor BUFZ 32, v0x11f82e990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f82e6b0_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82e740_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82e7d0_0 .net "data_in", 31 0, L_0x11f84d160;  alias, 1 drivers
v0x11f82e860_0 .net "data_out", 31 0, L_0x11f84d9c0;  alias, 1 drivers
v0x11f82e8f0_0 .net "data_out_wire", 31 0, v0x11f82e990_0;  1 drivers
v0x11f82e990_0 .var "data_reg", 31 0;
L_0x1280407a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f82ea40_0 .net "default_val", 31 0, L_0x1280407a8;  1 drivers
v0x11f82eaf0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82ec10 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11f82edd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x11f84df00 .functor BUFZ 5, v0x11f82f290_0, C4<00000>, C4<00000>, C4<00000>;
v0x11f82ef60_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82f000_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82f0a0_0 .net "data_in", 4 0, L_0x11f84a4c0;  alias, 1 drivers
v0x11f82f130_0 .net "data_out", 4 0, L_0x11f84df00;  alias, 1 drivers
v0x11f82f1c0_0 .net "data_out_wire", 4 0, v0x11f82f290_0;  1 drivers
v0x11f82f290_0 .var "data_reg", 4 0;
L_0x1280408c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11f82f330_0 .net "default_val", 4 0, L_0x1280408c8;  1 drivers
v0x11f82f3e0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f82f500 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x11f824880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f82f6c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84daa0 .functor BUFZ 32, v0x11f82fb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f82f850_0 .net "bubble", 0 0, L_0x11f852a20;  alias, 1 drivers
v0x11f82f8f0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f82f990_0 .net "data_in", 31 0, L_0x11f84d250;  alias, 1 drivers
v0x11f82fa20_0 .net "data_out", 31 0, L_0x11f84daa0;  alias, 1 drivers
v0x11f82fab0_0 .net "data_out_wire", 31 0, v0x11f82fb50_0;  1 drivers
v0x11f82fb50_0 .var "data_reg", 31 0;
L_0x1280407f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f82fc00_0 .net "default_val", 31 0, L_0x1280407f0;  1 drivers
v0x11f82fcb0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x11f831c30 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x11f84a360 .functor BUFZ 5, v0x11f8338b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11f84a450 .functor BUFZ 5, v0x11f833a10_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11f84a4c0 .functor BUFZ 5, v0x11f833aa0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11f84a6c0 .functor OR 1, L_0x11f851980, L_0x11f84a5a0, C4<0>, C4<0>;
L_0x11f84a8b0 .functor OR 1, L_0x11f84a6c0, L_0x11f84a770, C4<0>, C4<0>;
L_0x11f84ade0 .functor OR 1, L_0x11f84ac20, L_0x11f84ad00, C4<0>, C4<0>;
RS_0x12800e580 .resolv tri, L_0x11f84c120, L_0x11f84c720;
L_0x11f84d160 .functor BUFZ 32, RS_0x12800e580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x12800e5b0 .resolv tri, L_0x11f84c460, L_0x11f84c960;
L_0x11f84d250 .functor BUFZ 32, RS_0x12800e5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f84d340 .functor BUFZ 1, v0x11f832fd0_0, C4<0>, C4<0>, C4<0>;
L_0x11f84d480 .functor BUFZ 1, v0x11f833380_0, C4<0>, C4<0>, C4<0>;
L_0x11f84d4f0 .functor BUFZ 1, v0x11f833420_0, C4<0>, C4<0>, C4<0>;
L_0x11f84d5c0 .functor BUFZ 3, v0x11f8332a0_0, C4<000>, C4<000>, C4<000>;
v0x11f838070_0 .net "R_Addr1", 4 0, v0x11f833a10_0;  1 drivers
v0x11f838120_0 .net "R_Addr2", 4 0, v0x11f833aa0_0;  1 drivers
v0x11f838200_0 .net "W_Addr", 4 0, v0x11f8338b0_0;  1 drivers
v0x11f838290_0 .net *"_ivl_11", 0 0, L_0x11f84a6c0;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f838320_0 .net/2u *"_ivl_12", 1 0, L_0x128040178;  1 drivers
v0x11f838410_0 .net *"_ivl_14", 0 0, L_0x11f84a770;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f8384b0_0 .net/2u *"_ivl_18", 1 0, L_0x1280401c0;  1 drivers
v0x11f838560_0 .net *"_ivl_20", 0 0, L_0x11f84ac20;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f838600_0 .net/2u *"_ivl_22", 1 0, L_0x128040208;  1 drivers
v0x11f838710_0 .net *"_ivl_24", 0 0, L_0x11f84ad00;  1 drivers
v0x11f8387b0_0 .net *"_ivl_27", 0 0, L_0x11f84ade0;  1 drivers
L_0x128040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f838850_0 .net/2u *"_ivl_30", 1 0, L_0x128040250;  1 drivers
v0x11f838900_0 .net *"_ivl_32", 0 0, L_0x11f84b0a0;  1 drivers
L_0x128040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f8389a0_0 .net/2u *"_ivl_34", 1 0, L_0x128040298;  1 drivers
v0x11f838a50_0 .net *"_ivl_36", 0 0, L_0x11f84b140;  1 drivers
v0x11f838af0_0 .net *"_ivl_38", 4 0, L_0x11f84b260;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f838ba0_0 .net/2u *"_ivl_6", 1 0, L_0x128040130;  1 drivers
v0x11f838d30_0 .net *"_ivl_8", 0 0, L_0x11f84a5a0;  1 drivers
v0x11f838dc0_0 .net "alu_src1", 0 0, v0x11f832530_0;  alias, 1 drivers
v0x11f838e50_0 .net "alu_src2", 0 0, v0x11f832620_0;  alias, 1 drivers
v0x11f838ee0_0 .net "alu_type", 3 0, v0x11f8326f0_0;  alias, 1 drivers
v0x11f838f70_0 .net "branch", 0 0, L_0x11f84d340;  alias, 1 drivers
v0x11f839080_0 .net "branch_inn", 0 0, v0x11f832fd0_0;  1 drivers
v0x11f839110_0 .net "branch_type", 2 0, L_0x11f84aa10;  1 drivers
v0x11f8391a0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f839230_0 .net "funct3_inn", 2 0, v0x11f8332a0_0;  1 drivers
v0x11f839300_0 .net "imm", 31 0, v0x11f8357d0_0;  alias, 1 drivers
v0x11f839390_0 .net "instr", 31 0, L_0x11f84a050;  alias, 1 drivers
v0x11f839420_0 .net "instr_funct3", 2 0, L_0x11f84d5c0;  alias, 1 drivers
v0x11f8394f0_0 .net "jal", 0 0, L_0x11f84d480;  alias, 1 drivers
v0x11f839600_0 .net "jal_inn", 0 0, v0x11f833380_0;  1 drivers
v0x11f839690_0 .net "jalr", 0 0, L_0x11f84d4f0;  alias, 1 drivers
v0x11f8397a0_0 .net "jalr_inn", 0 0, v0x11f833420_0;  1 drivers
v0x11f838c30_0 .net "less_than", 0 0, L_0x11f84d0c0;  1 drivers
v0x11f839a30_0 .net "load_type", 2 0, L_0x11f84aa80;  1 drivers
v0x11f839ac0_0 .net "mem_read", 0 0, v0x11f833570_0;  alias, 1 drivers
v0x11f839b50_0 .net "mem_write", 0 0, v0x11f833680_0;  alias, 1 drivers
v0x11f839be0_0 .net "new_pc", 31 0, v0x11f836480_0;  alias, 1 drivers
v0x11f839c70_0 .net "pc", 31 0, L_0x11f84a130;  alias, 1 drivers
v0x11f839d00_0 .net "pc_plus4", 31 0, L_0x11f84a2b0;  alias, 1 drivers
v0x11f839d90_0 .net "pc_src", 0 0, v0x11f8367a0_0;  alias, 1 drivers
v0x11f839e60_0 .net "rd", 4 0, L_0x11f84a360;  alias, 1 drivers
v0x11f839f30_0 .net "rd_wb", 4 0, L_0x11f851820;  alias, 1 drivers
v0x11f839fc0_0 .net "reg_src", 1 0, v0x11f8337e0_0;  alias, 1 drivers
v0x11f83a050_0 .net "reg_write_addr", 4 0, L_0x11f84b3c0;  1 drivers
v0x11f83a0e0_0 .net "reg_write_data_chosen", 31 0, L_0x11f84aed0;  1 drivers
v0x11f83a170_0 .net "reg_write_data_mem", 31 0, L_0x11f850f30;  alias, 1 drivers
v0x11f83a200_0 .net "reg_write_data_wb", 31 0, v0x11f844ff0_0;  alias, 1 drivers
v0x11f83a310_0 .net "reg_write_enable", 0 0, L_0x11f84a8b0;  1 drivers
v0x11f83a3a0_0 .net "reg_write_in", 0 0, L_0x11f851980;  alias, 1 drivers
v0x11f83a430_0 .net "reg_write_out", 0 0, v0x11f833940_0;  alias, 1 drivers
v0x11f83a4c0_0 .net "rs1", 4 0, L_0x11f84a450;  alias, 1 drivers
v0x11f83a5d0_0 .net "rs1_data", 31 0, L_0x11f84d160;  alias, 1 drivers
v0x11f83a660_0 .net8 "rs1_data_new", 31 0, RS_0x12800e580;  2 drivers
v0x11f83a6f0_0 .net "rs1_data_old", 31 0, L_0x11f84b8f0;  1 drivers
v0x11f83a7c0_0 .net "rs1_fwd_id", 1 0, v0x11f822560_0;  alias, 1 drivers
v0x11f83a890_0 .net "rs2", 4 0, L_0x11f84a4c0;  alias, 1 drivers
v0x11f83a9a0_0 .net "rs2_data", 31 0, L_0x11f84d250;  alias, 1 drivers
v0x11f83aa30_0 .net8 "rs2_data_new", 31 0, RS_0x12800e5b0;  2 drivers
v0x11f83ab00_0 .net "rs2_data_old", 31 0, L_0x11f84bf60;  1 drivers
v0x11f83abd0_0 .net "rs2_fwd_id", 1 0, v0x11f8226b0_0;  alias, 1 drivers
v0x11f83aca0_0 .net "store_type", 2 0, L_0x11f84ab70;  1 drivers
v0x11f83ad30_0 .net "zero", 0 0, L_0x11f84ca80;  1 drivers
L_0x11f84a5a0 .cmp/ne 2, v0x11f822560_0, L_0x128040130;
L_0x11f84a770 .cmp/ne 2, v0x11f8226b0_0, L_0x128040178;
L_0x11f84ac20 .cmp/ne 2, v0x11f822560_0, L_0x1280401c0;
L_0x11f84ad00 .cmp/ne 2, v0x11f8226b0_0, L_0x128040208;
L_0x11f84aed0 .functor MUXZ 32, v0x11f844ff0_0, L_0x11f850f30, L_0x11f84ade0, C4<>;
L_0x11f84b0a0 .cmp/ne 2, v0x11f822560_0, L_0x128040250;
L_0x11f84b140 .cmp/ne 2, v0x11f8226b0_0, L_0x128040298;
L_0x11f84b260 .functor MUXZ 5, L_0x11f851820, v0x11f833aa0_0, L_0x11f84b140, C4<>;
L_0x11f84b3c0 .functor MUXZ 5, L_0x11f84b260, v0x11f833a10_0, L_0x11f84b0a0, C4<>;
S_0x11f8321a0 .scope module, "ID_ALU_Control" "ALUControl" 17 65, 18 3 0, S_0x11f831c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x11f8323c0_0 .net8 "R_Data1", 31 0, RS_0x12800e580;  alias, 2 drivers
v0x11f832480_0 .net8 "R_Data2", 31 0, RS_0x12800e5b0;  alias, 2 drivers
v0x11f832530_0 .var "alu_src1", 0 0;
v0x11f832620_0 .var "alu_src2", 0 0;
v0x11f8326f0_0 .var "alu_type", 3 0;
v0x11f832800_0 .var "funct3", 2 0;
v0x11f832890_0 .var "funct7", 6 0;
v0x11f832920_0 .net "imm", 31 0, v0x11f8357d0_0;  alias, 1 drivers
v0x11f8329f0_0 .net "instr", 31 0, L_0x11f84a050;  alias, 1 drivers
v0x11f832b00_0 .var "opcode", 6 0;
E_0x11f824b30 .event edge, v0x11f8329f0_0, v0x11f832b00_0, v0x11f832800_0, v0x11f832890_0;
S_0x11f832bf0 .scope module, "ID_Control_Unit" "ControlUnit" 17 46, 19 3 0, S_0x11f831c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x11f84aa10 .functor BUFZ 3, v0x11f833120_0, C4<000>, C4<000>, C4<000>;
L_0x11f84aa80 .functor BUFZ 3, v0x11f833120_0, C4<000>, C4<000>, C4<000>;
L_0x11f84ab70 .functor BUFZ 3, v0x11f833120_0, C4<000>, C4<000>, C4<000>;
v0x11f832fd0_0 .var "branch", 0 0;
v0x11f833070_0 .net "branch_type", 2 0, L_0x11f84aa10;  alias, 1 drivers
v0x11f833120_0 .var "funct3", 2 0;
v0x11f8331e0_0 .net "instr", 31 0, L_0x11f84a050;  alias, 1 drivers
v0x11f8332a0_0 .var "instr_funct3", 2 0;
v0x11f833380_0 .var "jal", 0 0;
v0x11f833420_0 .var "jalr", 0 0;
v0x11f8334c0_0 .net "load_type", 2 0, L_0x11f84aa80;  alias, 1 drivers
v0x11f833570_0 .var "mem_read", 0 0;
v0x11f833680_0 .var "mem_write", 0 0;
v0x11f833750_0 .var "opcode", 6 0;
v0x11f8337e0_0 .var "reg_src", 1 0;
v0x11f8338b0_0 .var "reg_write_addr", 4 0;
v0x11f833940_0 .var "reg_write_enable", 0 0;
v0x11f833a10_0 .var "rs1_read_addr", 4 0;
v0x11f833aa0_0 .var "rs2_read_addr", 4 0;
v0x11f833b40_0 .net "store_type", 2 0, L_0x11f84ab70;  alias, 1 drivers
E_0x11f824af0 .event edge, v0x11f8329f0_0, v0x11f833120_0, v0x11f833750_0;
S_0x11f833dc0 .scope module, "ID_ID_Control" "ID_Control" 17 92, 20 2 0, S_0x11f831c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x11f84cd20 .functor OR 1, L_0x11f84cb20, L_0x11f84cc00, C4<0>, C4<0>;
L_0x128040520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11f8340c0_0 .net/2u *"_ivl_0", 1 0, L_0x128040520;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11f834150_0 .net/2u *"_ivl_12", 1 0, L_0x1280405b0;  1 drivers
v0x11f834200_0 .net *"_ivl_14", 0 0, L_0x11f84c580;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11f8342b0_0 .net/2u *"_ivl_18", 1 0, L_0x1280405f8;  1 drivers
v0x11f834360_0 .net *"_ivl_2", 0 0, L_0x11f84c040;  1 drivers
v0x11f834440_0 .net *"_ivl_20", 0 0, L_0x11f84c7c0;  1 drivers
L_0x128040640 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x11f8344e0_0 .net/2u *"_ivl_26", 2 0, L_0x128040640;  1 drivers
v0x11f834590_0 .net *"_ivl_28", 0 0, L_0x11f84cb20;  1 drivers
L_0x128040688 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x11f834630_0 .net/2u *"_ivl_30", 2 0, L_0x128040688;  1 drivers
v0x11f834740_0 .net *"_ivl_32", 0 0, L_0x11f84cc00;  1 drivers
v0x11f8347e0_0 .net *"_ivl_35", 0 0, L_0x11f84cd20;  1 drivers
v0x11f834880_0 .net *"_ivl_36", 0 0, L_0x11f84ce10;  1 drivers
v0x11f834920_0 .net *"_ivl_38", 0 0, L_0x11f84ceb0;  1 drivers
L_0x128040568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x11f8349c0_0 .net/2u *"_ivl_6", 1 0, L_0x128040568;  1 drivers
v0x11f834a70_0 .net *"_ivl_8", 0 0, L_0x11f84c3c0;  1 drivers
v0x11f834b10_0 .net "alu_type", 3 0, v0x11f8326f0_0;  alias, 1 drivers
v0x11f834bb0_0 .net "branch", 0 0, v0x11f832fd0_0;  alias, 1 drivers
v0x11f834d40_0 .net "funct3", 2 0, v0x11f8332a0_0;  alias, 1 drivers
v0x11f834dd0_0 .net "less_than", 0 0, L_0x11f84d0c0;  alias, 1 drivers
v0x11f834e60_0 .net "reg_write_data_mem", 31 0, L_0x11f850f30;  alias, 1 drivers
v0x11f834f70_0 .net "rs1_data", 31 0, L_0x11f84b8f0;  alias, 1 drivers
v0x11f835000_0 .net8 "rs1_data_update", 31 0, RS_0x12800e580;  alias, 2 drivers
v0x11f835090_0 .net "rs1_fwd_id", 1 0, v0x11f822560_0;  alias, 1 drivers
v0x11f835120_0 .net "rs2_data", 31 0, L_0x11f84bf60;  alias, 1 drivers
v0x11f8351b0_0 .net8 "rs2_data_update", 31 0, RS_0x12800e5b0;  alias, 2 drivers
v0x11f835240_0 .net "rs2_fwd_id", 1 0, v0x11f8226b0_0;  alias, 1 drivers
v0x11f8352f0_0 .net "zero", 0 0, L_0x11f84ca80;  alias, 1 drivers
L_0x11f84c040 .cmp/eq 2, v0x11f822560_0, L_0x128040520;
L_0x11f84c120 .functor MUXZ 32, L_0x11f84b8f0, L_0x11f850f30, L_0x11f84c040, C4<>;
L_0x11f84c3c0 .cmp/eq 2, v0x11f8226b0_0, L_0x128040568;
L_0x11f84c460 .functor MUXZ 32, L_0x11f84bf60, L_0x11f850f30, L_0x11f84c3c0, C4<>;
L_0x11f84c580 .cmp/eq 2, v0x11f822560_0, L_0x1280405b0;
L_0x11f84c720 .functor MUXZ 32, L_0x11f84b8f0, L_0x11f850f30, L_0x11f84c580, C4<>;
L_0x11f84c7c0 .cmp/eq 2, v0x11f8226b0_0, L_0x1280405f8;
L_0x11f84c960 .functor MUXZ 32, L_0x11f84bf60, L_0x11f850f30, L_0x11f84c7c0, C4<>;
L_0x11f84ca80 .cmp/eq 32, RS_0x12800e580, RS_0x12800e5b0;
L_0x11f84cb20 .cmp/eq 3, v0x11f8332a0_0, L_0x128040640;
L_0x11f84cc00 .cmp/eq 3, v0x11f8332a0_0, L_0x128040688;
L_0x11f84ce10 .cmp/gt 32, RS_0x12800e5b0, RS_0x12800e580;
L_0x11f84ceb0 .cmp/gt.s 32, RS_0x12800e580, RS_0x12800e580;
L_0x11f84d0c0 .functor MUXZ 1, L_0x11f84ceb0, L_0x11f84ce10, L_0x11f84cd20, C4<>;
S_0x11f8354a0 .scope module, "ID_Imm_Gen" "ImmGen" 17 38, 21 3 0, S_0x11f831c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x11f835710_0 .var "funct3", 2 0;
v0x11f8357d0_0 .var "imm", 31 0;
v0x11f835870_0 .var "imm12", 11 0;
v0x11f835900_0 .var "imm20", 20 0;
v0x11f835990_0 .var "immtemp", 31 0;
v0x11f835a70_0 .net "instr", 31 0, L_0x11f84a050;  alias, 1 drivers
v0x11f835b50_0 .var "opcode", 6 0;
E_0x11f8356a0/0 .event edge, v0x11f8329f0_0, v0x11f835b50_0, v0x11f835710_0, v0x11f835990_0;
E_0x11f8356a0/1 .event edge, v0x11f835870_0, v0x11f835900_0;
E_0x11f8356a0 .event/or E_0x11f8356a0/0, E_0x11f8356a0/1;
S_0x11f835c10 .scope module, "ID_PC_EX" "PC_EX" 17 103, 22 2 0, S_0x11f831c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x11f836020_0 .net "branch", 0 0, v0x11f832fd0_0;  alias, 1 drivers
v0x11f8360f0_0 .net "branch_type", 2 0, L_0x11f84aa10;  alias, 1 drivers
v0x11f836180_0 .net "imm", 31 0, v0x11f8357d0_0;  alias, 1 drivers
v0x11f836290_0 .net "jal", 0 0, v0x11f833380_0;  alias, 1 drivers
v0x11f836340_0 .net "jalr", 0 0, v0x11f833420_0;  alias, 1 drivers
v0x11f8363d0_0 .net "less_than", 0 0, L_0x11f84d0c0;  alias, 1 drivers
v0x11f836480_0 .var "new_pc", 31 0;
v0x11f836510_0 .var "new_pc_temp", 31 0;
v0x11f8365a0_0 .net "pc", 31 0, L_0x11f84a130;  alias, 1 drivers
v0x11f8366c0_0 .net "pc_plus4", 31 0, L_0x11f84a2b0;  alias, 1 drivers
v0x11f8367a0_0 .var "pc_src", 0 0;
v0x11f836830_0 .net8 "rs1_data", 31 0, RS_0x12800e580;  alias, 2 drivers
v0x11f836900_0 .net "zero", 0 0, L_0x11f84ca80;  alias, 1 drivers
E_0x11f835f90/0 .event edge, v0x11f833380_0, v0x11f82aff0_0, v0x11f827910_0, v0x11f833420_0;
E_0x11f835f90/1 .event edge, v0x11f8323c0_0, v0x11f832fd0_0, v0x11f833070_0, v0x11f8352f0_0;
E_0x11f835f90/2 .event edge, v0x11f836510_0, v0x11f82b8e0_0, v0x11f834dd0_0;
E_0x11f835f90 .event/or E_0x11f835f90/0, E_0x11f835f90/1, E_0x11f835f90/2;
S_0x11f836a80 .scope module, "ID_RegFile" "RegFile" 17 81, 23 2 0, S_0x11f831c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x11f836d90_0 .net *"_ivl_0", 31 0, L_0x11f84b570;  1 drivers
v0x11f836e50_0 .net *"_ivl_10", 6 0, L_0x11f84b7d0;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f836ef0_0 .net *"_ivl_13", 1 0, L_0x128040370;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f836f80_0 .net/2u *"_ivl_14", 31 0, L_0x1280403b8;  1 drivers
v0x11f837010_0 .net *"_ivl_18", 31 0, L_0x11f84ba50;  1 drivers
L_0x128040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f837100_0 .net *"_ivl_21", 26 0, L_0x128040400;  1 drivers
L_0x128040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f8371b0_0 .net/2u *"_ivl_22", 31 0, L_0x128040448;  1 drivers
v0x11f837260_0 .net *"_ivl_24", 0 0, L_0x11f84bb30;  1 drivers
v0x11f837300_0 .net *"_ivl_26", 31 0, L_0x11f84bc90;  1 drivers
v0x11f837410_0 .net *"_ivl_28", 6 0, L_0x11f84bd30;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f8374c0_0 .net *"_ivl_3", 26 0, L_0x1280402e0;  1 drivers
L_0x128040490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f837570_0 .net *"_ivl_31", 1 0, L_0x128040490;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f837620_0 .net/2u *"_ivl_32", 31 0, L_0x1280404d8;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f8376d0_0 .net/2u *"_ivl_4", 31 0, L_0x128040328;  1 drivers
v0x11f837780_0 .net *"_ivl_6", 0 0, L_0x11f84b610;  1 drivers
v0x11f837820_0 .net *"_ivl_8", 31 0, L_0x11f84b730;  1 drivers
v0x11f8378d0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f837a60_0 .var/i "i", 31 0;
v0x11f837af0_0 .net "read_addr1", 4 0, v0x11f833a10_0;  alias, 1 drivers
v0x11f837ba0_0 .net "read_addr2", 4 0, v0x11f833aa0_0;  alias, 1 drivers
v0x11f837c30_0 .net "read_data1", 31 0, L_0x11f84b8f0;  alias, 1 drivers
v0x11f837cc0_0 .net "read_data2", 31 0, L_0x11f84bf60;  alias, 1 drivers
v0x11f837d50_0 .net "reg_write_addr", 4 0, L_0x11f84b3c0;  alias, 1 drivers
v0x11f837de0_0 .net "reg_write_data", 31 0, L_0x11f84aed0;  alias, 1 drivers
v0x11f837e70_0 .net "reg_write_enable", 0 0, L_0x11f84a8b0;  alias, 1 drivers
v0x11f837f10 .array "register_file", 31 0, 31 0;
E_0x11f836d40 .event negedge, v0x11f814ce0_0;
L_0x11f84b570 .concat [ 5 27 0 0], v0x11f833a10_0, L_0x1280402e0;
L_0x11f84b610 .cmp/ne 32, L_0x11f84b570, L_0x128040328;
L_0x11f84b730 .array/port v0x11f837f10, L_0x11f84b7d0;
L_0x11f84b7d0 .concat [ 5 2 0 0], v0x11f833a10_0, L_0x128040370;
L_0x11f84b8f0 .functor MUXZ 32, L_0x1280403b8, L_0x11f84b730, L_0x11f84b610, C4<>;
L_0x11f84ba50 .concat [ 5 27 0 0], v0x11f833aa0_0, L_0x128040400;
L_0x11f84bb30 .cmp/ne 32, L_0x11f84ba50, L_0x128040448;
L_0x11f84bc90 .array/port v0x11f837f10, L_0x11f84bd30;
L_0x11f84bd30 .concat [ 5 2 0 0], v0x11f833aa0_0, L_0x128040490;
L_0x11f84bf60 .functor MUXZ 32, L_0x1280404d8, L_0x11f84bc90, L_0x11f84bb30, C4<>;
S_0x11f83b0a0 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x11f83ce70_0 .net "bubble_id", 0 0, L_0x11f8529b0;  alias, 1 drivers
v0x11f83cf80_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83d010_0 .net "instr_id", 31 0, L_0x11f84a050;  alias, 1 drivers
v0x11f83d0a0_0 .net "instr_if", 31 0, L_0x11f852d60;  alias, 1 drivers
v0x11f83d130_0 .net "pc_id", 31 0, L_0x11f84a130;  alias, 1 drivers
v0x11f83d200_0 .net "pc_if", 31 0, v0x11f83e350_0;  alias, 1 drivers
v0x11f83d290_0 .net "pc_plus4_id", 31 0, L_0x11f84a2b0;  alias, 1 drivers
v0x11f83d320_0 .net "pc_plus4_if", 31 0, L_0x11f845ff0;  alias, 1 drivers
v0x11f83d3d0_0 .net "stall_id", 0 0, L_0x11f852740;  alias, 1 drivers
S_0x11f83b2f0 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x11f83b0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f83b460 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84a050 .functor BUFZ 32, v0x11f83b9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f83b620_0 .net "bubble", 0 0, L_0x11f8529b0;  alias, 1 drivers
v0x11f83b6e0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83b770_0 .net "data_in", 31 0, L_0x11f852d60;  alias, 1 drivers
v0x11f83b800_0 .net "data_out", 31 0, L_0x11f84a050;  alias, 1 drivers
v0x11f83b910_0 .net "data_out_wire", 31 0, v0x11f83b9a0_0;  1 drivers
v0x11f83b9a0_0 .var "data_reg", 31 0;
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f83ba30_0 .net "default_val", 31 0, L_0x128040058;  1 drivers
v0x11f83bad0_0 .net "stall", 0 0, L_0x11f852740;  alias, 1 drivers
S_0x11f83bbe0 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x11f83b0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f83bdb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84a130 .functor BUFZ 32, v0x11f83c300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f83bf70_0 .net "bubble", 0 0, L_0x11f8529b0;  alias, 1 drivers
v0x11f83c040_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83c0d0_0 .net "data_in", 31 0, v0x11f83e350_0;  alias, 1 drivers
v0x11f83c160_0 .net "data_out", 31 0, L_0x11f84a130;  alias, 1 drivers
v0x11f83c270_0 .net "data_out_wire", 31 0, v0x11f83c300_0;  1 drivers
v0x11f83c300_0 .var "data_reg", 31 0;
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f83c390_0 .net "default_val", 31 0, L_0x1280400a0;  1 drivers
v0x11f83c420_0 .net "stall", 0 0, L_0x11f852740;  alias, 1 drivers
S_0x11f83c550 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x11f83b0a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f83c710 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f84a2b0 .functor BUFZ 32, v0x11f83cc20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f83c8d0_0 .net "bubble", 0 0, L_0x11f8529b0;  alias, 1 drivers
v0x11f83c960_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83c9f0_0 .net "data_in", 31 0, L_0x11f845ff0;  alias, 1 drivers
v0x11f83ca80_0 .net "data_out", 31 0, L_0x11f84a2b0;  alias, 1 drivers
v0x11f83cb90_0 .net "data_out_wire", 31 0, v0x11f83cc20_0;  1 drivers
v0x11f83cc20_0 .var "data_reg", 31 0;
L_0x1280400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f83ccb0_0 .net "default_val", 31 0, L_0x1280400e8;  1 drivers
v0x11f83cd50_0 .net "stall", 0 0, L_0x11f852740;  alias, 1 drivers
S_0x11f83d5f0 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x11f845ff0 .functor BUFZ 32, v0x11f83dd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f83e720_0 .net "bubble_if", 0 0, L_0x128041330;  alias, 1 drivers
v0x11f83e7c0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83e860_0 .net "new_pc", 31 0, v0x11f836480_0;  alias, 1 drivers
v0x11f83e8f0_0 .net "pc", 31 0, v0x11f83e350_0;  alias, 1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11f83ea00_0 .net "pc_incre", 31 0, L_0x128040010;  1 drivers
v0x11f83eaa0_0 .net "pc_plus4", 31 0, L_0x11f845ff0;  alias, 1 drivers
v0x11f83eb70_0 .net "pc_plus4_inn", 31 0, v0x11f83dd90_0;  1 drivers
v0x11f83ec50_0 .net "pc_src", 0 0, v0x11f8367a0_0;  alias, 1 drivers
v0x11f83ed60_0 .net "rst", 0 0, v0x11f849d70_0;  alias, 1 drivers
v0x11f83ee70_0 .net "stall_if", 0 0, L_0x11f852650;  alias, 1 drivers
S_0x11f83d8a0 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x11f83d5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x11f83da60 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x11f83dc10_0 .net "op_num1", 31 0, v0x11f83e350_0;  alias, 1 drivers
v0x11f83dd00_0 .net "op_num2", 31 0, L_0x128040010;  alias, 1 drivers
v0x11f83dd90_0 .var "res", 31 0;
E_0x11f83dbd0 .event edge, v0x11f83c0d0_0, v0x11f83dd00_0;
S_0x11f83de20 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x11f83d5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x11f83e120_0 .net "bubble_if", 0 0, L_0x128041330;  alias, 1 drivers
v0x11f83e1d0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83e260_0 .net "new_pc", 31 0, v0x11f836480_0;  alias, 1 drivers
v0x11f83e350_0 .var "pc", 31 0;
v0x11f83e3e0_0 .net "pc_plus4", 31 0, v0x11f83dd90_0;  alias, 1 drivers
v0x11f83e4b0_0 .net "pc_src", 0 0, v0x11f8367a0_0;  alias, 1 drivers
v0x11f83e540_0 .net "rst", 0 0, v0x11f849d70_0;  alias, 1 drivers
v0x11f83e5f0_0 .net "stall_if", 0 0, L_0x11f852650;  alias, 1 drivers
E_0x11f83e0f0 .event posedge, v0x11f824170_0, v0x11f814ce0_0;
S_0x11f83ef60 .scope module, "mem_module" "MEM_MODULE" 6 185, 28 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x11f83f1e0_0 .net "load_type", 2 0, L_0x11f8508f0;  alias, 1 drivers
v0x11f83f2a0_0 .var "mem2reg_data", 31 0;
v0x11f83f340_0 .net "mem_read", 0 0, L_0x11f850130;  alias, 1 drivers
v0x11f83f3d0_0 .net "mem_read_data", 31 0, L_0x11f853220;  alias, 1 drivers
v0x11f83f480_0 .var "temp", 31 0;
E_0x11f83f180 .event edge, v0x11f818990_0, v0x11f83f1e0_0, v0x11f815870_0, v0x11f83f480_0;
S_0x11f83f590 .scope module, "mem_wb" "MEM_WB" 6 201, 29 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x11f843980_0 .net "alu_result_mem", 31 0, L_0x11f84f8f0;  alias, 1 drivers
v0x11f843a10_0 .net "alu_result_wb", 31 0, L_0x11f851340;  alias, 1 drivers
v0x11f843ab0_0 .net "bubble_wb", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f843c60_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f843cf0_0 .net "imm_mem", 31 0, L_0x11f84fb70;  alias, 1 drivers
v0x11f843dc0_0 .net "imm_wb", 31 0, L_0x11f8514e0;  alias, 1 drivers
v0x11f843e50_0 .net "mem2reg_data_mem", 31 0, v0x11f83f2a0_0;  alias, 1 drivers
v0x11f843ee0_0 .net "mem2reg_data_wb", 31 0, L_0x11f8511e0;  alias, 1 drivers
v0x11f843f70_0 .net "nxpc_wb", 31 0, o0x128011df0;  alias, 0 drivers
v0x11f844080_0 .net "pc_plus4_mem", 31 0, L_0x11f84fa10;  alias, 1 drivers
v0x11f844110_0 .net "pc_plus4_wb", 31 0, L_0x11f851680;  alias, 1 drivers
v0x11f8441c0_0 .net "rd_mem", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f844250_0 .net "rd_wb", 4 0, L_0x11f851820;  alias, 1 drivers
v0x11f8442e0_0 .net "reg_src_mem", 1 0, L_0x11f8505e0;  alias, 1 drivers
v0x11f844370_0 .net "reg_src_wb", 1 0, L_0x11f851080;  alias, 1 drivers
v0x11f844400_0 .net "reg_write_mem", 0 0, L_0x11f84ffd0;  alias, 1 drivers
v0x11f844490_0 .net "reg_write_wb", 0 0, L_0x11f851980;  alias, 1 drivers
v0x11f844620_0 .net "stall_wb", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f83f990 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f83fb60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f851340 .functor BUFZ 32, v0x11f840060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f83fd20_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f83fde0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f83fe70_0 .net "data_in", 31 0, L_0x11f84f8f0;  alias, 1 drivers
v0x11f83ff00_0 .net "data_out", 31 0, L_0x11f851340;  alias, 1 drivers
v0x11f83ff90_0 .net "data_out_wire", 31 0, v0x11f840060_0;  1 drivers
v0x11f840060_0 .var "data_reg", 31 0;
L_0x1280410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f840100_0 .net "default_val", 31 0, L_0x1280410f0;  1 drivers
v0x11f8401b0_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f8402c0 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f840490 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f8514e0 .functor BUFZ 32, v0x11f8409a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f840650_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f840720_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8407b0_0 .net "data_in", 31 0, L_0x11f84fb70;  alias, 1 drivers
v0x11f840840_0 .net "data_out", 31 0, L_0x11f8514e0;  alias, 1 drivers
v0x11f8408d0_0 .net "data_out_wire", 31 0, v0x11f8409a0_0;  1 drivers
v0x11f8409a0_0 .var "data_reg", 31 0;
L_0x128041138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f840a30_0 .net "default_val", 31 0, L_0x128041138;  1 drivers
v0x11f840ad0_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f840c10 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f840dd0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f8511e0 .functor BUFZ 32, v0x11f841280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f840f90_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f841020_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8410b0_0 .net "data_in", 31 0, v0x11f83f2a0_0;  alias, 1 drivers
v0x11f841140_0 .net "data_out", 31 0, L_0x11f8511e0;  alias, 1 drivers
v0x11f8411d0_0 .net "data_out_wire", 31 0, v0x11f841280_0;  1 drivers
v0x11f841280_0 .var "data_reg", 31 0;
L_0x1280410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f841330_0 .net "default_val", 31 0, L_0x1280410a8;  1 drivers
v0x11f8413e0_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f841500 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x11f8416c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x11f851680 .functor BUFZ 32, v0x11f841bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f841850_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f8418f0_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f841990_0 .net "data_in", 31 0, L_0x11f84fa10;  alias, 1 drivers
v0x11f841a60_0 .net "data_out", 31 0, L_0x11f851680;  alias, 1 drivers
v0x11f841af0_0 .net "data_out_wire", 31 0, v0x11f841bc0_0;  1 drivers
v0x11f841bc0_0 .var "data_reg", 31 0;
L_0x128041180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f841c60_0 .net "default_val", 31 0, L_0x128041180;  1 drivers
v0x11f841d10_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f841e90 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x11f842050 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x11f851820 .functor BUFZ 5, v0x11f842510_0, C4<00000>, C4<00000>, C4<00000>;
v0x11f8421e0_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f842280_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f842320_0 .net "data_in", 4 0, L_0x11f8503f0;  alias, 1 drivers
v0x11f8423b0_0 .net "data_out", 4 0, L_0x11f851820;  alias, 1 drivers
v0x11f842440_0 .net "data_out_wire", 4 0, v0x11f842510_0;  1 drivers
v0x11f842510_0 .var "data_reg", 4 0;
L_0x1280411c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x11f8425a0_0 .net "default_val", 4 0, L_0x1280411c8;  1 drivers
v0x11f842650_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f842770 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x11f842930 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x11f851080 .functor BUFZ 2, v0x11f842df0_0, C4<00>, C4<00>, C4<00>;
v0x11f842ac0_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f842b60_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f842c00_0 .net "data_in", 1 0, L_0x11f8505e0;  alias, 1 drivers
v0x11f842c90_0 .net "data_out", 1 0, L_0x11f851080;  alias, 1 drivers
v0x11f842d20_0 .net "data_out_wire", 1 0, v0x11f842df0_0;  1 drivers
v0x11f842df0_0 .var "data_reg", 1 0;
L_0x128041060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f842e90_0 .net "default_val", 1 0, L_0x128041060;  1 drivers
v0x11f842f40_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f843060 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x11f83f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x11f843220 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x11f851980 .functor BUFZ 1, v0x11f843720_0, C4<0>, C4<0>, C4<0>;
v0x11f8433b0_0 .net "bubble", 0 0, L_0x1280413c0;  alias, 1 drivers
v0x11f843450_0 .net "clk", 0 0, v0x11f849c50_0;  alias, 1 drivers
v0x11f8434f0_0 .net "data_in", 0 0, L_0x11f84ffd0;  alias, 1 drivers
v0x11f843600_0 .net "data_out", 0 0, L_0x11f851980;  alias, 1 drivers
v0x11f843690_0 .net "data_out_wire", 0 0, v0x11f843720_0;  1 drivers
v0x11f843720_0 .var "data_reg", 0 0;
L_0x128041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11f8437b0_0 .net "default_val", 0 0, L_0x128041210;  1 drivers
v0x11f843860_0 .net "stall", 0 0, L_0x1280412e8;  alias, 1 drivers
S_0x11f8448d0 .scope module, "wb_module" "WB_MODULE" 6 219, 30 2 0, S_0x11f816100;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x11f83f750_0 .net "alu_result", 31 0, L_0x11f851340;  alias, 1 drivers
v0x11f844bd0_0 .net "imm", 31 0, L_0x11f8514e0;  alias, 1 drivers
v0x11f844cb0_0 .net "mem2reg_data", 31 0, L_0x11f8511e0;  alias, 1 drivers
v0x11f844d80_0 .net "nxpc", 31 0, o0x128011df0;  alias, 0 drivers
v0x11f844e10_0 .net "pc_plus4", 31 0, L_0x11f851680;  alias, 1 drivers
v0x11f844f20_0 .net "reg_src", 1 0, L_0x11f851080;  alias, 1 drivers
v0x11f844ff0_0 .var "reg_write_data", 31 0;
E_0x11f841df0/0 .event edge, v0x11f842c90_0, v0x11f83ff00_0, v0x11f841140_0, v0x11f840840_0;
E_0x11f841df0/1 .event edge, v0x11f841a60_0;
E_0x11f841df0 .event/or E_0x11f841df0/0, E_0x11f841df0/1;
    .scope S_0x11f83de20;
T_0 ;
    %wait E_0x11f83e0f0;
    %load/vec4 v0x11f83e540_0;
    %flag_set/vec4 8;
    %load/vec4 v0x11f83e120_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f83e350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11f83e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x11f83e350_0;
    %assign/vec4 v0x11f83e350_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11f83e4b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x11f83e260_0;
    %assign/vec4 v0x11f83e350_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x11f83e3e0_0;
    %assign/vec4 v0x11f83e350_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11f83d8a0;
T_1 ;
    %wait E_0x11f83dbd0;
    %load/vec4 v0x11f83dc10_0;
    %load/vec4 v0x11f83dd00_0;
    %add;
    %store/vec4 v0x11f83dd90_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11f83b2f0;
T_2 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f83bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x11f83b910_0;
    %assign/vec4 v0x11f83b9a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11f83b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x11f83ba30_0;
    %assign/vec4 v0x11f83b9a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x11f83b770_0;
    %assign/vec4 v0x11f83b9a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11f83bbe0;
T_3 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f83c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x11f83c270_0;
    %assign/vec4 v0x11f83c300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11f83bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11f83c390_0;
    %assign/vec4 v0x11f83c300_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x11f83c0d0_0;
    %assign/vec4 v0x11f83c300_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11f83c550;
T_4 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f83cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x11f83cb90_0;
    %assign/vec4 v0x11f83cc20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11f83c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x11f83ccb0_0;
    %assign/vec4 v0x11f83cc20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x11f83c9f0_0;
    %assign/vec4 v0x11f83cc20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11f8354a0;
T_5 ;
    %wait E_0x11f8356a0;
    %load/vec4 v0x11f835a70_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x11f835710_0, 0, 3;
    %load/vec4 v0x11f835a70_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x11f835b50_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f835990_0, 0, 32;
    %load/vec4 v0x11f835b50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x11f835710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x11f835710_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x11f835a70_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 12;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 5;
    %load/vec4 v0x11f835990_0;
    %store/vec4 v0x11f8357d0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 7;
    %load/vec4 v0x11f835a70_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 5;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 12;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835870_0, 4, 1;
    %load/vec4 v0x11f835a70_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835870_0, 4, 6;
    %load/vec4 v0x11f835a70_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835870_0, 4, 1;
    %load/vec4 v0x11f835a70_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835870_0, 4, 4;
    %load/vec4 v0x11f835870_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 12;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 20;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 20;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835900_0, 4, 1;
    %load/vec4 v0x11f835a70_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835900_0, 4, 8;
    %load/vec4 v0x11f835a70_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835900_0, 4, 1;
    %load/vec4 v0x11f835a70_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835900_0, 4, 10;
    %load/vec4 v0x11f835900_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 20;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x11f835a70_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f835990_0, 4, 12;
    %load/vec4 v0x11f835990_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f8357d0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11f832bf0;
T_6 ;
    %wait E_0x11f824af0;
    %load/vec4 v0x11f8331e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x11f833750_0, 0, 7;
    %load/vec4 v0x11f8331e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x11f833120_0, 0, 3;
    %load/vec4 v0x11f8331e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x11f833a10_0, 0, 5;
    %load/vec4 v0x11f8331e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x11f833aa0_0, 0, 5;
    %load/vec4 v0x11f8331e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x11f8338b0_0, 0, 5;
    %load/vec4 v0x11f833120_0;
    %store/vec4 v0x11f8332a0_0, 0, 3;
    %load/vec4 v0x11f833750_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f833680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f833940_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x11f8337e0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11f8321a0;
T_7 ;
    %wait E_0x11f824b30;
    %load/vec4 v0x11f8329f0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x11f832b00_0, 0, 7;
    %load/vec4 v0x11f8329f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x11f832800_0, 0, 3;
    %load/vec4 v0x11f8329f0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x11f832890_0, 0, 7;
    %load/vec4 v0x11f832b00_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x11f8329f0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x11f832890_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %load/vec4 v0x11f832800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x11f832890_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x11f832890_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %load/vec4 v0x11f832800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x11f832890_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %load/vec4 v0x11f832800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %jmp T_7.42;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.42;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.42;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.42;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.42;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.42;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.42;
T_7.42 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f832530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f832620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f8326f0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11f836a80;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x11f837a60_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x11f837a60_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x11f837a60_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x11f837f10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11f837a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11f837a60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x11f836a80;
T_9 ;
    %wait E_0x11f836d40;
    %load/vec4 v0x11f837e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11f837de0_0;
    %load/vec4 v0x11f837d50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f837f10, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11f835c10;
T_10 ;
    %wait E_0x11f835f90;
    %load/vec4 v0x11f836290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11f8365a0_0;
    %load/vec4 v0x11f836180_0;
    %add;
    %store/vec4 v0x11f836480_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f8367a0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x11f836340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x11f836830_0;
    %load/vec4 v0x11f836180_0;
    %add;
    %store/vec4 v0x11f836480_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f8367a0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x11f836020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x11f8365a0_0;
    %load/vec4 v0x11f836180_0;
    %add;
    %store/vec4 v0x11f836510_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f8367a0_0, 0, 1;
    %load/vec4 v0x11f8360f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x11f8366c0_0;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x11f836900_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x11f836510_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x11f8366c0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x11f836900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x11f836510_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x11f8366c0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x11f8363d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x11f836510_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x11f8366c0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x11f8363d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x11f836510_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x11f8366c0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x11f8363d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x11f836510_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x11f8366c0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x11f8363d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x11f836510_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x11f8366c0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x11f836480_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f8367a0_0, 0, 1;
    %load/vec4 v0x11f8366c0_0;
    %store/vec4 v0x11f836480_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x11f82ab60;
T_11 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x11f82b110_0;
    %assign/vec4 v0x11f82b1e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x11f82aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x11f82b280_0;
    %assign/vec4 v0x11f82b1e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x11f82aff0_0;
    %assign/vec4 v0x11f82b1e0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x11f82b450;
T_12 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11f82ba00_0;
    %assign/vec4 v0x11f82bad0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x11f82b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x11f82bb70_0;
    %assign/vec4 v0x11f82bad0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x11f82b8e0_0;
    %assign/vec4 v0x11f82bad0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11f827480;
T_13 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f827c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x11f827ab0_0;
    %assign/vec4 v0x11f827b40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x11f8277d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x11f827bd0_0;
    %assign/vec4 v0x11f827b40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x11f827910_0;
    %assign/vec4 v0x11f827b40_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11f82e330;
T_14 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x11f82e8f0_0;
    %assign/vec4 v0x11f82e990_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x11f82e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x11f82ea40_0;
    %assign/vec4 v0x11f82e990_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x11f82e7d0_0;
    %assign/vec4 v0x11f82e990_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11f82f500;
T_15 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82fcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x11f82fab0_0;
    %assign/vec4 v0x11f82fb50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x11f82f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x11f82fc00_0;
    %assign/vec4 v0x11f82fb50_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x11f82f990_0;
    %assign/vec4 v0x11f82fb50_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11f82bd40;
T_16 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x11f82c2f0_0;
    %assign/vec4 v0x11f82c390_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x11f82c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x11f82c440_0;
    %assign/vec4 v0x11f82c390_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x11f82c1d0_0;
    %assign/vec4 v0x11f82c390_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11f82d7d0;
T_17 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x11f82dee0_0;
    %assign/vec4 v0x11f82df70_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x11f82db20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x11f82e000_0;
    %assign/vec4 v0x11f82df70_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x11f82ddc0_0;
    %assign/vec4 v0x11f82df70_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x11f82ec10;
T_18 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x11f82f1c0_0;
    %assign/vec4 v0x11f82f290_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x11f82ef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x11f82f330_0;
    %assign/vec4 v0x11f82f290_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x11f82f0a0_0;
    %assign/vec4 v0x11f82f290_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11f8260f0;
T_19 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f8268d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x11f8266b0_0;
    %assign/vec4 v0x11f826780_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x11f826470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x11f826820_0;
    %assign/vec4 v0x11f826780_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x11f826590_0;
    %assign/vec4 v0x11f826780_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11f827d90;
T_20 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f828560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x11f828340_0;
    %assign/vec4 v0x11f828410_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x11f8280e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x11f8284b0_0;
    %assign/vec4 v0x11f828410_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x11f828220_0;
    %assign/vec4 v0x11f828410_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x11f82c610;
T_21 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x11f82cbc0_0;
    %assign/vec4 v0x11f82cc90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x11f82c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x11f82cd30_0;
    %assign/vec4 v0x11f82cc90_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x11f82caa0_0;
    %assign/vec4 v0x11f82cc90_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11f82a270;
T_22 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x11f82a820_0;
    %assign/vec4 v0x11f82a8f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x11f82a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x11f82a990_0;
    %assign/vec4 v0x11f82a8f0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x11f82a700_0;
    %assign/vec4 v0x11f82a8f0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11f82cf00;
T_23 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x11f82d4b0_0;
    %assign/vec4 v0x11f82d550_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x11f82d250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x11f82d600_0;
    %assign/vec4 v0x11f82d550_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x11f82d390_0;
    %assign/vec4 v0x11f82d550_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11f828f70;
T_24 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f8297c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x11f829610_0;
    %assign/vec4 v0x11f8296a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x11f8292c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x11f829730_0;
    %assign/vec4 v0x11f8296a0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x11f8294f0_0;
    %assign/vec4 v0x11f8296a0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x11f824f00;
T_25 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f825690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x11f8254c0_0;
    %assign/vec4 v0x11f825550_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x11f825280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x11f8255e0_0;
    %assign/vec4 v0x11f825550_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x11f8253a0_0;
    %assign/vec4 v0x11f825550_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x11f8269f0;
T_26 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f827300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x11f827110_0;
    %assign/vec4 v0x11f8271e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x11f826d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x11f827270_0;
    %assign/vec4 v0x11f8271e0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x11f81a440_0;
    %assign/vec4 v0x11f8271e0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x11f8299c0;
T_27 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f82a150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x11f829f50_0;
    %assign/vec4 v0x11f829ff0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x11f829d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x11f82a0a0_0;
    %assign/vec4 v0x11f829ff0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x11f829e30_0;
    %assign/vec4 v0x11f829ff0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x11f8257a0;
T_28 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f825fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x11f825db0_0;
    %assign/vec4 v0x11f825e80_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x11f825b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x11f825f10_0;
    %assign/vec4 v0x11f825e80_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x11f825c90_0;
    %assign/vec4 v0x11f825e80_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x11f828680;
T_29 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f828e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x11f828c30_0;
    %assign/vec4 v0x11f828d00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x11f8289d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x11f828da0_0;
    %assign/vec4 v0x11f828d00_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x11f828b10_0;
    %assign/vec4 v0x11f828d00_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x11f81e800;
T_30 ;
    %wait E_0x11f81ea40;
    %load/vec4 v0x11f81ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x11f81ea90_0;
    %store/vec4 v0x11f81ecc0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x11f81ea90_0;
    %store/vec4 v0x11f81ecc0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x11f81eb50_0;
    %store/vec4 v0x11f81ecc0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x11f81ec00_0;
    %store/vec4 v0x11f81ecc0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x11f81eee0;
T_31 ;
    %wait E_0x11f81f120;
    %load/vec4 v0x11f81f440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x11f81f170_0;
    %store/vec4 v0x11f81f3b0_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x11f81f170_0;
    %store/vec4 v0x11f81f3b0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x11f81f220_0;
    %store/vec4 v0x11f81f3b0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x11f81f2e0_0;
    %store/vec4 v0x11f81f3b0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x11f81dd10;
T_32 ;
    %wait E_0x11f81df40;
    %load/vec4 v0x11f81e1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %add;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x11f81df90_0;
    %ix/getv 4, v0x11f81e040_0;
    %shiftl 4;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %xor;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x11f81df90_0;
    %ix/getv 4, v0x11f81e040_0;
    %shiftr 4;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %or;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %and;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %sub;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x11f81df90_0;
    %ix/getv 4, v0x11f81e040_0;
    %shiftr/s 4;
    %store/vec4 v0x11f81e0f0_0, 0, 32;
    %load/vec4 v0x11f81e0f0_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x11f81e360_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x11f81df90_0;
    %load/vec4 v0x11f81e040_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x11f81e290_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x11f8168d0;
T_33 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f8170d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x11f816ea0_0;
    %assign/vec4 v0x11f816f70_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x11f816c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x11f817020_0;
    %assign/vec4 v0x11f816f70_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x11f816d80_0;
    %assign/vec4 v0x11f816f70_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x11f8196f0;
T_34 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f819e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x11f819c80_0;
    %assign/vec4 v0x11f819d30_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x11f819a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x11f819de0_0;
    %assign/vec4 v0x11f819d30_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x11f819b60_0;
    %assign/vec4 v0x11f819d30_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x11f817200;
T_35 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f8179d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x11f8177e0_0;
    %assign/vec4 v0x11f817870_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x11f817580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x11f817920_0;
    %assign/vec4 v0x11f817870_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x11f8176c0_0;
    %assign/vec4 v0x11f817870_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x11f81bc70;
T_36 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f81c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x11f81c1c0_0;
    %assign/vec4 v0x11f81c270_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x11f81bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x11f81c320_0;
    %assign/vec4 v0x11f81c270_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x11f81c0a0_0;
    %assign/vec4 v0x11f81c270_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x11f818d50;
T_37 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f819570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x11f819320_0;
    %assign/vec4 v0x11f819410_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x11f8190e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x11f8194c0_0;
    %assign/vec4 v0x11f819410_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x11f819200_0;
    %assign/vec4 v0x11f819410_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x11f81b1f0;
T_38 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f81ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x11f81b8d0_0;
    %assign/vec4 v0x11f81b960_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x11f81b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x11f81b9f0_0;
    %assign/vec4 v0x11f81b960_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x11f81b7b0_0;
    %assign/vec4 v0x11f81b960_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x11f818470;
T_39 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f818c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x11f818a20_0;
    %assign/vec4 v0x11f818ad0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x11f8187c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x11f818b80_0;
    %assign/vec4 v0x11f818ad0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x11f818900_0;
    %assign/vec4 v0x11f818ad0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x11f817ae0;
T_40 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f818330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x11f818100_0;
    %assign/vec4 v0x11f8181d0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x11f817e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x11f818280_0;
    %assign/vec4 v0x11f8181d0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x11f817fe0_0;
    %assign/vec4 v0x11f8181d0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x11f819fb0;
T_41 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f81a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x11f81a660_0;
    %assign/vec4 v0x11f81a6f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x11f81a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x11f81a780_0;
    %assign/vec4 v0x11f81a6f0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x11f81a540_0;
    %assign/vec4 v0x11f81a6f0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x11f81a910;
T_42 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f81b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x11f81aec0_0;
    %assign/vec4 v0x11f81af70_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x11f81ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x11f81b020_0;
    %assign/vec4 v0x11f81af70_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x11f81ada0_0;
    %assign/vec4 v0x11f81af70_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x11f83ef60;
T_43 ;
    %wait E_0x11f83f180;
    %load/vec4 v0x11f83f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %load/vec4 v0x11f83f1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x11f83f3d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f83f480_0, 4, 8;
    %load/vec4 v0x11f83f480_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x11f83f3d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f83f480_0, 4, 8;
    %load/vec4 v0x11f83f480_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x11f83f3d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f83f480_0, 4, 16;
    %load/vec4 v0x11f83f480_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x11f83f3d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11f83f480_0, 4, 16;
    %load/vec4 v0x11f83f480_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x11f83f3d0_0;
    %store/vec4 v0x11f83f2a0_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x11f842770;
T_44 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f842f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x11f842d20_0;
    %assign/vec4 v0x11f842df0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x11f842ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x11f842e90_0;
    %assign/vec4 v0x11f842df0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x11f842c00_0;
    %assign/vec4 v0x11f842df0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x11f840c10;
T_45 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f8413e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x11f8411d0_0;
    %assign/vec4 v0x11f841280_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x11f840f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x11f841330_0;
    %assign/vec4 v0x11f841280_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x11f8410b0_0;
    %assign/vec4 v0x11f841280_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x11f83f990;
T_46 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f8401b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x11f83ff90_0;
    %assign/vec4 v0x11f840060_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x11f83fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x11f840100_0;
    %assign/vec4 v0x11f840060_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x11f83fe70_0;
    %assign/vec4 v0x11f840060_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x11f8402c0;
T_47 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f840ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x11f8408d0_0;
    %assign/vec4 v0x11f8409a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x11f840650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x11f840a30_0;
    %assign/vec4 v0x11f8409a0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x11f8407b0_0;
    %assign/vec4 v0x11f8409a0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x11f841500;
T_48 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f841d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x11f841af0_0;
    %assign/vec4 v0x11f841bc0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x11f841850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x11f841c60_0;
    %assign/vec4 v0x11f841bc0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x11f841990_0;
    %assign/vec4 v0x11f841bc0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x11f841e90;
T_49 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f842650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x11f842440_0;
    %assign/vec4 v0x11f842510_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x11f8421e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x11f8425a0_0;
    %assign/vec4 v0x11f842510_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x11f842320_0;
    %assign/vec4 v0x11f842510_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x11f843060;
T_50 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f843860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x11f843690_0;
    %assign/vec4 v0x11f843720_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x11f8433b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x11f8437b0_0;
    %assign/vec4 v0x11f843720_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x11f8434f0_0;
    %assign/vec4 v0x11f843720_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x11f8448d0;
T_51 ;
    %wait E_0x11f841df0;
    %load/vec4 v0x11f844f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f844ff0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x11f83f750_0;
    %store/vec4 v0x11f844ff0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x11f844cb0_0;
    %store/vec4 v0x11f844ff0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x11f844bd0_0;
    %store/vec4 v0x11f844ff0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x11f844e10_0;
    %store/vec4 v0x11f844ff0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x11f821ee0;
T_52 ;
    %wait E_0x11f8221d0;
    %load/vec4 v0x11f822490_0;
    %load/vec4 v0x11f822230_0;
    %and;
    %load/vec4 v0x11f822400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11f822400_0;
    %load/vec4 v0x11f822600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f822560_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x11f822490_0;
    %load/vec4 v0x11f822370_0;
    %and;
    %load/vec4 v0x11f822400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11f822400_0;
    %load/vec4 v0x11f822600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f822560_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f822560_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x11f822490_0;
    %load/vec4 v0x11f822230_0;
    %and;
    %load/vec4 v0x11f822400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11f822400_0;
    %load/vec4 v0x11f822760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f8226b0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f8226b0_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x11f821590;
T_53 ;
    %wait E_0x11f8165a0;
    %load/vec4 v0x11f8219f0_0;
    %load/vec4 v0x11f821860_0;
    %load/vec4 v0x11f821b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f821c40_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x11f821ae0_0;
    %load/vec4 v0x11f821860_0;
    %load/vec4 v0x11f821b70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11f821950_0;
    %load/vec4 v0x11f821b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11f821c40_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f821c40_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x11f8219f0_0;
    %load/vec4 v0x11f821860_0;
    %load/vec4 v0x11f821cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11f821d80_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x11f821ae0_0;
    %load/vec4 v0x11f821860_0;
    %load/vec4 v0x11f821cd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11f821950_0;
    %load/vec4 v0x11f821cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11f821d80_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11f821d80_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x11f804640;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x11f814e30_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x11f814e30_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x11f814e30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x11f814ee0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11f814e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11f814e30_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x11f814ee0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x11f815030;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f815c40_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x11f815030;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x11f815a40_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x11f815a40_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x11f815a40_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x11f815af0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11f815a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11f815a40_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x11f815af0 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x11f815b90_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x11f815030;
T_57 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f815e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x11f815ee0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x11f815cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x11f8157d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x11f815670_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x11f815af0, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x11f815cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x11f8157d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x11f815670_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x11f815af0, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x11f815cf0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x11f8157d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x11f815670_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x11f815af0, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x11f815cf0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x11f8157d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x11f815670_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x11f815af0, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x11f815ee0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x11f815da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x11f8157d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x11f815670_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x11f815af0, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x11f815da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x11f8157d0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x11f815670_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x11f815af0, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x11f815ee0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x11f8157d0_0;
    %ix/getv 3, v0x11f815670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f815af0, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x11f815030;
T_58 ;
    %wait E_0x11f814cb0;
    %load/vec4 v0x11f815920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f815a40_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x11f815a40_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x11f815b90_0, "%8h\012", &A<v0x11f815af0, v0x11f815a40_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11f815a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11f815a40_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x11f8042b0;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11f8042b0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x11f8042b0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f849c50_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x11f8042b0;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x11f849c50_0;
    %inv;
    %store/vec4 v0x11f849c50_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x11f8042b0;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f849d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f849ce0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f849d70_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f849ce0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f849ce0_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
