Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  3 22:13:27 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.952        0.000                      0                   60        0.236        0.000                      0                   60        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VGA_Clock/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_Clock/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         34.952        0.000                      0                   60        0.236        0.000                      0                   60       19.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_Clock/inst/clk_in
  To Clock:  VGA_Clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_Clock/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_Clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.952ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.188ns (24.448%)  route 3.671ns (75.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 37.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           1.011     2.553    image/red_reg[3]_2
    SLICE_X89Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.591    37.159    image/clk_out
    SLICE_X89Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.505    37.664    
                         clock uncertainty           -0.098    37.567    
    SLICE_X89Y136        FDRE (Setup_fdre_C_D)       -0.061    37.506    image/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         37.506    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 34.952    

Slack (MET) :             35.116ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.188ns (25.375%)  route 3.494ns (74.625%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 37.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.834     2.376    image/red_reg[3]_2
    SLICE_X89Y147        FDRE                                         r  image/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.597    37.165    image/clk_out
    SLICE_X89Y147        FDRE                                         r  image/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.505    37.670    
                         clock uncertainty           -0.098    37.573    
    SLICE_X89Y147        FDRE (Setup_fdre_C_D)       -0.081    37.492    image/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                 35.116    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.188ns (25.439%)  route 3.482ns (74.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 37.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.822     2.364    image/red_reg[3]_2
    SLICE_X89Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.591    37.159    image/clk_out
    SLICE_X89Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.505    37.664    
                         clock uncertainty           -0.098    37.567    
    SLICE_X89Y136        FDRE (Setup_fdre_C_D)       -0.081    37.486    image/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         37.486    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.162ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.214ns (27.396%)  route 3.217ns (72.604%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 37.163 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.150     1.568 r  VGA_vertical/blue[3]_i_1/O
                         net (fo=4, routed)           0.557     2.125    image/blue_reg[3]_1
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.595    37.163    image/clk_out
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[3]_lopt_replica_2/C
                         clock pessimism              0.505    37.668    
                         clock uncertainty           -0.098    37.571    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.283    37.288    image/blue_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         37.288    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 35.162    

Slack (MET) :             35.176ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.214ns (27.396%)  route 3.217ns (72.604%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 37.163 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.150     1.568 r  VGA_vertical/blue[3]_i_1/O
                         net (fo=4, routed)           0.557     2.125    image/blue_reg[3]_1
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.595    37.163    image/clk_out
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[3]/C
                         clock pessimism              0.505    37.668    
                         clock uncertainty           -0.098    37.571    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.269    37.302    image/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                 35.176    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.214ns (27.824%)  route 3.149ns (72.176%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.150     1.568 r  VGA_vertical/blue[3]_i_1/O
                         net (fo=4, routed)           0.489     2.057    image/blue_reg[3]_1
    SLICE_X89Y144        FDRE                                         r  image/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.596    37.164    image/clk_out
    SLICE_X89Y144        FDRE                                         r  image/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.505    37.669    
                         clock uncertainty           -0.098    37.572    
    SLICE_X89Y144        FDRE (Setup_fdre_C_D)       -0.269    37.303    image/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.319ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.188ns (26.444%)  route 3.304ns (73.556%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns = ( 37.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.645     2.187    image/red_reg[3]_2
    SLICE_X89Y147        FDRE                                         r  image/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.597    37.165    image/clk_out
    SLICE_X89Y147        FDRE                                         r  image/red_reg[3]_lopt_replica/C
                         clock pessimism              0.505    37.670    
                         clock uncertainty           -0.098    37.573    
    SLICE_X89Y147        FDRE (Setup_fdre_C_D)       -0.067    37.506    image/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.506    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 35.319    

Slack (MET) :             35.325ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.188ns (26.513%)  route 3.293ns (73.487%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 37.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.633     2.175    image/red_reg[3]_2
    SLICE_X89Y136        FDRE                                         r  image/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.591    37.159    image/clk_out
    SLICE_X89Y136        FDRE                                         r  image/red_reg[3]/C
                         clock pessimism              0.505    37.664    
                         clock uncertainty           -0.098    37.567    
    SLICE_X89Y136        FDRE (Setup_fdre_C_D)       -0.067    37.500    image/red_reg[3]
  -------------------------------------------------------------------
                         required time                         37.500    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                 35.325    

Slack (MET) :             35.371ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.214ns (28.619%)  route 3.028ns (71.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 37.163 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.150     1.568 r  VGA_vertical/blue[3]_i_1/O
                         net (fo=4, routed)           0.368     1.936    image/blue_reg[3]_1
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.595    37.163    image/clk_out
    SLICE_X89Y141        FDRE                                         r  image/blue_reg[3]_lopt_replica_3/C
                         clock pessimism              0.505    37.668    
                         clock uncertainty           -0.098    37.571    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.263    37.308    image/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         37.308    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 35.371    

Slack (MET) :             35.407ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.188ns (27.064%)  route 3.202ns (72.936%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.716    -2.306    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDRE (Prop_fdre_C_Q)         0.456    -1.850 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=16, routed)          0.716    -1.134    VGA_vertical/v_counter_value[3]
    SLICE_X87Y144        LUT4 (Prop_lut4_I2_O)        0.152    -0.982 f  VGA_vertical/v_counter_value[8]_i_3/O
                         net (fo=5, routed)           1.013     0.031    VGA_vertical/v_counter_value[8]_i_3_n_0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.332     0.363 r  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.498     0.861    VGA_vertical/red[3]_i_4_n_0
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.124     0.985 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.433     1.418    VGA_vertical/red[3]_i_2_n_0
    SLICE_X89Y142        LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.542     2.084    image/red_reg[3]_2
    SLICE_X89Y143        FDRE                                         r  image/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.596    37.164    image/clk_out
    SLICE_X89Y143        FDRE                                         r  image/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.505    37.669    
                         clock uncertainty           -0.098    37.572    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.081    37.491    image/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         37.491    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                 35.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.149%)  route 0.178ns (48.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.814    VGA_horizontal/CLK
    SLICE_X86Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  VGA_horizontal/h_counter_value_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.495    VGA_horizontal/h_counter_value[0]
    SLICE_X85Y140        LUT4 (Prop_lut4_I1_O)        0.045    -0.450 r  VGA_horizontal/h_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    VGA_horizontal/p_0_in[3]
    SLICE_X85Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.240    VGA_horizontal/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
                         clock pessimism              0.463    -0.777    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.091    -0.686    VGA_horizontal/h_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.885%)  route 0.168ns (47.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.815    VGA_horizontal/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  VGA_horizontal/h_counter_value_reg[3]/Q
                         net (fo=9, routed)           0.168    -0.505    VGA_horizontal/h_counter_value[3]
    SLICE_X85Y141        LUT5 (Prop_lut5_I2_O)        0.048    -0.457 r  VGA_horizontal/h_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.457    VGA_horizontal/h_counter_value[4]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  VGA_horizontal/h_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.240    VGA_horizontal/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_horizontal/h_counter_value_reg[4]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.105    -0.694    VGA_horizontal/h_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.815    VGA_horizontal/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.148    -0.667 r  VGA_horizontal/h_counter_value_reg[8]/Q
                         net (fo=10, routed)          0.117    -0.550    VGA_horizontal/h_counter_value[8]
    SLICE_X84Y142        LUT6 (Prop_lut6_I2_O)        0.098    -0.452 r  VGA_horizontal/h_counter_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.452    VGA_horizontal/p_0_in[9]
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.240    VGA_horizontal/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[9]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.121    -0.694    VGA_horizontal/h_counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.338%)  route 0.169ns (47.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.815    VGA_horizontal/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  VGA_horizontal/h_counter_value_reg[3]/Q
                         net (fo=9, routed)           0.169    -0.504    VGA_horizontal/h_counter_value[3]
    SLICE_X85Y141        LUT6 (Prop_lut6_I1_O)        0.045    -0.459 r  VGA_horizontal/h_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    VGA_horizontal/p_0_in[5]
    SLICE_X85Y141        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.240    VGA_horizontal/CLK
    SLICE_X85Y141        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.707    VGA_horizontal/h_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.907%)  route 0.172ns (45.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.813    VGA_vertical/CLK
    SLICE_X88Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=16, routed)          0.172    -0.477    VGA_vertical/v_counter_value[1]
    SLICE_X87Y144        LUT4 (Prop_lut4_I1_O)        0.045    -0.432 r  VGA_vertical/v_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.432    VGA_vertical/p_0_in[3]
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -1.238    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.092    -0.705    VGA_vertical/v_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.051%)  route 0.171ns (44.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.813    VGA_vertical/CLK
    SLICE_X88Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=16, routed)          0.171    -0.478    VGA_vertical/v_counter_value[1]
    SLICE_X87Y144        LUT3 (Prop_lut3_I1_O)        0.045    -0.433 r  VGA_vertical/v_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    VGA_vertical/v_counter_value[2]_i_1_n_0
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -1.238    VGA_vertical/CLK
    SLICE_X87Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[2]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.091    -0.706    VGA_vertical/v_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.813%)  route 0.202ns (49.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.813    VGA_vertical/CLK
    SLICE_X88Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.649 f  VGA_vertical/v_counter_value_reg[9]/Q
                         net (fo=13, routed)          0.202    -0.446    VGA_vertical/v_counter_value[9]
    SLICE_X88Y144        LUT6 (Prop_lut6_I3_O)        0.045    -0.401 r  VGA_vertical/v_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.401    VGA_vertical/v_counter_value[1]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -1.238    VGA_vertical/CLK
    SLICE_X88Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.121    -0.676    VGA_vertical/v_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.815    VGA_horizontal/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  VGA_horizontal/h_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.198    -0.452    VGA_horizontal/h_counter_value[7]
    SLICE_X84Y142        LUT5 (Prop_lut5_I1_O)        0.043    -0.409 r  VGA_horizontal/h_counter_value[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    VGA_horizontal/p_0_in[8]
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.240    VGA_horizontal/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.131    -0.684    VGA_horizontal/h_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.815    VGA_horizontal/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  VGA_horizontal/h_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.198    -0.452    VGA_horizontal/h_counter_value[7]
    SLICE_X84Y142        LUT4 (Prop_lut4_I0_O)        0.045    -0.407 r  VGA_horizontal/h_counter_value[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.407    VGA_horizontal/p_0_in[7]
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.240    VGA_horizontal/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[7]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.120    -0.695    VGA_horizontal/h_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.189ns (47.862%)  route 0.206ns (52.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.814    VGA_horizontal/CLK
    SLICE_X86Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  VGA_horizontal/h_counter_value_reg[0]/Q
                         net (fo=10, routed)          0.206    -0.467    VGA_horizontal/h_counter_value[0]
    SLICE_X86Y140        LUT3 (Prop_lut3_I2_O)        0.048    -0.419 r  VGA_horizontal/h_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    VGA_horizontal/p_0_in[2]
    SLICE_X86Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    VGA_Clock/inst/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -1.239    VGA_horizontal/CLK
    SLICE_X86Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.107    -0.707    VGA_horizontal/h_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y140    VGA_horizontal/h_counter_value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y141    VGA_horizontal/h_counter_value_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y140    VGA_horizontal/h_counter_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y141    VGA_horizontal/h_counter_value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y141    VGA_horizontal/h_counter_value_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y140    VGA_horizontal/h_counter_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y141    VGA_horizontal/h_counter_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y141    VGA_horizontal/h_counter_value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y142    VGA_horizontal/h_counter_value_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/v_counter_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



