ARM GAS  /tmp/ccPvUiOM.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccPvUiOM.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 45 3 view .LVU1
  44              		.loc 1 45 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 48 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 48 3 view .LVU4
  53              		.loc 1 48 3 view .LVU5
  54 0010 274B     		ldr	r3, .L3
  55 0012 9A69     		ldr	r2, [r3, #24]
  56 0014 42F01002 		orr	r2, r2, #16
  57 0018 9A61     		str	r2, [r3, #24]
  58              		.loc 1 48 3 view .LVU6
  59 001a 9A69     		ldr	r2, [r3, #24]
  60 001c 02F01002 		and	r2, r2, #16
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 48 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE2:
  65              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  66              		.loc 1 49 3 view .LVU9
ARM GAS  /tmp/ccPvUiOM.s 			page 3


  67              	.LBB3:
  68              		.loc 1 49 3 view .LVU10
  69              		.loc 1 49 3 view .LVU11
  70 0024 9A69     		ldr	r2, [r3, #24]
  71 0026 42F02002 		orr	r2, r2, #32
  72 002a 9A61     		str	r2, [r3, #24]
  73              		.loc 1 49 3 view .LVU12
  74 002c 9A69     		ldr	r2, [r3, #24]
  75 002e 02F02002 		and	r2, r2, #32
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 49 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE3:
  80              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 50 3 view .LVU15
  82              	.LBB4:
  83              		.loc 1 50 3 view .LVU16
  84              		.loc 1 50 3 view .LVU17
  85 0036 9A69     		ldr	r2, [r3, #24]
  86 0038 42F00402 		orr	r2, r2, #4
  87 003c 9A61     		str	r2, [r3, #24]
  88              		.loc 1 50 3 view .LVU18
  89 003e 9A69     		ldr	r2, [r3, #24]
  90 0040 02F00402 		and	r2, r2, #4
  91 0044 0292     		str	r2, [sp, #8]
  92              		.loc 1 50 3 view .LVU19
  93 0046 029A     		ldr	r2, [sp, #8]
  94              	.LBE4:
  95              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 51 3 view .LVU21
  97              	.LBB5:
  98              		.loc 1 51 3 view .LVU22
  99              		.loc 1 51 3 view .LVU23
 100 0048 9A69     		ldr	r2, [r3, #24]
 101 004a 42F00802 		orr	r2, r2, #8
 102 004e 9A61     		str	r2, [r3, #24]
 103              		.loc 1 51 3 view .LVU24
 104 0050 9B69     		ldr	r3, [r3, #24]
 105 0052 03F00803 		and	r3, r3, #8
 106 0056 0393     		str	r3, [sp, #12]
 107              		.loc 1 51 3 view .LVU25
 108 0058 039B     		ldr	r3, [sp, #12]
 109              	.LBE5:
 110              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 111              		.loc 1 54 3 view .LVU27
 112 005a DFF85880 		ldr	r8, .L3+4
 113 005e 2246     		mov	r2, r4
 114 0060 4FF40051 		mov	r1, #8192
 115 0064 4046     		mov	r0, r8
 116 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL0:
  55:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccPvUiOM.s 			page 4


  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 118              		.loc 1 57 3 view .LVU28
 119 006a 134D     		ldr	r5, .L3+8
 120 006c 2246     		mov	r2, r4
 121 006e 0221     		movs	r1, #2
 122 0070 2846     		mov	r0, r5
 123 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  60:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 125              		.loc 1 60 3 view .LVU29
 126 0076 0122     		movs	r2, #1
 127 0078 0421     		movs	r1, #4
 128 007a 2846     		mov	r0, r5
 129 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 130              	.LVL2:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin : PC13 */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 131              		.loc 1 63 3 view .LVU30
 132              		.loc 1 63 23 is_stmt 0 view .LVU31
 133 0080 4FF40053 		mov	r3, #8192
 134 0084 0493     		str	r3, [sp, #16]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 64 3 is_stmt 1 view .LVU32
 136              		.loc 1 64 24 is_stmt 0 view .LVU33
 137 0086 0127     		movs	r7, #1
 138 0088 0597     		str	r7, [sp, #20]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 65 3 is_stmt 1 view .LVU34
 140              		.loc 1 65 24 is_stmt 0 view .LVU35
 141 008a 0694     		str	r4, [sp, #24]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 66 3 is_stmt 1 view .LVU36
 143              		.loc 1 66 25 is_stmt 0 view .LVU37
 144 008c 0226     		movs	r6, #2
 145 008e 0796     		str	r6, [sp, #28]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 146              		.loc 1 67 3 is_stmt 1 view .LVU38
 147 0090 04A9     		add	r1, sp, #16
 148 0092 4046     		mov	r0, r8
 149 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pins : PA1 PA2 */
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 151              		.loc 1 70 3 view .LVU39
 152              		.loc 1 70 23 is_stmt 0 view .LVU40
 153 0098 0623     		movs	r3, #6
 154 009a 0493     		str	r3, [sp, #16]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 155              		.loc 1 71 3 is_stmt 1 view .LVU41
 156              		.loc 1 71 24 is_stmt 0 view .LVU42
 157 009c 0597     		str	r7, [sp, #20]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccPvUiOM.s 			page 5


 158              		.loc 1 72 3 is_stmt 1 view .LVU43
 159              		.loc 1 72 24 is_stmt 0 view .LVU44
 160 009e 0694     		str	r4, [sp, #24]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 161              		.loc 1 73 3 is_stmt 1 view .LVU45
 162              		.loc 1 73 25 is_stmt 0 view .LVU46
 163 00a0 0796     		str	r6, [sp, #28]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 74 3 is_stmt 1 view .LVU47
 165 00a2 04A9     		add	r1, sp, #16
 166 00a4 2846     		mov	r0, r5
 167 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL4:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c **** }
 169              		.loc 1 76 1 is_stmt 0 view .LVU48
 170 00aa 08B0     		add	sp, sp, #32
 171              	.LCFI2:
 172              		.cfi_def_cfa_offset 24
 173              		@ sp needed
 174 00ac BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 175              	.L4:
 176              		.align	2
 177              	.L3:
 178 00b0 00100240 		.word	1073876992
 179 00b4 00100140 		.word	1073811456
 180 00b8 00080140 		.word	1073809408
 181              		.cfi_endproc
 182              	.LFE65:
 184              		.text
 185              	.Letext0:
 186              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 187              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 188              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/ccPvUiOM.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccPvUiOM.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccPvUiOM.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccPvUiOM.s:178    .text.MX_GPIO_Init:00000000000000b0 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
