`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04.10.2024 10:13:11
// Design Name: 
// Module Name: tuGEMM_4_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tuGEMM_tb();
reg clk=0;
reg rst;
reg [127:0] vector_a;
reg [127:0] vector_b;

tuGEMM_4 uut (
clk,
rst,
vector_a,
vector_b
    );

always #5 clk = ~clk;

initial begin
 rst = 1;
 #10
 
 rst = 0;
 
 // positive values
//vector_a = 128'b00010000000011110000111000001101000011000000101100001010000010010000100000000111000001100000010100000100000000110000001000000001;
vector_a = 128'b00010000000011110000111000001101000011000000101100001010000010010000100000000111000000010000000100000001000000010000000100000001;
vector_b = 128'b00000001000000100000010000000010000000100000001100000100000001010000010100000100000000110000001000000011000001000000001000000001;

// negative values
//  vector_a = 128'b00010000111100011111001000001101111101000000101111110110000010010000100011111001111110100000010100000100111111010000001011111111;
//  vector_b = 128'b11111111111111100000010011111110000000101111110111111100000001011111101100000100111111010000001011111101000001001111111000000001;
end



endmodule
