
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       88500                       # Number of ticks simulated
final_tick                                   24847500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61755                       # Simulator instruction rate (inst/s)
host_op_rate                                    61563                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33744289                       # Simulator tick rate (ticks/s)
host_mem_usage                                5021484                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                         161                       # Number of instructions simulated
sim_ops                                           161                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                     3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  107100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               184110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                 2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy          328320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy           30240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                 677385                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           7654.067797                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN       127750                       # Time in different power states
system.mem_ctrls_1.actEnergy                     7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                    7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                14820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                 2400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          532950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy             480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                 564930                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           6383.389831                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      1169250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                       2                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 2                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    1                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        24847500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                              177                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.l0_hits                          150                       # L0 hits
system.cpu.fetch.l0_accesses                      175                       # L0 accesses
system.cpu.fetch.l0_hit_rate                 0.857143                       # L0 hit rate
system.cpu.iew.issued_inst_type_0::No_OpClass            1      0.62%      0.62% # types of issued instructions
system.cpu.iew.issued_inst_type_0::IntAlu          160     99.38%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::IntMult            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::IntDiv            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatAdd            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatCmp            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatCvt            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatMult            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatMultAcc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatDiv            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatMisc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatSqrt            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdAdd            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdAddAcc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdAlu            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdCmp            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdCvt            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdMisc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdMult            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdMultAcc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdShift            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdShiftAcc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdSqrt            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatAdd            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatAlu            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatCmp            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatCvt            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatDiv            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatMisc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatMult            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatMultAcc            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdFloatSqrt            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdAes            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdAesMix            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdSha1Hash            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdSha1Hash2            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdSha256Hash            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdSha256Hash2            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdShaSigma2            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::SimdShaSigma3            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::MemRead            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::MemWrite            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatMemRead            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::FloatMemWrite            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::IprAccess            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::InstPrefetch            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::Accelerator            0      0.00%    100.00% # types of issued instructions
system.cpu.iew.issued_inst_type_0::total          161                       # types of issued instructions
system.cpu.iew.issue_stall_cycles_front_end           15                       # Issue stage stalled due to front end            (i.e., inst fetch, branch misprediction)
system.cpu.iew.issue_stall_cycles_raw_dependency            0                       # Issue stage stalled due to RAW dependencies
system.cpu.iew.issue_stall_cycles_squash            1                       # Issue stage stalled due to squash events
system.cpu.iew.num_issued_insts                   161                       # Total number of issued instructions
system.cpu.num_committed_insts                    161                       # Number of Instructions Simulated
system.cpu.cpi                               1.099379                       # CPI: Cycles Per Instruction (not including idle cycles)
system.cpu.cpi_total                         1.099379                       # CPI: Total CPI of All Threads (not including idle cycles)
system.cpu.ipc                               0.909605                       # IPC: Instructions Per Cycle (not including idle cycles)
system.cpu.ipc_total                         0.909605                       # IPC: Total IPC of All Threads (not including idle cycles)
system.cpu.int_regfile_reads                      315                       # number of integer regfile reads
system.cpu.int_regfile_writes                     160                       # number of integer regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.int_regfile_16_byte_writes              78                       # number of 16-byte int regfile writes
system.cpu.int_regfile_32_byte_writes              72                       # number of 32-byte int regfile writes
system.cpu.int_regfile_64_byte_writes              10                       # number of 64-byte int regfile writes
system.cpu.imem_accesses                           11                       # number of inst memory accesses
system.cpu.imem_latency                          5500                       # latency of inst memory accesses
system.cpu.dmem_to_l1_amal                        nan                       # avg to-L1 data memory access latency
system.cpu.imem_amal                              500                       # avg inst memory access latency
system.cpu.dmem_amal                              nan                       # avg data memory access latency
system.cpu.in_task_cycles                         177                      
system.cpu.in_task_insts                          161                      
system.cpu.in_runtime_cycles                        0                      
system.cpu.in_runtime_insts                         0                      
system.cpu.appl_runtime_cycles                      0                       # number of cycles spent in appl runtime
system.cpu.appl_num_enqueue                         0                       # number of appl enqueue
system.cpu.appl_enqueue_cycles                      0                       # number of cycles spent in appl enqueue
system.cpu.appl_num_dequeue                         0                       # number of appl dequeue
system.cpu.appl_dequeue_cycles                      0                       # number of cycles spent in appl dequeue
system.cpu.appl_num_steal_successful                0                       # number of successful steals
system.cpu.appl_steal_successful_cycles             0                       # cycles of successful steals
system.cpu.appl_num_steal_failed                    0                       # number of failed steals
system.cpu.appl_steal_failed_cycles                 0                       # cycles of failed steals
system.cpu.appl_num_execute                         0                       # number of appl execute
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.l1d_cntrl0.L1cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1d_cntrl0.L1cache.demand_half_misses            0                       # Number of half misses (accessing line already being requested)
system.ruby.l1d_cntrl0.L1cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1d_cntrl0.L1cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1d_cntrl0.L1cache.demand_hit_rate          nan                       # Hit rate for demand accesses
system.ruby.l1d_cntrl0.L1cache.private_hits            0                       # Number of cache hits to lines brought by the same thread
system.ruby.l1d_cntrl0.L1cache.shared_hits            0                       # Number of cache hits to lines brought by a different thread
system.ruby.l1d_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1d_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1d_cntrl0.responseToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1d_cntrl0.tca_sequencer.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.l1d_cntrl0.tca_sequencer.cycle_count_per_N_reqs::0            0                       # number of cycles in which there're N incoming reqs
system.ruby.l1d_cntrl0.tca_sequencer.cycle_count_per_N_reqs::1            0                       # number of cycles in which there're N incoming reqs
system.ruby.l1d_cntrl0.tca_sequencer.cycle_count_per_N_reqs::total            0                       # number of cycles in which there're N incoming reqs
system.ruby.l1d_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1d_cntrl0.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.l1i_cntrl0.L1cache.demand_hits           11                       # Number of cache demand hits
system.ruby.l1i_cntrl0.L1cache.demand_half_misses            0                       # Number of half misses (accessing line already being requested)
system.ruby.l1i_cntrl0.L1cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1i_cntrl0.L1cache.demand_accesses           11                       # Number of cache demand accesses
system.ruby.l1i_cntrl0.L1cache.demand_hit_rate            1                       # Hit rate for demand accesses
system.ruby.l1i_cntrl0.L1cache.private_hits           11                       # Number of cache hits to lines brought by the same thread
system.ruby.l1i_cntrl0.L1cache.shared_hits            0                       # Number of cache hits to lines brought by a different thread
system.ruby.l1i_cntrl0.mandatoryQueue.avg_buf_msgs     0.062146                       # Average number of messages in buffer
system.ruby.l1i_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1i_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1i_cntrl0.responseToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1i_cntrl0.tca_sequencer.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.l1i_cntrl0.tca_sequencer.cycle_count_per_N_reqs::0          162                       # number of cycles in which there're N incoming reqs
system.ruby.l1i_cntrl0.tca_sequencer.cycle_count_per_N_reqs::1           11                       # number of cycles in which there're N incoming reqs
system.ruby.l1i_cntrl0.tca_sequencer.cycle_count_per_N_reqs::total          173                       # number of cycles in which there're N incoming reqs
system.ruby.l1i_cntrl0.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.l1i_cntrl0.fully_busy_cycles           11                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_half_misses            0                       # Number of half misses (accessing line already being requested)
system.ruby.l2_cntrl0.L2cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hit_rate          nan                       # Hit rate for demand accesses
system.ruby.l2_cntrl0.L2cache.private_hits            0                       # Number of cache hits to lines brought by the same thread
system.ruby.l2_cntrl0.L2cache.shared_hits            0                       # Number of cache hits to lines brought by a different thread
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers06.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers08.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized            0                      
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized            0                      
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized            0                      
system.ruby.network.int_link_buffers00.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers02.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers03.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers12.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers13.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers14.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers15.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     24847500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization            0                      
system.ruby.network.routers0.throttle1.link_utilization            0                      
system.ruby.network.routers0.throttle2.link_utilization            0                      
system.ruby.network.routers1.throttle0.link_utilization            0                      
system.ruby.network.routers1.throttle1.link_utilization            0                      
system.ruby.network.routers2.throttle0.link_utilization            0                      
system.ruby.network.routers2.throttle1.link_utilization            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers3.throttle2.link_utilization            0                      
system.ruby.L1Cache_Controller.Ifetch    |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total           11                      
system.ruby.L1Cache_Controller.S.Ifetch  |          11    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total           11                      

---------- End Simulation Statistics   ----------
