// Seed: 2666356155
module module_0 #(
    parameter id_3 = 32'd1
);
  wire id_1, id_2, _id_3, id_4;
  assign module_1.id_5 = 0;
  wire [id_3 : 1] id_5;
endmodule
module module_1 (
    output wor   id_0[-1 : (  -1  )],
    input  tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    output logic id_4,
    output uwire id_5,
    output wand  id_6
);
  tri0  id_8 = -1;
  logic id_9;
  ;
  wire id_10, id_11;
  module_0 modCall_1 ();
  always begin : LABEL_0
    begin : LABEL_1
      id_4 = id_3;
    end
  end
endmodule
