/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_ADC_SAR */
#define ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_Bypass */
#define ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_Bypass__0__MASK 0x10u
#define ADC_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_Bypass__0__PORT 0u
#define ADC_Bypass__0__SHIFT 4u
#define ADC_Bypass__AG CYREG_PRT0_AG
#define ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Bypass__DR CYREG_PRT0_DR
#define ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Bypass__MASK 0x10u
#define ADC_Bypass__PORT 0u
#define ADC_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Bypass__PS CYREG_PRT0_PS
#define ADC_Bypass__SHIFT 4u
#define ADC_Bypass__SLW CYREG_PRT0_SLW

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x10u
#define ADC_IRQ__INTC_NUMBER 4u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* ADIM_1 */
#define ADIM_1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define ADIM_1__0__MASK 0x10u
#define ADIM_1__0__PC CYREG_PRT1_PC4
#define ADIM_1__0__PORT 1u
#define ADIM_1__0__SHIFT 4u
#define ADIM_1__AG CYREG_PRT1_AG
#define ADIM_1__AMUX CYREG_PRT1_AMUX
#define ADIM_1__BIE CYREG_PRT1_BIE
#define ADIM_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define ADIM_1__BYP CYREG_PRT1_BYP
#define ADIM_1__CTL CYREG_PRT1_CTL
#define ADIM_1__DM0 CYREG_PRT1_DM0
#define ADIM_1__DM1 CYREG_PRT1_DM1
#define ADIM_1__DM2 CYREG_PRT1_DM2
#define ADIM_1__DR CYREG_PRT1_DR
#define ADIM_1__INP_DIS CYREG_PRT1_INP_DIS
#define ADIM_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ADIM_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ADIM_1__LCD_EN CYREG_PRT1_LCD_EN
#define ADIM_1__MASK 0x10u
#define ADIM_1__PORT 1u
#define ADIM_1__PRT CYREG_PRT1_PRT
#define ADIM_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ADIM_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ADIM_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ADIM_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ADIM_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ADIM_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ADIM_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ADIM_1__PS CYREG_PRT1_PS
#define ADIM_1__SHIFT 4u
#define ADIM_1__SLW CYREG_PRT1_SLW

/* ADIM_2 */
#define ADIM_2__0__INTTYPE CYREG_PICU1_INTTYPE2
#define ADIM_2__0__MASK 0x04u
#define ADIM_2__0__PC CYREG_PRT1_PC2
#define ADIM_2__0__PORT 1u
#define ADIM_2__0__SHIFT 2u
#define ADIM_2__AG CYREG_PRT1_AG
#define ADIM_2__AMUX CYREG_PRT1_AMUX
#define ADIM_2__BIE CYREG_PRT1_BIE
#define ADIM_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define ADIM_2__BYP CYREG_PRT1_BYP
#define ADIM_2__CTL CYREG_PRT1_CTL
#define ADIM_2__DM0 CYREG_PRT1_DM0
#define ADIM_2__DM1 CYREG_PRT1_DM1
#define ADIM_2__DM2 CYREG_PRT1_DM2
#define ADIM_2__DR CYREG_PRT1_DR
#define ADIM_2__INP_DIS CYREG_PRT1_INP_DIS
#define ADIM_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ADIM_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ADIM_2__LCD_EN CYREG_PRT1_LCD_EN
#define ADIM_2__MASK 0x04u
#define ADIM_2__PORT 1u
#define ADIM_2__PRT CYREG_PRT1_PRT
#define ADIM_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ADIM_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ADIM_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ADIM_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ADIM_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ADIM_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ADIM_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ADIM_2__PS CYREG_PRT1_PS
#define ADIM_2__SHIFT 2u
#define ADIM_2__SLW CYREG_PRT1_SLW

/* ADIM_3 */
#define ADIM_3__0__INTTYPE CYREG_PICU4_INTTYPE0
#define ADIM_3__0__MASK 0x01u
#define ADIM_3__0__PC CYREG_PRT4_PC0
#define ADIM_3__0__PORT 4u
#define ADIM_3__0__SHIFT 0u
#define ADIM_3__AG CYREG_PRT4_AG
#define ADIM_3__AMUX CYREG_PRT4_AMUX
#define ADIM_3__BIE CYREG_PRT4_BIE
#define ADIM_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define ADIM_3__BYP CYREG_PRT4_BYP
#define ADIM_3__CTL CYREG_PRT4_CTL
#define ADIM_3__DM0 CYREG_PRT4_DM0
#define ADIM_3__DM1 CYREG_PRT4_DM1
#define ADIM_3__DM2 CYREG_PRT4_DM2
#define ADIM_3__DR CYREG_PRT4_DR
#define ADIM_3__INP_DIS CYREG_PRT4_INP_DIS
#define ADIM_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define ADIM_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ADIM_3__LCD_EN CYREG_PRT4_LCD_EN
#define ADIM_3__MASK 0x01u
#define ADIM_3__PORT 4u
#define ADIM_3__PRT CYREG_PRT4_PRT
#define ADIM_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ADIM_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ADIM_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ADIM_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ADIM_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ADIM_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ADIM_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ADIM_3__PS CYREG_PRT4_PS
#define ADIM_3__SHIFT 0u
#define ADIM_3__SLW CYREG_PRT4_SLW

/* ADIM_4 */
#define ADIM_4__0__INTTYPE CYREG_PICU6_INTTYPE4
#define ADIM_4__0__MASK 0x10u
#define ADIM_4__0__PC CYREG_PRT6_PC4
#define ADIM_4__0__PORT 6u
#define ADIM_4__0__SHIFT 4u
#define ADIM_4__AG CYREG_PRT6_AG
#define ADIM_4__AMUX CYREG_PRT6_AMUX
#define ADIM_4__BIE CYREG_PRT6_BIE
#define ADIM_4__BIT_MASK CYREG_PRT6_BIT_MASK
#define ADIM_4__BYP CYREG_PRT6_BYP
#define ADIM_4__CTL CYREG_PRT6_CTL
#define ADIM_4__DM0 CYREG_PRT6_DM0
#define ADIM_4__DM1 CYREG_PRT6_DM1
#define ADIM_4__DM2 CYREG_PRT6_DM2
#define ADIM_4__DR CYREG_PRT6_DR
#define ADIM_4__INP_DIS CYREG_PRT6_INP_DIS
#define ADIM_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define ADIM_4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define ADIM_4__LCD_EN CYREG_PRT6_LCD_EN
#define ADIM_4__MASK 0x10u
#define ADIM_4__PORT 6u
#define ADIM_4__PRT CYREG_PRT6_PRT
#define ADIM_4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define ADIM_4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define ADIM_4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define ADIM_4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define ADIM_4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define ADIM_4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define ADIM_4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define ADIM_4__PS CYREG_PRT6_PS
#define ADIM_4__SHIFT 4u
#define ADIM_4__SLW CYREG_PRT6_SLW

/* ADIM_5 */
#define ADIM_5__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADIM_5__0__MASK 0x04u
#define ADIM_5__0__PC CYREG_PRT0_PC2
#define ADIM_5__0__PORT 0u
#define ADIM_5__0__SHIFT 2u
#define ADIM_5__AG CYREG_PRT0_AG
#define ADIM_5__AMUX CYREG_PRT0_AMUX
#define ADIM_5__BIE CYREG_PRT0_BIE
#define ADIM_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADIM_5__BYP CYREG_PRT0_BYP
#define ADIM_5__CTL CYREG_PRT0_CTL
#define ADIM_5__DM0 CYREG_PRT0_DM0
#define ADIM_5__DM1 CYREG_PRT0_DM1
#define ADIM_5__DM2 CYREG_PRT0_DM2
#define ADIM_5__DR CYREG_PRT0_DR
#define ADIM_5__INP_DIS CYREG_PRT0_INP_DIS
#define ADIM_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADIM_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADIM_5__LCD_EN CYREG_PRT0_LCD_EN
#define ADIM_5__MASK 0x04u
#define ADIM_5__PORT 0u
#define ADIM_5__PRT CYREG_PRT0_PRT
#define ADIM_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADIM_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADIM_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADIM_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADIM_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADIM_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADIM_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADIM_5__PS CYREG_PRT0_PS
#define ADIM_5__SHIFT 2u
#define ADIM_5__SLW CYREG_PRT0_SLW

/* ADIM_6 */
#define ADIM_6__0__INTTYPE CYREG_PICU0_INTTYPE1
#define ADIM_6__0__MASK 0x02u
#define ADIM_6__0__PC CYREG_PRT0_PC1
#define ADIM_6__0__PORT 0u
#define ADIM_6__0__SHIFT 1u
#define ADIM_6__AG CYREG_PRT0_AG
#define ADIM_6__AMUX CYREG_PRT0_AMUX
#define ADIM_6__BIE CYREG_PRT0_BIE
#define ADIM_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADIM_6__BYP CYREG_PRT0_BYP
#define ADIM_6__CTL CYREG_PRT0_CTL
#define ADIM_6__DM0 CYREG_PRT0_DM0
#define ADIM_6__DM1 CYREG_PRT0_DM1
#define ADIM_6__DM2 CYREG_PRT0_DM2
#define ADIM_6__DR CYREG_PRT0_DR
#define ADIM_6__INP_DIS CYREG_PRT0_INP_DIS
#define ADIM_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADIM_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADIM_6__LCD_EN CYREG_PRT0_LCD_EN
#define ADIM_6__MASK 0x02u
#define ADIM_6__PORT 0u
#define ADIM_6__PRT CYREG_PRT0_PRT
#define ADIM_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADIM_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADIM_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADIM_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADIM_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADIM_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADIM_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADIM_6__PS CYREG_PRT0_PS
#define ADIM_6__SHIFT 1u
#define ADIM_6__SLW CYREG_PRT0_SLW

/* ADIM_Clk */
#define ADIM_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADIM_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADIM_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADIM_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADIM_Clk__INDEX 0x00u
#define ADIM_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADIM_Clk__PM_ACT_MSK 0x01u
#define ADIM_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADIM_Clk__PM_STBY_MSK 0x01u

/* ADIM_isr */
#define ADIM_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADIM_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADIM_isr__INTC_MASK 0x01u
#define ADIM_isr__INTC_NUMBER 0u
#define ADIM_isr__INTC_PRIOR_NUM 1u
#define ADIM_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADIM_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADIM_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DIPSW0 */
#define DIPSW0__0__INTTYPE CYREG_PICU5_INTTYPE4
#define DIPSW0__0__MASK 0x10u
#define DIPSW0__0__PC CYREG_PRT5_PC4
#define DIPSW0__0__PORT 5u
#define DIPSW0__0__SHIFT 4u
#define DIPSW0__AG CYREG_PRT5_AG
#define DIPSW0__AMUX CYREG_PRT5_AMUX
#define DIPSW0__BIE CYREG_PRT5_BIE
#define DIPSW0__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW0__BYP CYREG_PRT5_BYP
#define DIPSW0__CTL CYREG_PRT5_CTL
#define DIPSW0__DM0 CYREG_PRT5_DM0
#define DIPSW0__DM1 CYREG_PRT5_DM1
#define DIPSW0__DM2 CYREG_PRT5_DM2
#define DIPSW0__DR CYREG_PRT5_DR
#define DIPSW0__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DIPSW0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW0__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW0__MASK 0x10u
#define DIPSW0__PORT 5u
#define DIPSW0__PRT CYREG_PRT5_PRT
#define DIPSW0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW0__PS CYREG_PRT5_PS
#define DIPSW0__SHIFT 4u
#define DIPSW0__SLW CYREG_PRT5_SLW

/* DIPSW1 */
#define DIPSW1__0__INTTYPE CYREG_PICU5_INTTYPE5
#define DIPSW1__0__MASK 0x20u
#define DIPSW1__0__PC CYREG_PRT5_PC5
#define DIPSW1__0__PORT 5u
#define DIPSW1__0__SHIFT 5u
#define DIPSW1__AG CYREG_PRT5_AG
#define DIPSW1__AMUX CYREG_PRT5_AMUX
#define DIPSW1__BIE CYREG_PRT5_BIE
#define DIPSW1__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW1__BYP CYREG_PRT5_BYP
#define DIPSW1__CTL CYREG_PRT5_CTL
#define DIPSW1__DM0 CYREG_PRT5_DM0
#define DIPSW1__DM1 CYREG_PRT5_DM1
#define DIPSW1__DM2 CYREG_PRT5_DM2
#define DIPSW1__DR CYREG_PRT5_DR
#define DIPSW1__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DIPSW1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW1__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW1__MASK 0x20u
#define DIPSW1__PORT 5u
#define DIPSW1__PRT CYREG_PRT5_PRT
#define DIPSW1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW1__PS CYREG_PRT5_PS
#define DIPSW1__SHIFT 5u
#define DIPSW1__SLW CYREG_PRT5_SLW

/* DIPSW2 */
#define DIPSW2__0__INTTYPE CYREG_PICU5_INTTYPE6
#define DIPSW2__0__MASK 0x40u
#define DIPSW2__0__PC CYREG_PRT5_PC6
#define DIPSW2__0__PORT 5u
#define DIPSW2__0__SHIFT 6u
#define DIPSW2__AG CYREG_PRT5_AG
#define DIPSW2__AMUX CYREG_PRT5_AMUX
#define DIPSW2__BIE CYREG_PRT5_BIE
#define DIPSW2__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIPSW2__BYP CYREG_PRT5_BYP
#define DIPSW2__CTL CYREG_PRT5_CTL
#define DIPSW2__DM0 CYREG_PRT5_DM0
#define DIPSW2__DM1 CYREG_PRT5_DM1
#define DIPSW2__DM2 CYREG_PRT5_DM2
#define DIPSW2__DR CYREG_PRT5_DR
#define DIPSW2__INP_DIS CYREG_PRT5_INP_DIS
#define DIPSW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DIPSW2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIPSW2__LCD_EN CYREG_PRT5_LCD_EN
#define DIPSW2__MASK 0x40u
#define DIPSW2__PORT 5u
#define DIPSW2__PRT CYREG_PRT5_PRT
#define DIPSW2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIPSW2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIPSW2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIPSW2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIPSW2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIPSW2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIPSW2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIPSW2__PS CYREG_PRT5_PS
#define DIPSW2__SHIFT 6u
#define DIPSW2__SLW CYREG_PRT5_SLW

/* DIPSW3 */
#define DIPSW3__0__INTTYPE CYREG_PICU15_INTTYPE1
#define DIPSW3__0__MASK 0x02u
#define DIPSW3__0__PC CYREG_IO_PC_PRT15_PC1
#define DIPSW3__0__PORT 15u
#define DIPSW3__0__SHIFT 1u
#define DIPSW3__AG CYREG_PRT15_AG
#define DIPSW3__AMUX CYREG_PRT15_AMUX
#define DIPSW3__BIE CYREG_PRT15_BIE
#define DIPSW3__BIT_MASK CYREG_PRT15_BIT_MASK
#define DIPSW3__BYP CYREG_PRT15_BYP
#define DIPSW3__CTL CYREG_PRT15_CTL
#define DIPSW3__DM0 CYREG_PRT15_DM0
#define DIPSW3__DM1 CYREG_PRT15_DM1
#define DIPSW3__DM2 CYREG_PRT15_DM2
#define DIPSW3__DR CYREG_PRT15_DR
#define DIPSW3__INP_DIS CYREG_PRT15_INP_DIS
#define DIPSW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DIPSW3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DIPSW3__LCD_EN CYREG_PRT15_LCD_EN
#define DIPSW3__MASK 0x02u
#define DIPSW3__PORT 15u
#define DIPSW3__PRT CYREG_PRT15_PRT
#define DIPSW3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DIPSW3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DIPSW3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DIPSW3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DIPSW3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DIPSW3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DIPSW3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DIPSW3__PS CYREG_PRT15_PS
#define DIPSW3__SHIFT 1u
#define DIPSW3__SLW CYREG_PRT15_SLW

/* DMXDIR */
#define DMXDIR__0__INTTYPE CYREG_PICU15_INTTYPE2
#define DMXDIR__0__MASK 0x04u
#define DMXDIR__0__PC CYREG_IO_PC_PRT15_PC2
#define DMXDIR__0__PORT 15u
#define DMXDIR__0__SHIFT 2u
#define DMXDIR__AG CYREG_PRT15_AG
#define DMXDIR__AMUX CYREG_PRT15_AMUX
#define DMXDIR__BIE CYREG_PRT15_BIE
#define DMXDIR__BIT_MASK CYREG_PRT15_BIT_MASK
#define DMXDIR__BYP CYREG_PRT15_BYP
#define DMXDIR__CTL CYREG_PRT15_CTL
#define DMXDIR__DM0 CYREG_PRT15_DM0
#define DMXDIR__DM1 CYREG_PRT15_DM1
#define DMXDIR__DM2 CYREG_PRT15_DM2
#define DMXDIR__DR CYREG_PRT15_DR
#define DMXDIR__INP_DIS CYREG_PRT15_INP_DIS
#define DMXDIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DMXDIR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DMXDIR__LCD_EN CYREG_PRT15_LCD_EN
#define DMXDIR__MASK 0x04u
#define DMXDIR__PORT 15u
#define DMXDIR__PRT CYREG_PRT15_PRT
#define DMXDIR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DMXDIR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DMXDIR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DMXDIR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DMXDIR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DMXDIR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DMXDIR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DMXDIR__PS CYREG_PRT15_PS
#define DMXDIR__SHIFT 2u
#define DMXDIR__SLW CYREG_PRT15_SLW

/* DMXIsr */
#define DMXIsr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DMXIsr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DMXIsr__INTC_MASK 0x02u
#define DMXIsr__INTC_NUMBER 1u
#define DMXIsr__INTC_PRIOR_NUM 0u
#define DMXIsr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define DMXIsr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DMXIsr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DMXRX */
#define DMXRX__0__INTTYPE CYREG_PICU15_INTTYPE3
#define DMXRX__0__MASK 0x08u
#define DMXRX__0__PC CYREG_IO_PC_PRT15_PC3
#define DMXRX__0__PORT 15u
#define DMXRX__0__SHIFT 3u
#define DMXRX__AG CYREG_PRT15_AG
#define DMXRX__AMUX CYREG_PRT15_AMUX
#define DMXRX__BIE CYREG_PRT15_BIE
#define DMXRX__BIT_MASK CYREG_PRT15_BIT_MASK
#define DMXRX__BYP CYREG_PRT15_BYP
#define DMXRX__CTL CYREG_PRT15_CTL
#define DMXRX__DM0 CYREG_PRT15_DM0
#define DMXRX__DM1 CYREG_PRT15_DM1
#define DMXRX__DM2 CYREG_PRT15_DM2
#define DMXRX__DR CYREG_PRT15_DR
#define DMXRX__INP_DIS CYREG_PRT15_INP_DIS
#define DMXRX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DMXRX__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DMXRX__LCD_EN CYREG_PRT15_LCD_EN
#define DMXRX__MASK 0x08u
#define DMXRX__PORT 15u
#define DMXRX__PRT CYREG_PRT15_PRT
#define DMXRX__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DMXRX__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DMXRX__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DMXRX__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DMXRX__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DMXRX__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DMXRX__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DMXRX__PS CYREG_PRT15_PS
#define DMXRX__SHIFT 3u
#define DMXRX__SLW CYREG_PRT15_SLW

/* DMXTX */
#define DMXTX__0__INTTYPE CYREG_PICU3_INTTYPE6
#define DMXTX__0__MASK 0x40u
#define DMXTX__0__PC CYREG_PRT3_PC6
#define DMXTX__0__PORT 3u
#define DMXTX__0__SHIFT 6u
#define DMXTX__AG CYREG_PRT3_AG
#define DMXTX__AMUX CYREG_PRT3_AMUX
#define DMXTX__BIE CYREG_PRT3_BIE
#define DMXTX__BIT_MASK CYREG_PRT3_BIT_MASK
#define DMXTX__BYP CYREG_PRT3_BYP
#define DMXTX__CTL CYREG_PRT3_CTL
#define DMXTX__DM0 CYREG_PRT3_DM0
#define DMXTX__DM1 CYREG_PRT3_DM1
#define DMXTX__DM2 CYREG_PRT3_DM2
#define DMXTX__DR CYREG_PRT3_DR
#define DMXTX__INP_DIS CYREG_PRT3_INP_DIS
#define DMXTX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DMXTX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DMXTX__LCD_EN CYREG_PRT3_LCD_EN
#define DMXTX__MASK 0x40u
#define DMXTX__PORT 3u
#define DMXTX__PRT CYREG_PRT3_PRT
#define DMXTX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DMXTX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DMXTX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DMXTX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DMXTX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DMXTX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DMXTX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DMXTX__PS CYREG_PRT3_PS
#define DMXTX__SHIFT 6u
#define DMXTX__SLW CYREG_PRT3_SLW

/* DMX_Clk */
#define DMX_Clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define DMX_Clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define DMX_Clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define DMX_Clk__CFG2_SRC_SEL_MASK 0x07u
#define DMX_Clk__INDEX 0x02u
#define DMX_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DMX_Clk__PM_ACT_MSK 0x04u
#define DMX_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DMX_Clk__PM_STBY_MSK 0x04u

/* DMX_Control_Reg */
#define DMX_Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define DMX_Control_Reg_Sync_ctrl_reg__0__POS 0
#define DMX_Control_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define DMX_Control_Reg_Sync_ctrl_reg__1__POS 1
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define DMX_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define DMX_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define DMX_Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define DMX_Control_Reg_Sync_ctrl_reg__MASK 0x03u
#define DMX_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define DMX_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define DMX_Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* DMX_UART_BUART */
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define DMX_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define DMX_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define DMX_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define DMX_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define DMX_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define DMX_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define DMX_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define DMX_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define DMX_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define DMX_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define DMX_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define DMX_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define DMX_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define DMX_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define DMX_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define DMX_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define DMX_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define DMX_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define DMX_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define DMX_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define DMX_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define DMX_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define DMX_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define DMX_UART_BUART_sRX_RxSts__3__POS 3
#define DMX_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define DMX_UART_BUART_sRX_RxSts__4__POS 4
#define DMX_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define DMX_UART_BUART_sRX_RxSts__5__POS 5
#define DMX_UART_BUART_sRX_RxSts__MASK 0x38u
#define DMX_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define DMX_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define DMX_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB05_A0
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB05_A1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB05_D0
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB05_D1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB05_F0
#define DMX_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB05_F1
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define DMX_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define DMX_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define DMX_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define DMX_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define DMX_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define DMX_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define DMX_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define DMX_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define DMX_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define DMX_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define DMX_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define DMX_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define DMX_UART_BUART_sTX_TxSts__0__POS 0
#define DMX_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define DMX_UART_BUART_sTX_TxSts__1__POS 1
#define DMX_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define DMX_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define DMX_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define DMX_UART_BUART_sTX_TxSts__2__POS 2
#define DMX_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define DMX_UART_BUART_sTX_TxSts__3__POS 3
#define DMX_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define DMX_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define DMX_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define DMX_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST

/* EXT_TEMP */
#define EXT_TEMP__0__INTTYPE CYREG_PICU2_INTTYPE4
#define EXT_TEMP__0__MASK 0x10u
#define EXT_TEMP__0__PC CYREG_PRT2_PC4
#define EXT_TEMP__0__PORT 2u
#define EXT_TEMP__0__SHIFT 4u
#define EXT_TEMP__AG CYREG_PRT2_AG
#define EXT_TEMP__AMUX CYREG_PRT2_AMUX
#define EXT_TEMP__BIE CYREG_PRT2_BIE
#define EXT_TEMP__BIT_MASK CYREG_PRT2_BIT_MASK
#define EXT_TEMP__BYP CYREG_PRT2_BYP
#define EXT_TEMP__CTL CYREG_PRT2_CTL
#define EXT_TEMP__DM0 CYREG_PRT2_DM0
#define EXT_TEMP__DM1 CYREG_PRT2_DM1
#define EXT_TEMP__DM2 CYREG_PRT2_DM2
#define EXT_TEMP__DR CYREG_PRT2_DR
#define EXT_TEMP__INP_DIS CYREG_PRT2_INP_DIS
#define EXT_TEMP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define EXT_TEMP__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define EXT_TEMP__LCD_EN CYREG_PRT2_LCD_EN
#define EXT_TEMP__MASK 0x10u
#define EXT_TEMP__PORT 2u
#define EXT_TEMP__PRT CYREG_PRT2_PRT
#define EXT_TEMP__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define EXT_TEMP__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define EXT_TEMP__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define EXT_TEMP__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define EXT_TEMP__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define EXT_TEMP__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define EXT_TEMP__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define EXT_TEMP__PS CYREG_PRT2_PS
#define EXT_TEMP__SHIFT 4u
#define EXT_TEMP__SLW CYREG_PRT2_SLW

/* EZI2C_I2C_Prim */
#define EZI2C_I2C_Prim__ADR CYREG_I2C_ADR
#define EZI2C_I2C_Prim__CFG CYREG_I2C_CFG
#define EZI2C_I2C_Prim__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define EZI2C_I2C_Prim__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define EZI2C_I2C_Prim__CSR CYREG_I2C_CSR
#define EZI2C_I2C_Prim__D CYREG_I2C_D
#define EZI2C_I2C_Prim__MCSR CYREG_I2C_MCSR
#define EZI2C_I2C_Prim__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define EZI2C_I2C_Prim__PM_ACT_MSK 0x04u
#define EZI2C_I2C_Prim__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define EZI2C_I2C_Prim__PM_STBY_MSK 0x04u
#define EZI2C_I2C_Prim__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define EZI2C_I2C_Prim__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define EZI2C_I2C_Prim__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define EZI2C_I2C_Prim__TMOUT_SR CYREG_I2C_TMOUT_SR
#define EZI2C_I2C_Prim__XCFG CYREG_I2C_XCFG

/* EZI2C_isr */
#define EZI2C_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define EZI2C_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define EZI2C_isr__INTC_MASK 0x8000u
#define EZI2C_isr__INTC_NUMBER 15u
#define EZI2C_isr__INTC_PRIOR_NUM 2u
#define EZI2C_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define EZI2C_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define EZI2C_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C */
#define I2C__0__INTTYPE CYREG_PICU12_INTTYPE4
#define I2C__0__MASK 0x10u
#define I2C__0__PC CYREG_PRT12_PC4
#define I2C__0__PORT 12u
#define I2C__0__SHIFT 4u
#define I2C__1__INTTYPE CYREG_PICU12_INTTYPE5
#define I2C__1__MASK 0x20u
#define I2C__1__PC CYREG_PRT12_PC5
#define I2C__1__PORT 12u
#define I2C__1__SHIFT 5u
#define I2C__AG CYREG_PRT12_AG
#define I2C__BIE CYREG_PRT12_BIE
#define I2C__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C__BYP CYREG_PRT12_BYP
#define I2C__DM0 CYREG_PRT12_DM0
#define I2C__DM1 CYREG_PRT12_DM1
#define I2C__DM2 CYREG_PRT12_DM2
#define I2C__DR CYREG_PRT12_DR
#define I2C__INP_DIS CYREG_PRT12_INP_DIS
#define I2C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2C__MASK 0x30u
#define I2C__PORT 12u
#define I2C__PRT CYREG_PRT12_PRT
#define I2C__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C__PS CYREG_PRT12_PS
#define I2C__scl__INTTYPE CYREG_PICU12_INTTYPE4
#define I2C__scl__MASK 0x10u
#define I2C__scl__PC CYREG_PRT12_PC4
#define I2C__scl__PORT 12u
#define I2C__scl__SHIFT 4u
#define I2C__sda__INTTYPE CYREG_PICU12_INTTYPE5
#define I2C__sda__MASK 0x20u
#define I2C__sda__PC CYREG_PRT12_PC5
#define I2C__sda__PORT 12u
#define I2C__sda__SHIFT 5u
#define I2C__SHIFT 4u
#define I2C__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C__SLW CYREG_PRT12_SLW

/* LEDSENSE1 */
#define LEDSENSE1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define LEDSENSE1__0__MASK 0x40u
#define LEDSENSE1__0__PC CYREG_PRT6_PC6
#define LEDSENSE1__0__PORT 6u
#define LEDSENSE1__0__SHIFT 6u
#define LEDSENSE1__AG CYREG_PRT6_AG
#define LEDSENSE1__AMUX CYREG_PRT6_AMUX
#define LEDSENSE1__BIE CYREG_PRT6_BIE
#define LEDSENSE1__BIT_MASK CYREG_PRT6_BIT_MASK
#define LEDSENSE1__BYP CYREG_PRT6_BYP
#define LEDSENSE1__CTL CYREG_PRT6_CTL
#define LEDSENSE1__DM0 CYREG_PRT6_DM0
#define LEDSENSE1__DM1 CYREG_PRT6_DM1
#define LEDSENSE1__DM2 CYREG_PRT6_DM2
#define LEDSENSE1__DR CYREG_PRT6_DR
#define LEDSENSE1__INP_DIS CYREG_PRT6_INP_DIS
#define LEDSENSE1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LEDSENSE1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LEDSENSE1__LCD_EN CYREG_PRT6_LCD_EN
#define LEDSENSE1__MASK 0x40u
#define LEDSENSE1__PORT 6u
#define LEDSENSE1__PRT CYREG_PRT6_PRT
#define LEDSENSE1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LEDSENSE1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LEDSENSE1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LEDSENSE1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LEDSENSE1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LEDSENSE1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LEDSENSE1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LEDSENSE1__PS CYREG_PRT6_PS
#define LEDSENSE1__SHIFT 6u
#define LEDSENSE1__SLW CYREG_PRT6_SLW

/* LEDSENSE2 */
#define LEDSENSE2__0__INTTYPE CYREG_PICU6_INTTYPE5
#define LEDSENSE2__0__MASK 0x20u
#define LEDSENSE2__0__PC CYREG_PRT6_PC5
#define LEDSENSE2__0__PORT 6u
#define LEDSENSE2__0__SHIFT 5u
#define LEDSENSE2__AG CYREG_PRT6_AG
#define LEDSENSE2__AMUX CYREG_PRT6_AMUX
#define LEDSENSE2__BIE CYREG_PRT6_BIE
#define LEDSENSE2__BIT_MASK CYREG_PRT6_BIT_MASK
#define LEDSENSE2__BYP CYREG_PRT6_BYP
#define LEDSENSE2__CTL CYREG_PRT6_CTL
#define LEDSENSE2__DM0 CYREG_PRT6_DM0
#define LEDSENSE2__DM1 CYREG_PRT6_DM1
#define LEDSENSE2__DM2 CYREG_PRT6_DM2
#define LEDSENSE2__DR CYREG_PRT6_DR
#define LEDSENSE2__INP_DIS CYREG_PRT6_INP_DIS
#define LEDSENSE2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LEDSENSE2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LEDSENSE2__LCD_EN CYREG_PRT6_LCD_EN
#define LEDSENSE2__MASK 0x20u
#define LEDSENSE2__PORT 6u
#define LEDSENSE2__PRT CYREG_PRT6_PRT
#define LEDSENSE2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LEDSENSE2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LEDSENSE2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LEDSENSE2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LEDSENSE2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LEDSENSE2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LEDSENSE2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LEDSENSE2__PS CYREG_PRT6_PS
#define LEDSENSE2__SHIFT 5u
#define LEDSENSE2__SLW CYREG_PRT6_SLW

/* LED_BLUE */
#define LED_BLUE__0__INTTYPE CYREG_PICU1_INTTYPE6
#define LED_BLUE__0__MASK 0x40u
#define LED_BLUE__0__PC CYREG_PRT1_PC6
#define LED_BLUE__0__PORT 1u
#define LED_BLUE__0__SHIFT 6u
#define LED_BLUE__AG CYREG_PRT1_AG
#define LED_BLUE__AMUX CYREG_PRT1_AMUX
#define LED_BLUE__BIE CYREG_PRT1_BIE
#define LED_BLUE__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_BLUE__BYP CYREG_PRT1_BYP
#define LED_BLUE__CTL CYREG_PRT1_CTL
#define LED_BLUE__DM0 CYREG_PRT1_DM0
#define LED_BLUE__DM1 CYREG_PRT1_DM1
#define LED_BLUE__DM2 CYREG_PRT1_DM2
#define LED_BLUE__DR CYREG_PRT1_DR
#define LED_BLUE__INP_DIS CYREG_PRT1_INP_DIS
#define LED_BLUE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_BLUE__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_BLUE__LCD_EN CYREG_PRT1_LCD_EN
#define LED_BLUE__MASK 0x40u
#define LED_BLUE__PORT 1u
#define LED_BLUE__PRT CYREG_PRT1_PRT
#define LED_BLUE__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_BLUE__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_BLUE__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_BLUE__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_BLUE__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_BLUE__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_BLUE__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_BLUE__PS CYREG_PRT1_PS
#define LED_BLUE__SHIFT 6u
#define LED_BLUE__SLW CYREG_PRT1_SLW

/* LED_GREEN */
#define LED_GREEN__0__INTTYPE CYREG_PICU12_INTTYPE6
#define LED_GREEN__0__MASK 0x40u
#define LED_GREEN__0__PC CYREG_PRT12_PC6
#define LED_GREEN__0__PORT 12u
#define LED_GREEN__0__SHIFT 6u
#define LED_GREEN__AG CYREG_PRT12_AG
#define LED_GREEN__BIE CYREG_PRT12_BIE
#define LED_GREEN__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_GREEN__BYP CYREG_PRT12_BYP
#define LED_GREEN__DM0 CYREG_PRT12_DM0
#define LED_GREEN__DM1 CYREG_PRT12_DM1
#define LED_GREEN__DM2 CYREG_PRT12_DM2
#define LED_GREEN__DR CYREG_PRT12_DR
#define LED_GREEN__INP_DIS CYREG_PRT12_INP_DIS
#define LED_GREEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_GREEN__MASK 0x40u
#define LED_GREEN__PORT 12u
#define LED_GREEN__PRT CYREG_PRT12_PRT
#define LED_GREEN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_GREEN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_GREEN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_GREEN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_GREEN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_GREEN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_GREEN__PS CYREG_PRT12_PS
#define LED_GREEN__SHIFT 6u
#define LED_GREEN__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_GREEN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_GREEN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_GREEN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_GREEN__SLW CYREG_PRT12_SLW

/* LED_RED */
#define LED_RED__0__INTTYPE CYREG_PICU1_INTTYPE7
#define LED_RED__0__MASK 0x80u
#define LED_RED__0__PC CYREG_PRT1_PC7
#define LED_RED__0__PORT 1u
#define LED_RED__0__SHIFT 7u
#define LED_RED__AG CYREG_PRT1_AG
#define LED_RED__AMUX CYREG_PRT1_AMUX
#define LED_RED__BIE CYREG_PRT1_BIE
#define LED_RED__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_RED__BYP CYREG_PRT1_BYP
#define LED_RED__CTL CYREG_PRT1_CTL
#define LED_RED__DM0 CYREG_PRT1_DM0
#define LED_RED__DM1 CYREG_PRT1_DM1
#define LED_RED__DM2 CYREG_PRT1_DM2
#define LED_RED__DR CYREG_PRT1_DR
#define LED_RED__INP_DIS CYREG_PRT1_INP_DIS
#define LED_RED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_RED__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_RED__LCD_EN CYREG_PRT1_LCD_EN
#define LED_RED__MASK 0x80u
#define LED_RED__PORT 1u
#define LED_RED__PRT CYREG_PRT1_PRT
#define LED_RED__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_RED__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_RED__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_RED__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_RED__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_RED__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_RED__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_RED__PS CYREG_PRT1_PS
#define LED_RED__SHIFT 7u
#define LED_RED__SLW CYREG_PRT1_SLW

/* Millisecond_Clock */
#define Millisecond_Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Millisecond_Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Millisecond_Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Millisecond_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Millisecond_Clock__INDEX 0x03u
#define Millisecond_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Millisecond_Clock__PM_ACT_MSK 0x08u
#define Millisecond_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Millisecond_Clock__PM_STBY_MSK 0x08u

/* OFF1 */
#define OFF1__0__INTTYPE CYREG_PICU5_INTTYPE1
#define OFF1__0__MASK 0x02u
#define OFF1__0__PC CYREG_PRT5_PC1
#define OFF1__0__PORT 5u
#define OFF1__0__SHIFT 1u
#define OFF1__AG CYREG_PRT5_AG
#define OFF1__AMUX CYREG_PRT5_AMUX
#define OFF1__BIE CYREG_PRT5_BIE
#define OFF1__BIT_MASK CYREG_PRT5_BIT_MASK
#define OFF1__BYP CYREG_PRT5_BYP
#define OFF1__CTL CYREG_PRT5_CTL
#define OFF1__DM0 CYREG_PRT5_DM0
#define OFF1__DM1 CYREG_PRT5_DM1
#define OFF1__DM2 CYREG_PRT5_DM2
#define OFF1__DR CYREG_PRT5_DR
#define OFF1__INP_DIS CYREG_PRT5_INP_DIS
#define OFF1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define OFF1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define OFF1__LCD_EN CYREG_PRT5_LCD_EN
#define OFF1__MASK 0x02u
#define OFF1__PORT 5u
#define OFF1__PRT CYREG_PRT5_PRT
#define OFF1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define OFF1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define OFF1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define OFF1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define OFF1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define OFF1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define OFF1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define OFF1__PS CYREG_PRT5_PS
#define OFF1__SHIFT 1u
#define OFF1__SLW CYREG_PRT5_SLW

/* OFF2 */
#define OFF2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define OFF2__0__MASK 0x20u
#define OFF2__0__PC CYREG_PRT2_PC5
#define OFF2__0__PORT 2u
#define OFF2__0__SHIFT 5u
#define OFF2__AG CYREG_PRT2_AG
#define OFF2__AMUX CYREG_PRT2_AMUX
#define OFF2__BIE CYREG_PRT2_BIE
#define OFF2__BIT_MASK CYREG_PRT2_BIT_MASK
#define OFF2__BYP CYREG_PRT2_BYP
#define OFF2__CTL CYREG_PRT2_CTL
#define OFF2__DM0 CYREG_PRT2_DM0
#define OFF2__DM1 CYREG_PRT2_DM1
#define OFF2__DM2 CYREG_PRT2_DM2
#define OFF2__DR CYREG_PRT2_DR
#define OFF2__INP_DIS CYREG_PRT2_INP_DIS
#define OFF2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define OFF2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define OFF2__LCD_EN CYREG_PRT2_LCD_EN
#define OFF2__MASK 0x20u
#define OFF2__PORT 2u
#define OFF2__PRT CYREG_PRT2_PRT
#define OFF2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define OFF2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define OFF2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define OFF2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define OFF2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define OFF2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define OFF2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define OFF2__PS CYREG_PRT2_PS
#define OFF2__SHIFT 5u
#define OFF2__SLW CYREG_PRT2_SLW

/* OFF3 */
#define OFF3__0__INTTYPE CYREG_PICU4_INTTYPE6
#define OFF3__0__MASK 0x40u
#define OFF3__0__PC CYREG_PRT4_PC6
#define OFF3__0__PORT 4u
#define OFF3__0__SHIFT 6u
#define OFF3__AG CYREG_PRT4_AG
#define OFF3__AMUX CYREG_PRT4_AMUX
#define OFF3__BIE CYREG_PRT4_BIE
#define OFF3__BIT_MASK CYREG_PRT4_BIT_MASK
#define OFF3__BYP CYREG_PRT4_BYP
#define OFF3__CTL CYREG_PRT4_CTL
#define OFF3__DM0 CYREG_PRT4_DM0
#define OFF3__DM1 CYREG_PRT4_DM1
#define OFF3__DM2 CYREG_PRT4_DM2
#define OFF3__DR CYREG_PRT4_DR
#define OFF3__INP_DIS CYREG_PRT4_INP_DIS
#define OFF3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define OFF3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define OFF3__LCD_EN CYREG_PRT4_LCD_EN
#define OFF3__MASK 0x40u
#define OFF3__PORT 4u
#define OFF3__PRT CYREG_PRT4_PRT
#define OFF3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define OFF3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define OFF3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define OFF3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define OFF3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define OFF3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define OFF3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define OFF3__PS CYREG_PRT4_PS
#define OFF3__SHIFT 6u
#define OFF3__SLW CYREG_PRT4_SLW

/* OFF4 */
#define OFF4__0__INTTYPE CYREG_PICU6_INTTYPE3
#define OFF4__0__MASK 0x08u
#define OFF4__0__PC CYREG_PRT6_PC3
#define OFF4__0__PORT 6u
#define OFF4__0__SHIFT 3u
#define OFF4__AG CYREG_PRT6_AG
#define OFF4__AMUX CYREG_PRT6_AMUX
#define OFF4__BIE CYREG_PRT6_BIE
#define OFF4__BIT_MASK CYREG_PRT6_BIT_MASK
#define OFF4__BYP CYREG_PRT6_BYP
#define OFF4__CTL CYREG_PRT6_CTL
#define OFF4__DM0 CYREG_PRT6_DM0
#define OFF4__DM1 CYREG_PRT6_DM1
#define OFF4__DM2 CYREG_PRT6_DM2
#define OFF4__DR CYREG_PRT6_DR
#define OFF4__INP_DIS CYREG_PRT6_INP_DIS
#define OFF4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define OFF4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define OFF4__LCD_EN CYREG_PRT6_LCD_EN
#define OFF4__MASK 0x08u
#define OFF4__PORT 6u
#define OFF4__PRT CYREG_PRT6_PRT
#define OFF4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define OFF4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define OFF4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define OFF4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define OFF4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define OFF4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define OFF4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define OFF4__PS CYREG_PRT6_PS
#define OFF4__SHIFT 3u
#define OFF4__SLW CYREG_PRT6_SLW

/* OFF5 */
#define OFF5__0__INTTYPE CYREG_PICU4_INTTYPE2
#define OFF5__0__MASK 0x04u
#define OFF5__0__PC CYREG_PRT4_PC2
#define OFF5__0__PORT 4u
#define OFF5__0__SHIFT 2u
#define OFF5__AG CYREG_PRT4_AG
#define OFF5__AMUX CYREG_PRT4_AMUX
#define OFF5__BIE CYREG_PRT4_BIE
#define OFF5__BIT_MASK CYREG_PRT4_BIT_MASK
#define OFF5__BYP CYREG_PRT4_BYP
#define OFF5__CTL CYREG_PRT4_CTL
#define OFF5__DM0 CYREG_PRT4_DM0
#define OFF5__DM1 CYREG_PRT4_DM1
#define OFF5__DM2 CYREG_PRT4_DM2
#define OFF5__DR CYREG_PRT4_DR
#define OFF5__INP_DIS CYREG_PRT4_INP_DIS
#define OFF5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define OFF5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define OFF5__LCD_EN CYREG_PRT4_LCD_EN
#define OFF5__MASK 0x04u
#define OFF5__PORT 4u
#define OFF5__PRT CYREG_PRT4_PRT
#define OFF5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define OFF5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define OFF5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define OFF5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define OFF5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define OFF5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define OFF5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define OFF5__PS CYREG_PRT4_PS
#define OFF5__SHIFT 2u
#define OFF5__SLW CYREG_PRT4_SLW

/* OFF6 */
#define OFF6__0__INTTYPE CYREG_PICU4_INTTYPE4
#define OFF6__0__MASK 0x10u
#define OFF6__0__PC CYREG_PRT4_PC4
#define OFF6__0__PORT 4u
#define OFF6__0__SHIFT 4u
#define OFF6__AG CYREG_PRT4_AG
#define OFF6__AMUX CYREG_PRT4_AMUX
#define OFF6__BIE CYREG_PRT4_BIE
#define OFF6__BIT_MASK CYREG_PRT4_BIT_MASK
#define OFF6__BYP CYREG_PRT4_BYP
#define OFF6__CTL CYREG_PRT4_CTL
#define OFF6__DM0 CYREG_PRT4_DM0
#define OFF6__DM1 CYREG_PRT4_DM1
#define OFF6__DM2 CYREG_PRT4_DM2
#define OFF6__DR CYREG_PRT4_DR
#define OFF6__INP_DIS CYREG_PRT4_INP_DIS
#define OFF6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define OFF6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define OFF6__LCD_EN CYREG_PRT4_LCD_EN
#define OFF6__MASK 0x10u
#define OFF6__PORT 4u
#define OFF6__PRT CYREG_PRT4_PRT
#define OFF6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define OFF6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define OFF6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define OFF6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define OFF6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define OFF6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define OFF6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define OFF6__PS CYREG_PRT4_PS
#define OFF6__SHIFT 4u
#define OFF6__SLW CYREG_PRT4_SLW

/* PINCHFET1 */
#define PINCHFET1__0__INTTYPE CYREG_PICU6_INTTYPE7
#define PINCHFET1__0__MASK 0x80u
#define PINCHFET1__0__PC CYREG_PRT6_PC7
#define PINCHFET1__0__PORT 6u
#define PINCHFET1__0__SHIFT 7u
#define PINCHFET1__AG CYREG_PRT6_AG
#define PINCHFET1__AMUX CYREG_PRT6_AMUX
#define PINCHFET1__BIE CYREG_PRT6_BIE
#define PINCHFET1__BIT_MASK CYREG_PRT6_BIT_MASK
#define PINCHFET1__BYP CYREG_PRT6_BYP
#define PINCHFET1__CTL CYREG_PRT6_CTL
#define PINCHFET1__DM0 CYREG_PRT6_DM0
#define PINCHFET1__DM1 CYREG_PRT6_DM1
#define PINCHFET1__DM2 CYREG_PRT6_DM2
#define PINCHFET1__DR CYREG_PRT6_DR
#define PINCHFET1__INP_DIS CYREG_PRT6_INP_DIS
#define PINCHFET1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PINCHFET1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PINCHFET1__LCD_EN CYREG_PRT6_LCD_EN
#define PINCHFET1__MASK 0x80u
#define PINCHFET1__PORT 6u
#define PINCHFET1__PRT CYREG_PRT6_PRT
#define PINCHFET1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PINCHFET1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PINCHFET1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PINCHFET1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PINCHFET1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PINCHFET1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PINCHFET1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PINCHFET1__PS CYREG_PRT6_PS
#define PINCHFET1__SHIFT 7u
#define PINCHFET1__SLW CYREG_PRT6_SLW

/* PINCHFET2 */
#define PINCHFET2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define PINCHFET2__0__MASK 0x40u
#define PINCHFET2__0__PC CYREG_PRT2_PC6
#define PINCHFET2__0__PORT 2u
#define PINCHFET2__0__SHIFT 6u
#define PINCHFET2__AG CYREG_PRT2_AG
#define PINCHFET2__AMUX CYREG_PRT2_AMUX
#define PINCHFET2__BIE CYREG_PRT2_BIE
#define PINCHFET2__BIT_MASK CYREG_PRT2_BIT_MASK
#define PINCHFET2__BYP CYREG_PRT2_BYP
#define PINCHFET2__CTL CYREG_PRT2_CTL
#define PINCHFET2__DM0 CYREG_PRT2_DM0
#define PINCHFET2__DM1 CYREG_PRT2_DM1
#define PINCHFET2__DM2 CYREG_PRT2_DM2
#define PINCHFET2__DR CYREG_PRT2_DR
#define PINCHFET2__INP_DIS CYREG_PRT2_INP_DIS
#define PINCHFET2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PINCHFET2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PINCHFET2__LCD_EN CYREG_PRT2_LCD_EN
#define PINCHFET2__MASK 0x40u
#define PINCHFET2__PORT 2u
#define PINCHFET2__PRT CYREG_PRT2_PRT
#define PINCHFET2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PINCHFET2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PINCHFET2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PINCHFET2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PINCHFET2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PINCHFET2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PINCHFET2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PINCHFET2__PS CYREG_PRT2_PS
#define PINCHFET2__SHIFT 6u
#define PINCHFET2__SLW CYREG_PRT2_SLW

/* PINCHFET3 */
#define PINCHFET3__0__INTTYPE CYREG_PICU4_INTTYPE7
#define PINCHFET3__0__MASK 0x80u
#define PINCHFET3__0__PC CYREG_PRT4_PC7
#define PINCHFET3__0__PORT 4u
#define PINCHFET3__0__SHIFT 7u
#define PINCHFET3__AG CYREG_PRT4_AG
#define PINCHFET3__AMUX CYREG_PRT4_AMUX
#define PINCHFET3__BIE CYREG_PRT4_BIE
#define PINCHFET3__BIT_MASK CYREG_PRT4_BIT_MASK
#define PINCHFET3__BYP CYREG_PRT4_BYP
#define PINCHFET3__CTL CYREG_PRT4_CTL
#define PINCHFET3__DM0 CYREG_PRT4_DM0
#define PINCHFET3__DM1 CYREG_PRT4_DM1
#define PINCHFET3__DM2 CYREG_PRT4_DM2
#define PINCHFET3__DR CYREG_PRT4_DR
#define PINCHFET3__INP_DIS CYREG_PRT4_INP_DIS
#define PINCHFET3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PINCHFET3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PINCHFET3__LCD_EN CYREG_PRT4_LCD_EN
#define PINCHFET3__MASK 0x80u
#define PINCHFET3__PORT 4u
#define PINCHFET3__PRT CYREG_PRT4_PRT
#define PINCHFET3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PINCHFET3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PINCHFET3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PINCHFET3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PINCHFET3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PINCHFET3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PINCHFET3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PINCHFET3__PS CYREG_PRT4_PS
#define PINCHFET3__SHIFT 7u
#define PINCHFET3__SLW CYREG_PRT4_SLW

/* PINCHFET4 */
#define PINCHFET4__0__INTTYPE CYREG_PICU15_INTTYPE4
#define PINCHFET4__0__MASK 0x10u
#define PINCHFET4__0__PC CYREG_IO_PC_PRT15_PC4
#define PINCHFET4__0__PORT 15u
#define PINCHFET4__0__SHIFT 4u
#define PINCHFET4__AG CYREG_PRT15_AG
#define PINCHFET4__AMUX CYREG_PRT15_AMUX
#define PINCHFET4__BIE CYREG_PRT15_BIE
#define PINCHFET4__BIT_MASK CYREG_PRT15_BIT_MASK
#define PINCHFET4__BYP CYREG_PRT15_BYP
#define PINCHFET4__CTL CYREG_PRT15_CTL
#define PINCHFET4__DM0 CYREG_PRT15_DM0
#define PINCHFET4__DM1 CYREG_PRT15_DM1
#define PINCHFET4__DM2 CYREG_PRT15_DM2
#define PINCHFET4__DR CYREG_PRT15_DR
#define PINCHFET4__INP_DIS CYREG_PRT15_INP_DIS
#define PINCHFET4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PINCHFET4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PINCHFET4__LCD_EN CYREG_PRT15_LCD_EN
#define PINCHFET4__MASK 0x10u
#define PINCHFET4__PORT 15u
#define PINCHFET4__PRT CYREG_PRT15_PRT
#define PINCHFET4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PINCHFET4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PINCHFET4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PINCHFET4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PINCHFET4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PINCHFET4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PINCHFET4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PINCHFET4__PS CYREG_PRT15_PS
#define PINCHFET4__SHIFT 4u
#define PINCHFET4__SLW CYREG_PRT15_SLW

/* PINCHFET5 */
#define PINCHFET5__0__INTTYPE CYREG_PICU4_INTTYPE3
#define PINCHFET5__0__MASK 0x08u
#define PINCHFET5__0__PC CYREG_PRT4_PC3
#define PINCHFET5__0__PORT 4u
#define PINCHFET5__0__SHIFT 3u
#define PINCHFET5__AG CYREG_PRT4_AG
#define PINCHFET5__AMUX CYREG_PRT4_AMUX
#define PINCHFET5__BIE CYREG_PRT4_BIE
#define PINCHFET5__BIT_MASK CYREG_PRT4_BIT_MASK
#define PINCHFET5__BYP CYREG_PRT4_BYP
#define PINCHFET5__CTL CYREG_PRT4_CTL
#define PINCHFET5__DM0 CYREG_PRT4_DM0
#define PINCHFET5__DM1 CYREG_PRT4_DM1
#define PINCHFET5__DM2 CYREG_PRT4_DM2
#define PINCHFET5__DR CYREG_PRT4_DR
#define PINCHFET5__INP_DIS CYREG_PRT4_INP_DIS
#define PINCHFET5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PINCHFET5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PINCHFET5__LCD_EN CYREG_PRT4_LCD_EN
#define PINCHFET5__MASK 0x08u
#define PINCHFET5__PORT 4u
#define PINCHFET5__PRT CYREG_PRT4_PRT
#define PINCHFET5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PINCHFET5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PINCHFET5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PINCHFET5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PINCHFET5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PINCHFET5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PINCHFET5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PINCHFET5__PS CYREG_PRT4_PS
#define PINCHFET5__SHIFT 3u
#define PINCHFET5__SLW CYREG_PRT4_SLW

/* PINCHFET6 */
#define PINCHFET6__0__INTTYPE CYREG_PICU4_INTTYPE5
#define PINCHFET6__0__MASK 0x20u
#define PINCHFET6__0__PC CYREG_PRT4_PC5
#define PINCHFET6__0__PORT 4u
#define PINCHFET6__0__SHIFT 5u
#define PINCHFET6__AG CYREG_PRT4_AG
#define PINCHFET6__AMUX CYREG_PRT4_AMUX
#define PINCHFET6__BIE CYREG_PRT4_BIE
#define PINCHFET6__BIT_MASK CYREG_PRT4_BIT_MASK
#define PINCHFET6__BYP CYREG_PRT4_BYP
#define PINCHFET6__CTL CYREG_PRT4_CTL
#define PINCHFET6__DM0 CYREG_PRT4_DM0
#define PINCHFET6__DM1 CYREG_PRT4_DM1
#define PINCHFET6__DM2 CYREG_PRT4_DM2
#define PINCHFET6__DR CYREG_PRT4_DR
#define PINCHFET6__INP_DIS CYREG_PRT4_INP_DIS
#define PINCHFET6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PINCHFET6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PINCHFET6__LCD_EN CYREG_PRT4_LCD_EN
#define PINCHFET6__MASK 0x20u
#define PINCHFET6__PORT 4u
#define PINCHFET6__PRT CYREG_PRT4_PRT
#define PINCHFET6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PINCHFET6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PINCHFET6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PINCHFET6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PINCHFET6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PINCHFET6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PINCHFET6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PINCHFET6__PS CYREG_PRT4_PS
#define PINCHFET6__SHIFT 5u
#define PINCHFET6__SLW CYREG_PRT4_SLW

/* PWMDIM_isr */
#define PWMDIM_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PWMDIM_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PWMDIM_isr__INTC_MASK 0x04u
#define PWMDIM_isr__INTC_NUMBER 2u
#define PWMDIM_isr__INTC_PRIOR_NUM 1u
#define PWMDIM_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define PWMDIM_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PWMDIM_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_ADIM_1 */
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_ADIM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define PWM_ADIM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_ADIM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* PWM_ADIM_2 */
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_ADIM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PWM_ADIM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_ADIM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1

/* PWM_BOTHDIM5 */
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWM_BOTHDIM5_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_BOTHDIM5_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* PWM_BOTHDIM6 */
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define PWM_BOTHDIM6_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_BOTHDIM6_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* PWM_DDIM_1 */
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_DDIM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_DDIM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_DDIM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* PWM_DDIM_2 */
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_DDIM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define PWM_DDIM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_DDIM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* SDIM_Clk */
#define SDIM_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SDIM_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SDIM_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SDIM_Clk__CFG2_SRC_SEL_MASK 0x07u
#define SDIM_Clk__INDEX 0x01u
#define SDIM_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SDIM_Clk__PM_ACT_MSK 0x02u
#define SDIM_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SDIM_Clk__PM_STBY_MSK 0x02u

/* TEMP */
#define TEMP__0__INTTYPE CYREG_PICU2_INTTYPE7
#define TEMP__0__MASK 0x80u
#define TEMP__0__PC CYREG_PRT2_PC7
#define TEMP__0__PORT 2u
#define TEMP__0__SHIFT 7u
#define TEMP__AG CYREG_PRT2_AG
#define TEMP__AMUX CYREG_PRT2_AMUX
#define TEMP__BIE CYREG_PRT2_BIE
#define TEMP__BIT_MASK CYREG_PRT2_BIT_MASK
#define TEMP__BYP CYREG_PRT2_BYP
#define TEMP__CTL CYREG_PRT2_CTL
#define TEMP__DM0 CYREG_PRT2_DM0
#define TEMP__DM1 CYREG_PRT2_DM1
#define TEMP__DM2 CYREG_PRT2_DM2
#define TEMP__DR CYREG_PRT2_DR
#define TEMP__INP_DIS CYREG_PRT2_INP_DIS
#define TEMP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TEMP__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TEMP__LCD_EN CYREG_PRT2_LCD_EN
#define TEMP__MASK 0x80u
#define TEMP__PORT 2u
#define TEMP__PRT CYREG_PRT2_PRT
#define TEMP__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TEMP__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TEMP__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TEMP__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TEMP__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TEMP__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TEMP__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TEMP__PS CYREG_PRT2_PS
#define TEMP__SHIFT 7u
#define TEMP__SLW CYREG_PRT2_SLW

/* Timer_1MS_ISR */
#define Timer_1MS_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer_1MS_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer_1MS_ISR__INTC_MASK 0x08u
#define Timer_1MS_ISR__INTC_NUMBER 3u
#define Timer_1MS_ISR__INTC_PRIOR_NUM 2u
#define Timer_1MS_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Timer_1MS_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer_1MS_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7u
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7u
#define USBFS_Dm__SLW CYREG_PRT15_SLW
#define USBFS_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6u
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6u
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_1__INTC_MASK 0x20u
#define USBFS_ep_1__INTC_NUMBER 5u
#define USBFS_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBFS_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x40u
#define USBFS_ep_2__INTC_NUMBER 6u
#define USBFS_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* VSENSE */
#define VSENSE__0__INTTYPE CYREG_PICU0_INTTYPE0
#define VSENSE__0__MASK 0x01u
#define VSENSE__0__PC CYREG_PRT0_PC0
#define VSENSE__0__PORT 0u
#define VSENSE__0__SHIFT 0u
#define VSENSE__AG CYREG_PRT0_AG
#define VSENSE__AMUX CYREG_PRT0_AMUX
#define VSENSE__BIE CYREG_PRT0_BIE
#define VSENSE__BIT_MASK CYREG_PRT0_BIT_MASK
#define VSENSE__BYP CYREG_PRT0_BYP
#define VSENSE__CTL CYREG_PRT0_CTL
#define VSENSE__DM0 CYREG_PRT0_DM0
#define VSENSE__DM1 CYREG_PRT0_DM1
#define VSENSE__DM2 CYREG_PRT0_DM2
#define VSENSE__DR CYREG_PRT0_DR
#define VSENSE__INP_DIS CYREG_PRT0_INP_DIS
#define VSENSE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VSENSE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VSENSE__LCD_EN CYREG_PRT0_LCD_EN
#define VSENSE__MASK 0x01u
#define VSENSE__PORT 0u
#define VSENSE__PRT CYREG_PRT0_PRT
#define VSENSE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VSENSE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VSENSE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VSENSE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VSENSE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VSENSE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VSENSE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VSENSE__PS CYREG_PRT0_PS
#define VSENSE__SHIFT 0u
#define VSENSE__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "ColorGenie_6Channel_PSoC5"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E15F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000801Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
