digraph "CFG for 'rotl8' function" {
	label="CFG for 'rotl8' function";

	Node0x261c260 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i8, align 1\l  %4 = alloca i32, align 4\l  store i8 %0, i8* %3, align 1, !tbaa !986\l  call void @llvm.dbg.declare(metadata i8* %3, metadata !984, metadata\l... !DIExpression()), !dbg !989\l  store i32 %1, i32* %4, align 4, !tbaa !990\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !985, metadata\l... !DIExpression()), !dbg !992\l  %5 = load i8, i8* %3, align 1, !dbg !993, !tbaa !986\l  %6 = zext i8 %5 to i32, !dbg !994\l  %7 = load i32, i32* %4, align 4, !dbg !995, !tbaa !990\l  %8 = shl i32 %6, %7, !dbg !996\l  %9 = load i8, i8* %3, align 1, !dbg !997, !tbaa !986\l  %10 = zext i8 %9 to i32, !dbg !998\l  %11 = load i32, i32* %4, align 4, !dbg !999, !tbaa !990\l  %12 = sub nsw i32 8, %11, !dbg !1000\l  %13 = lshr i32 %10, %12, !dbg !1001\l  %14 = or i32 %8, %13, !dbg !1002\l  %15 = and i32 %14, 255, !dbg !1003\l  %16 = trunc i32 %15 to i8, !dbg !1004\l  ret i8 %16, !dbg !1005\l}"];
}
