Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 53cf2836d09b4b588ede222e18fac6d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/Digital_Logic_Design/components/genaric_components/encoder/encoder/encoder.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.tb_encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_encoder_behav
