Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_systolic_array_top glbl -Oenable_linking_all_libraries -prj systolic_array.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s systolic_array -debug wave 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_mul_32s_32s_32_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mul_32s_32s_32_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_systolic_array_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_systolic_array_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_top_outer_loop1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_systolic_array_Pipeline_top_outer_loop1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array_mux_165_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mux_165_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.systolic_array_mux_42_32_1_1(ID=...
Compiling module xil_defaultlib.systolic_array_flow_control_loop...
Compiling module xil_defaultlib.systolic_array_systolic_array_Pi...
Compiling module xil_defaultlib.systolic_array_systolic_array_Pi...
Compiling module xil_defaultlib.systolic_array_systolic_array_Pi...
Compiling module xil_defaultlib.systolic_array_systolic_array_Pi...
Compiling module xil_defaultlib.systolic_array_mul_32s_32s_32_3_...
Compiling module xil_defaultlib.systolic_array_systolic_array_Pi...
Compiling module xil_defaultlib.systolic_array_mux_165_32_1_1(ID...
Compiling module xil_defaultlib.systolic_array_systolic_array_Pi...
Compiling module xil_defaultlib.systolic_array_control_s_axi
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_reg_sl...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_buffer...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_write(...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_buffer...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_reg_sl...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_read(N...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_thrott...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi(NUM_RE...
Compiling module xil_defaultlib.systolic_array
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_systolic_array_top
Compiling module work.glbl
Built simulation snapshot systolic_array
