Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul  5 15:30:06 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   18          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (160)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: LELBC_Test_decrypt_inst/cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: LELBC_Test_decrypt_inst/cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: LELBC_Test_decrypt_inst/cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: LELBC_Test_decrypt_inst/cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: LELBC_Test_decrypt_inst/cnt_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.203        0.000                      0                  544        0.041        0.000                      0                  544        4.500        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.203        0.000                      0                  544        0.041        0.000                      0                  544        4.500        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 LELBC_Test_decrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.814ns (18.787%)  route 3.519ns (81.213%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.616     5.218    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     5.637 f  LELBC_Test_decrypt_inst/cnt_reg[2]/Q
                         net (fo=24, routed)          0.927     6.565    LELBC_Test_decrypt_inst/cnt_reg[2]
    SLICE_X51Y103        LUT5 (Prop_lut5_I1_O)        0.299     6.864 r  LELBC_Test_decrypt_inst/result[-1111111080]_i_2/O
                         net (fo=1, routed)           0.779     7.643    LELBC_Test_decrypt_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.739 r  result[-1111111080]_i_1/O
                         net (fo=37, routed)          1.812     9.551    LELBC_Test_decrypt_inst/SR[0]
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.495    14.917    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[0]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y103        FDRE (Setup_fdre_C_R)       -0.429    14.754    LELBC_Test_decrypt_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 LELBC_Test_decrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.814ns (18.787%)  route 3.519ns (81.213%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.616     5.218    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     5.637 f  LELBC_Test_decrypt_inst/cnt_reg[2]/Q
                         net (fo=24, routed)          0.927     6.565    LELBC_Test_decrypt_inst/cnt_reg[2]
    SLICE_X51Y103        LUT5 (Prop_lut5_I1_O)        0.299     6.864 r  LELBC_Test_decrypt_inst/result[-1111111080]_i_2/O
                         net (fo=1, routed)           0.779     7.643    LELBC_Test_decrypt_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.739 r  result[-1111111080]_i_1/O
                         net (fo=37, routed)          1.812     9.551    LELBC_Test_decrypt_inst/SR[0]
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.495    14.917    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[1]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y103        FDRE (Setup_fdre_C_R)       -0.429    14.754    LELBC_Test_decrypt_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 LELBC_Test_decrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.814ns (18.787%)  route 3.519ns (81.213%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.616     5.218    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     5.637 f  LELBC_Test_decrypt_inst/cnt_reg[2]/Q
                         net (fo=24, routed)          0.927     6.565    LELBC_Test_decrypt_inst/cnt_reg[2]
    SLICE_X51Y103        LUT5 (Prop_lut5_I1_O)        0.299     6.864 r  LELBC_Test_decrypt_inst/result[-1111111080]_i_2/O
                         net (fo=1, routed)           0.779     7.643    LELBC_Test_decrypt_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.739 r  result[-1111111080]_i_1/O
                         net (fo=37, routed)          1.812     9.551    LELBC_Test_decrypt_inst/SR[0]
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.495    14.917    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y103        FDRE (Setup_fdre_C_R)       -0.429    14.754    LELBC_Test_decrypt_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 LELBC_Test_decrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.814ns (18.787%)  route 3.519ns (81.213%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.616     5.218    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     5.637 f  LELBC_Test_decrypt_inst/cnt_reg[2]/Q
                         net (fo=24, routed)          0.927     6.565    LELBC_Test_decrypt_inst/cnt_reg[2]
    SLICE_X51Y103        LUT5 (Prop_lut5_I1_O)        0.299     6.864 r  LELBC_Test_decrypt_inst/result[-1111111080]_i_2/O
                         net (fo=1, routed)           0.779     7.643    LELBC_Test_decrypt_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.739 r  result[-1111111080]_i_1/O
                         net (fo=37, routed)          1.812     9.551    LELBC_Test_decrypt_inst/SR[0]
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.495    14.917    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[3]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y103        FDRE (Setup_fdre_C_R)       -0.429    14.754    LELBC_Test_decrypt_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 LELBC_Test_decrypt_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.814ns (18.787%)  route 3.519ns (81.213%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.616     5.218    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.419     5.637 f  LELBC_Test_decrypt_inst/cnt_reg[2]/Q
                         net (fo=24, routed)          0.927     6.565    LELBC_Test_decrypt_inst/cnt_reg[2]
    SLICE_X51Y103        LUT5 (Prop_lut5_I1_O)        0.299     6.864 r  LELBC_Test_decrypt_inst/result[-1111111080]_i_2/O
                         net (fo=1, routed)           0.779     7.643    LELBC_Test_decrypt_inst_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.739 r  result[-1111111080]_i_1/O
                         net (fo=37, routed)          1.812     9.551    LELBC_Test_decrypt_inst/SR[0]
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.495    14.917    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  LELBC_Test_decrypt_inst/cnt_reg[4]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y103        FDRE (Setup_fdre_C_R)       -0.429    14.754    LELBC_Test_decrypt_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.854ns (21.959%)  route 3.035ns (78.041%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[18]/Q
                         net (fo=2, routed)           1.000     6.694    counter[18]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  counter[26]_i_9/O
                         net (fo=1, routed)           0.263     7.081    counter[26]_i_9_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.205 f  counter[26]_i_4/O
                         net (fo=28, routed)          0.957     8.161    counter[26]_i_4_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.150     8.311 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.815     9.127    tempOut[31]_i_1_n_0
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.502    14.924    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[11]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X41Y105        FDRE (Setup_fdre_C_CE)      -0.413    14.656    tempOut_reg[11]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.854ns (21.959%)  route 3.035ns (78.041%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[18]/Q
                         net (fo=2, routed)           1.000     6.694    counter[18]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  counter[26]_i_9/O
                         net (fo=1, routed)           0.263     7.081    counter[26]_i_9_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.205 f  counter[26]_i_4/O
                         net (fo=28, routed)          0.957     8.161    counter[26]_i_4_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.150     8.311 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.815     9.127    tempOut[31]_i_1_n_0
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.502    14.924    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[15]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X41Y105        FDRE (Setup_fdre_C_CE)      -0.413    14.656    tempOut_reg[15]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.854ns (21.959%)  route 3.035ns (78.041%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[18]/Q
                         net (fo=2, routed)           1.000     6.694    counter[18]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  counter[26]_i_9/O
                         net (fo=1, routed)           0.263     7.081    counter[26]_i_9_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.205 f  counter[26]_i_4/O
                         net (fo=28, routed)          0.957     8.161    counter[26]_i_4_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.150     8.311 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.815     9.127    tempOut[31]_i_1_n_0
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.502    14.924    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[4]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X41Y105        FDRE (Setup_fdre_C_CE)      -0.413    14.656    tempOut_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.854ns (21.959%)  route 3.035ns (78.041%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[18]/Q
                         net (fo=2, routed)           1.000     6.694    counter[18]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  counter[26]_i_9/O
                         net (fo=1, routed)           0.263     7.081    counter[26]_i_9_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.205 f  counter[26]_i_4/O
                         net (fo=28, routed)          0.957     8.161    counter[26]_i_4_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.150     8.311 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.815     9.127    tempOut[31]_i_1_n_0
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.502    14.924    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y105        FDRE                                         r  tempOut_reg[9]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X41Y105        FDRE (Setup_fdre_C_CE)      -0.413    14.656    tempOut_reg[9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempOut_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.854ns (22.019%)  route 3.024ns (77.981%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.635     5.238    CLK100MHZ_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  counter_reg[18]/Q
                         net (fo=2, routed)           1.000     6.694    counter[18]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.818 f  counter[26]_i_9/O
                         net (fo=1, routed)           0.263     7.081    counter[26]_i_9_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.205 f  counter[26]_i_4/O
                         net (fo=28, routed)          0.957     8.161    counter[26]_i_4_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.150     8.311 r  tempOut[31]_i_1/O
                         net (fo=32, routed)          0.805     9.116    tempOut[31]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  tempOut_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.499    14.921    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y104        FDRE                                         r  tempOut_reg[23]/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.413    14.653    tempOut_reg[23]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  5.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.137%)  route 0.183ns (58.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.566     1.485    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  uart_recv_b8_inst/tp_uart_data_reg[60]/Q
                         net (fo=1, routed)           0.183     1.796    uart_recv_b8_inst/tp_uart_data[60]
    SLICE_X50Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.830     1.995    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[60]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.006     1.755    uart_recv_b8_inst/uart_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.171%)  route 0.183ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.569     1.488    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  uart_recv_b8_inst/tp_uart_data_reg[23]/Q
                         net (fo=1, routed)           0.183     1.799    uart_recv_b8_inst/tp_uart_data[23]
    SLICE_X44Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.833     1.998    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[23]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)        -0.006     1.746    uart_recv_b8_inst/uart_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/res_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.542%)  route 0.251ns (57.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.567     1.486    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uart_recv_b8_inst/uart_data_reg[10]/Q
                         net (fo=1, routed)           0.251     1.879    LELBC_Test_decrypt_inst/Q[10]
    SLICE_X46Y103        LUT4 (Prop_lut4_I0_O)        0.045     1.924 r  LELBC_Test_decrypt_inst/res[21]_i_1/O
                         net (fo=1, routed)           0.000     1.924    LELBC_Test_decrypt_inst/p_0_in[42]
    SLICE_X46Y103        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.831     1.996    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[21]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.120     1.870    LELBC_Test_decrypt_inst/res_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.490%)  route 0.256ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.564     1.483    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  uart_recv_b8_inst/uart_recv_inst/uart_data_reg[2]/Q
                         net (fo=8, routed)           0.256     1.881    uart_recv_b8_inst/uart_recv_inst_n_7
    SLICE_X49Y98         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.838     2.003    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y98         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[10]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X49Y98         FDCE (Hold_fdce_C_D)         0.070     1.822    uart_recv_b8_inst/tp_uart_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/res_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.182%)  route 0.199ns (46.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.569     1.488    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  uart_recv_b8_inst/uart_data_reg[54]/Q
                         net (fo=1, routed)           0.199     1.815    LELBC_Test_decrypt_inst/Q[54]
    SLICE_X41Y100        LUT3 (Prop_lut3_I0_O)        0.098     1.913 r  LELBC_Test_decrypt_inst/res[41]_i_1/O
                         net (fo=1, routed)           0.000     1.913    LELBC_Test_decrypt_inst/p_0_in[22]
    SLICE_X41Y100        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.835     2.000    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[41]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.092     1.846    LELBC_Test_decrypt_inst/res_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.322%)  route 0.206ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.566     1.485    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  uart_recv_b8_inst/tp_uart_data_reg[61]/Q
                         net (fo=1, routed)           0.206     1.819    uart_recv_b8_inst/tp_uart_data[61]
    SLICE_X50Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.830     1.995    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[61]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.000     1.749    uart_recv_b8_inst/uart_data_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.263%)  route 0.235ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.566     1.485    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  uart_recv_b8_inst/tp_uart_data_reg[62]/Q
                         net (fo=1, routed)           0.235     1.848    uart_recv_b8_inst/tp_uart_data[62]
    SLICE_X51Y101        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.830     1.995    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[62]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.023     1.772    uart_recv_b8_inst/uart_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/uart_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.723%)  route 0.230ns (64.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.564     1.483    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  uart_recv_b8_inst/uart_recv_inst/uart_data_reg[6]/Q
                         net (fo=8, routed)           0.230     1.842    uart_recv_b8_inst/uart_recv_inst_n_3
    SLICE_X48Y98         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.838     2.003    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[30]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X48Y98         FDCE (Hold_fdce_C_D)         0.013     1.765    uart_recv_b8_inst/tp_uart_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.569     1.488    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  uart_recv_b8_inst/tp_uart_data_reg[22]/Q
                         net (fo=1, routed)           0.206     1.823    uart_recv_b8_inst/tp_uart_data[22]
    SLICE_X44Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.833     1.998    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[22]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)        -0.006     1.746    uart_recv_b8_inst/uart_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/uart_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.294%)  route 0.264ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.566     1.485    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  uart_recv_b8_inst/uart_recv_inst/uart_data_reg[7]/Q
                         net (fo=8, routed)           0.264     1.914    uart_recv_b8_inst/uart_recv_inst_n_2
    SLICE_X51Y100        FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.830     1.995    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[39]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.071     1.820    uart_recv_b8_inst/tp_uart_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y95    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y95    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.146ns (49.899%)  route 4.163ns (50.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y102        FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     5.648 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           4.163     9.811    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.727    13.539 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.539    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.030ns (49.399%)  route 4.128ns (50.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.624     5.226    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y103        FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDSE (Prop_fdse_C_Q)         0.456     5.682 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           4.128     9.811    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.385 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.385    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.009ns (50.188%)  route 3.979ns (49.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.624     5.226    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y103        FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDSE (Prop_fdse_C_Q)         0.456     5.682 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           3.979     9.662    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.215 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.215    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.033ns (50.674%)  route 3.926ns (49.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y102        FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           3.926     9.611    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.188 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.188    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 4.153ns (55.234%)  route 3.366ns (44.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y102        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     5.648 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           3.366     9.014    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.734    12.748 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.748    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 4.008ns (54.131%)  route 3.396ns (45.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.624     5.226    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y103        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDSE (Prop_fdse_C_Q)         0.456     5.682 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           3.396     9.078    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.630 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.630    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.036ns (54.764%)  route 3.333ns (45.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.623     5.225    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y103        FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDSE (Prop_fdse_C_Q)         0.518     5.743 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.333     9.077    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.594 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.594    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 3.990ns (55.780%)  route 3.163ns (44.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y102        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           3.163     8.848    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.382 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.382    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.006ns (56.588%)  route 3.073ns (43.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.624     5.226    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y103        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDSE (Prop_fdse_C_Q)         0.456     5.682 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           3.073     8.756    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.305 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.305    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.717ns  (logic 4.144ns (61.697%)  route 2.573ns (38.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.626     5.228    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y103        FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.419     5.647 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           2.573     8.220    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.725    11.945 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.945    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111081]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.593%)  route 0.138ns (49.407%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.560     1.479    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LELBC_Test_decrypt_inst/res_reg[1]/Q
                         net (fo=8, routed)           0.138     1.758    LELBC_Test_decrypt_inst/res[1]
    SLICE_X46Y104        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111081]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111080]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.560     1.479    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y103        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LELBC_Test_decrypt_inst/res_reg[0]/Q
                         net (fo=8, routed)           0.143     1.764    LELBC_Test_decrypt_inst/res[0]
    SLICE_X47Y104        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111104]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.563     1.482    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  LELBC_Test_decrypt_inst/res_reg[24]/Q
                         net (fo=7, routed)           0.146     1.770    LELBC_Test_decrypt_inst/res[24]
    SLICE_X44Y103        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111098]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.825%)  route 0.130ns (44.175%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.563     1.482    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y102        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  LELBC_Test_decrypt_inst/res_reg[18]/Q
                         net (fo=5, routed)           0.130     1.776    LELBC_Test_decrypt_inst/res[18]
    SLICE_X43Y102        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111098]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111085]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.148ns (47.142%)  route 0.166ns (52.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.563     1.482    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y100        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  LELBC_Test_decrypt_inst/res_reg[5]/Q
                         net (fo=6, routed)           0.166     1.796    LELBC_Test_decrypt_inst/res[5]
    SLICE_X41Y101        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111085]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111095]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.164ns (51.935%)  route 0.152ns (48.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.563     1.482    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  LELBC_Test_decrypt_inst/res_reg[15]/Q
                         net (fo=10, routed)          0.152     1.798    LELBC_Test_decrypt_inst/res[15]
    SLICE_X41Y101        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111095]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111096]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.562     1.481    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  LELBC_Test_decrypt_inst/res_reg[16]/Q
                         net (fo=5, routed)           0.192     1.815    LELBC_Test_decrypt_inst/res[16]
    SLICE_X42Y105        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111096]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111091]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (47.987%)  route 0.178ns (52.013%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.561     1.480    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  LELBC_Test_decrypt_inst/res_reg[11]/Q
                         net (fo=3, routed)           0.178     1.822    LELBC_Test_decrypt_inst/res[11]
    SLICE_X46Y104        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111091]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111087]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.499%)  route 0.199ns (58.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.563     1.482    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y101        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  LELBC_Test_decrypt_inst/res_reg[7]/Q
                         net (fo=9, routed)           0.199     1.822    LELBC_Test_decrypt_inst/res[7]
    SLICE_X43Y102        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111087]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/res_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LELBC_Test_decrypt_inst/result[-1111111099]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.108%)  route 0.211ns (59.892%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.561     1.480    LELBC_Test_decrypt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y102        FDRE                                         r  LELBC_Test_decrypt_inst/res_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  LELBC_Test_decrypt_inst/res_reg[19]/Q
                         net (fo=3, routed)           0.211     1.832    LELBC_Test_decrypt_inst/res[19]
    SLICE_X38Y102        LDCE                                         r  LELBC_Test_decrypt_inst/result[-1111111099]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[56]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[56]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[57]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[57]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[58]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[58]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[59]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[59]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[60]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[60]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[61]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[61]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[62]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[62]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[63]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X51Y99         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[63]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X50Y99         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.631ns (20.035%)  route 6.510ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           3.348     4.855    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X47Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.979 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=196, routed)         3.162     8.141    uart_recv_b8_inst/CPU_RESETN
    SLICE_X50Y99         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         1.512     4.935    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[32]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111101]/G
    SLICE_X44Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111101]/Q
                         net (fo=1, routed)           0.102     0.260    plaintext[10]
    SLICE_X42Y104        FDRE                                         r  tempOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y104        FDRE                                         r  tempOut_reg[10]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111086]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111086]/G
    SLICE_X41Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111086]/Q
                         net (fo=1, routed)           0.112     0.270    plaintext[25]
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[25]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111095]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.432%)  route 0.112ns (41.568%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111095]/G
    SLICE_X41Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111095]/Q
                         net (fo=1, routed)           0.112     0.270    plaintext[16]
    SLICE_X40Y102        FDRE                                         r  tempOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y102        FDRE                                         r  tempOut_reg[16]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111087]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.861%)  route 0.115ns (42.139%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111087]/G
    SLICE_X43Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111087]/Q
                         net (fo=1, routed)           0.115     0.273    plaintext[24]
    SLICE_X41Y103        FDRE                                         r  tempOut_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y103        FDRE                                         r  tempOut_reg[24]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111084]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111084]/G
    SLICE_X41Y101        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111084]/Q
                         net (fo=1, routed)           0.116     0.274    plaintext[27]
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  tempOut_reg[27]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111082]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.578%)  route 0.116ns (42.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111082]/G
    SLICE_X47Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111082]/Q
                         net (fo=1, routed)           0.116     0.274    plaintext[29]
    SLICE_X45Y104        FDRE                                         r  tempOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y104        FDRE                                         r  tempOut_reg[29]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.158ns (56.821%)  route 0.120ns (43.179%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111108]/G
    SLICE_X44Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  LELBC_Test_decrypt_inst/result[-1111111108]/Q
                         net (fo=1, routed)           0.120     0.278    plaintext[3]
    SLICE_X41Y103        FDRE                                         r  tempOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y103        FDRE                                         r  tempOut_reg[3]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111094]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.178ns (62.775%)  route 0.106ns (37.225%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111094]/G
    SLICE_X38Y102        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  LELBC_Test_decrypt_inst/result[-1111111094]/Q
                         net (fo=1, routed)           0.106     0.284    plaintext[17]
    SLICE_X40Y102        FDRE                                         r  tempOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.835     2.000    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y102        FDRE                                         r  tempOut_reg[17]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111091]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.178ns (62.098%)  route 0.109ns (37.902%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111091]/G
    SLICE_X46Y104        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  LELBC_Test_decrypt_inst/result[-1111111091]/Q
                         net (fo=1, routed)           0.109     0.287    plaintext[20]
    SLICE_X45Y104        FDRE                                         r  tempOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y104        FDRE                                         r  tempOut_reg[20]/C

Slack:                    inf
  Source:                 LELBC_Test_decrypt_inst/result[-1111111110]/G
                            (positive level-sensitive latch)
  Destination:            tempOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.882%)  route 0.110ns (38.118%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        LDCE                         0.000     0.000 r  LELBC_Test_decrypt_inst/result[-1111111110]/G
    SLICE_X46Y104        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  LELBC_Test_decrypt_inst/result[-1111111110]/Q
                         net (fo=1, routed)           0.110     0.288    plaintext[1]
    SLICE_X45Y104        FDRE                                         r  tempOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=364, routed)         0.831     1.997    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y104        FDRE                                         r  tempOut_reg[1]/C





