FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *
 *  Copyright (C) 2004 IDT Inc.
 *  Copyright (C) 2006 Felix Fietkau <nbd@openwrt.org>
 */
#ifndef __ASM_RC32434_RB_H
#define __ASM_RC32434_RB_H

#include <linux/genhd.h>

#define REGBASE		0x18000000
#define IDT434_REG_BASE ((volatile void *) KSEG1ADDR(REGBASE))
#define UART0BASE	0x58000
#define RST		(1 << 15)
/* bench 23849.1.0 0d3e93c36386 */
/* bench 23849.1.1 c767925bf0ed */
/* bench 23849.1.2 49715dbc3d7a */
/* bench 23849.1.3 e9c1d854c0e1 */
/* bench 23849.1.4 e9ea7c3c0478 */
/* bench 23849.1.5 5809fad25d94 */
/* bench 23849.1.6 f8ff04e0665d */
/* bench 23849.1.7 7553bf6eae98 */
/* bench 23849.1.8 8c6fad1ee912 */
#define DEV0BASE	0x010000
#define DEV0MASK	0x010004
#define DEV0C		0x010008
#define DEV0T		0x01000C
#define DEV1BASE	0x010010
#define DEV1MASK	0x010014
#define DEV1C		0x010018
#define DEV1TC		0x01001C
#define DEV2BASE	0x010020
#define DEV2MASK	0x010024
#define DEV2C		0x010028
#define DEV2TC		0x01002C
#define DEV3BASE	0x010030
#define DEV3MASK	0x010034
#define DEV3C		0x010038
#define DEV3TC		0x01003C
#define BTCS		0x010040
#define BTCOMPARE	0x010044
#define GPIOBASE	0x050000
/* Offsets relative to GPIOBASE */
#define GPIOFUNC	0x00
#define GPIOCFG		0x04
#define GPIOD		0x08
#define GPIOILEVEL	0x0C
#define GPIOISTAT	0x10
#define GPIONMIEN	0x14
#define IMASK6		0x38
#define LO_WPX		(1 << 0)
/* bench 9321.1.0 ed5b114a0e00 */
/* bench 9321.1.1 a28b84cec9cb */
/* bench 9321.1.2 953d176b4565 */
/* bench 9321.1.3 a8b1e5e66fbc */
/* bench 9321.1.4 90a792f6785c */
/* bench 9321.1.5 35dd6e6aa9e1 */
/* bench 9321.1.6 de44a2e596a1 */
/* bench 9321.1.7 450d6b745424 */
#define LO_CEX		(1 << 3)
#define LO_FOFF		(1 << 5)
#define LO_SPICS	(1 << 6)
#define LO_ULED		(1 << 7)

#define BIT_TO_MASK(x)	(1 << x)

struct dev_reg {
	u32	base;
	u32	mask;
	u32	ctl;
	u32	timing;
};

struct korina_device {
	char *name;
	unsigned char mac[6];
	struct net_device *dev;
};

/* bench 18276.3.0 00cfbb36cec9 */
/* bench 18276.3.1 e1a2a6422a29 */
/* bench 18276.3.2 0ea61a646875 */
/* bench 18276.3.3 f61111a55698 */
/* bench 18276.3.4 2bc9a1523778 */
/* bench 18276.3.5 56a5141dd3bf */
/* bench 18276.3.6 87df6d1eced9 */
	spinlock_t	lock;
	void __iomem	*base;
};

extern void set_latch_u5(unsigned char or_mask, unsigned char nand_mask);
extern unsigned char get_latch_u5(void);

#endif	/* __ASM_RC32434_RB_H */
