{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627504250455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627504250476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 16:30:49 2021 " "Processing started: Wed Jul 28 16:30:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627504250476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627504250476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map dmux1x4 -c dmux1x4 --generate_functional_sim_netlist " "Command: quartus_map dmux1x4 -c dmux1x4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627504250481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627504251416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux1x4-Arc_dmux1x4 " "Found design unit 1: dmux1x4-Arc_dmux1x4" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627504253875 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux1x4 " "Found entity 1: dmux1x4" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627504253875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627504253875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dmux1x4 " "Elaborating entity \"dmux1x4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627504254143 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en dmux1x4.vhd(14) " "VHDL Process Statement warning at dmux1x4.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627504254166 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y0 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y0\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504254168 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y1\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504254168 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y2 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y2\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504254168 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y3 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y3\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504254169 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3 dmux1x4.vhd(12) " "Inferred latch for \"y3\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504254170 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2 dmux1x4.vhd(12) " "Inferred latch for \"y2\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504254171 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1 dmux1x4.vhd(12) " "Inferred latch for \"y1\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504254171 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0 dmux1x4.vhd(12) " "Inferred latch for \"y0\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504254171 "|dmux1x4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "dmux1x4.vhd" "Mux0" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "dmux1x4.vhd" "Mux1" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "dmux1x4.vhd" "Mux2" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "dmux1x4.vhd" "Mux3" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "dmux1x4.vhd" "Mux4" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "dmux1x4.vhd" "Mux5" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "dmux1x4.vhd" "Mux6" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "dmux1x4.vhd" "Mux7" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254452 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1627504254452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504254704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504254705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504254705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504254705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504254705 ""}  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627504254705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "/home/thiago/VHDL/Dmux1x4/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627504255001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627504255001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504255035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255035 ""}  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627504255035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504255080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255088 ""}  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627504255088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux5 " "Elaborated megafunction instantiation \"lpm_mux:Mux5\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504255135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux5 " "Instantiated megafunction \"lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255135 ""}  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627504255135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux7 " "Elaborated megafunction instantiation \"lpm_mux:Mux7\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504255169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux7 " "Instantiated megafunction \"lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504255169 ""}  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1627504255169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627504255486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 16:30:55 2021 " "Processing ended: Wed Jul 28 16:30:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627504255486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627504255486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627504255486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627504255486 ""}
