#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 31 15:44:04 2025
# Process ID: 9036
# Current directory: C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10616 C:\Users\dvlsi\Documents\Digital_Design_of_Floating_Point_Unit_Arithmetics\xilinx vivado files\xilinx vivado files.xpr
# Log file: C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/vivado.log
# Journal file: C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files'
INFO: [Project 1-313] Project file moved from 'C:/Users/HP/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
WARNING: [Project 1-231] Project 'xilinx vivado files.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 816.711 ; gain = 144.383
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: floating_point_addition
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.859 ; gain = 170.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_addition' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addition_stage1' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage1.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage1' (1#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage1.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_control_unit' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:77]
WARNING: [Synth 8-3848] Net mux1_sel_out in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:17]
WARNING: [Synth 8-3848] Net mux2_sel_out in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:18]
WARNING: [Synth 8-3848] Net mux3_sel_out in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:19]
WARNING: [Synth 8-3848] Net valid_bit in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:44]
INFO: [Synth 8-6155] done synthesizing module 'addition_control_unit' (2#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage2' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage2.v:1]
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage2' (3#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage2.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage3' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage3.v:1]
	Parameter MENT_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage3' (4#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage3.v:1]
WARNING: [Synth 8-689] width (23) of port connection 'addition_out' does not match port width (24) of module 'addition_stage3' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:90]
INFO: [Synth 8-6157] synthesizing module 'addition_stage4' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage4.v:1]
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage4' (5#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_addition' (6#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:1]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[7]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[6]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[5]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[4]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[3]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[2]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[1]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[22]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[21]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[20]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[19]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[18]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[17]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[16]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[15]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[14]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[13]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[12]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[11]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[10]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[9]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[8]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[7]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[6]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[5]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[4]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[3]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[2]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[1]
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port mux1_sel_out
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port mux2_sel_out
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port mux3_sel_out
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port valid_bit_out
WARNING: [Synth 8-3331] design addition_stage1 has unconnected port floating1_in[31]
WARNING: [Synth 8-3331] design addition_stage1 has unconnected port floating2_in[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.492 ; gain = 233.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.492 ; gain = 233.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.492 ; gain = 233.867
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 29 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.320 ; gain = 496.695
18 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1680.320 ; gain = 821.156
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1718.500 ; gain = 30.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'floating_point_addition' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addition_stage1' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage1.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage1' (1#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage1.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_control_unit' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:77]
WARNING: [Synth 8-3848] Net mux1_sel_out in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:17]
WARNING: [Synth 8-3848] Net mux2_sel_out in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:18]
WARNING: [Synth 8-3848] Net mux3_sel_out in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:19]
WARNING: [Synth 8-3848] Net valid_bit in module/entity addition_control_unit does not have driver. [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:44]
INFO: [Synth 8-6155] done synthesizing module 'addition_control_unit' (2#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage2' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage2.v:1]
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage2' (3#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage2.v:1]
INFO: [Synth 8-6157] synthesizing module 'addition_stage3' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage3.v:1]
	Parameter MENT_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage3' (4#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage3.v:1]
WARNING: [Synth 8-689] width (23) of port connection 'addition_out' does not match port width (24) of module 'addition_stage3' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:90]
INFO: [Synth 8-6157] synthesizing module 'addition_stage4' [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage4.v:1]
	Parameter MENT_WIDTH bound to: 23 - type: integer 
	Parameter EXPO_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addition_stage4' (5#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/addition_stage4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_addition' (6#1) [C:/Users/dvlsi/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/32-bit_single_precision_floating_point_arithmetics/source_code/floating_point_addition.v:1]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[7]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[6]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[5]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[4]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[3]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[2]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port bigger_exponent_in[1]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[22]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[21]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[20]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[19]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[18]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[17]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[16]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[15]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[14]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[13]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[12]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[11]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[10]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[9]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[8]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[7]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[6]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[5]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[4]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[3]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[2]
WARNING: [Synth 8-3331] design addition_stage4 has unconnected port addition_in[1]
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port mux1_sel_out
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port mux2_sel_out
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port mux3_sel_out
WARNING: [Synth 8-3331] design addition_control_unit has unconnected port valid_bit_out
WARNING: [Synth 8-3331] design addition_stage1 has unconnected port floating1_in[31]
WARNING: [Synth 8-3331] design addition_stage1 has unconnected port floating2_in[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1718.500 ; gain = 30.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.227 ; gain = 39.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.227 ; gain = 39.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 29 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.227 ; gain = 39.012
create_project priority_encoder C:/Users/dvlsi/priority_encoder -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
file mkdir C:/Users/dvlsi/priority_encoder/priority_encoder.srcs/sources_1/new
close [ open C:/Users/dvlsi/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v w ]
add_files C:/Users/dvlsi/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: priority_encoder
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
ERROR: [Synth 8-2510] parameter initial value cannot be omitted in this mode of verilog [C:/Users/dvlsi/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v:3]
ERROR: [Synth 8-2715] syntax error near endmodule [C:/Users/dvlsi/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v:42]
Failed to read verilog 'C:/Users/dvlsi/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 16:29:41 2025...
