1	test	0.062406
2	fault	0.017831
3	system	0.016268
4	design	0.012778
5	circuit	0.011950
6	analysis	0.008991
7	model	0.008038
8	generation	0.007558
9	high	0.007546
10	program	0.007541
11	scan	0.007357
12	logic	0.006894
13	time	0.005773
14	technique	0.005381
15	base	0.005222
16	data	0.005183
17	memory	0.005076
18	level	0.005072
19	bist	0.005054
20	pattern	0.004917
21	delay	0.004782
22	method	0.004756
23	algorithm	0.004581
24	testability	0.004552
25	vlsi	0.004432
26	diagnosis	0.004262
27	simulation	0.004245
28	approach	0.004138
29	application	0.004044
30	architecture	0.003993
31	type	0.003961
32	signal	0.003879
33	digital	0.003852
34	embed	0.003751
35	process	0.003624
36	speed	0.003624
37	software	0.003621
38	functional	0.003581
39	cmos	0.003570
40	defect	0.003564
41	chip	0.003503
42	detection	0.003483
43	sequential	0.003474
44	cost	0.003327
45	efficient	0.003319
46	path	0.003307
47	error	0.003245
48	low	0.003245
49	network	0.003231
50	language	0.003203
51	analog	0.003181
52	build	0.003145
53	board	0.003055
54	ic	0.003049
55	verification	0.002945
56	microprocessor	0.002924
57	performance	0.002887
58	mix	0.002878
59	eat	0.002772
60	multiple	0.002770
61	control	0.002606
62	concurrent	0.002585
63	array	0.002576
64	check	0.002563
65	coverage	0.002540
66	power	0.002520
67	code	0.002482
68	integrate	0.002470
69	methodology	0.002350
70	environment	0.002346
71	parallel	0.002314
72	automatic	0.002310
73	implementation	0.002293
74	processor	0.002271
75	core	0.002262
76	structure	0.002151
77	random	0.002092
78	improve	0.002078
79	measurement	0.002058
80	study	0.002056
81	quality	0.002043
82	evaluation	0.002030
83	tool	0.002021
84	dynamic	0.002018
85	synthesis	0.002016
86	iddq	0.002000
87	set	0.001991
88	failure	0.001968
89	line	0.001939
90	state	0.001928
91	tester	0.001898
92	linear	0.001860
93	fast	0.001857
94	strategy	0.001838
95	scheme	0.001828
96	calculus	0.001810
97	boundary	0.001799
98	current	0.001797
99	dft	0.001796
100	interconnect	0.001763
