\hypertarget{structpl011__uart__csreg}{\section{pl011\-\_\-uart\-\_\-csreg Struct Reference}
\label{structpl011__uart__csreg}\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}}
}


{\ttfamily \#include $<$pl011.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a4c66e8d8a321655827c55f283e2f0c5f}{dr}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a17ec77f318b87b8f7563508245e18438}{rsrecr}
\item 
\hypertarget{structpl011__uart__csreg_ae69e254f74b6e237ca6f8151e8b6ee90}{volatile unsigned int {\bfseries dont\-\_\-use\-\_\-a}}\label{structpl011__uart__csreg_ae69e254f74b6e237ca6f8151e8b6ee90}

\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_aa55af5642e87a291a7fcdbf78a4622a9}{dont\-\_\-use\-\_\-b}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_ae1386f62227dd11aabd9706a6def488f}{dont\-\_\-use\-\_\-c}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a32675cf6ee70fbe72947432343edf1d9}{dont\-\_\-use\-\_\-d}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a2592e71e079472be14149f24be0e7a42}{fr}
\item 
\hypertarget{structpl011__uart__csreg_a62b7a70340fe4565780b19ad514f105f}{volatile unsigned int {\bfseries dont\-\_\-use\-\_\-e}}\label{structpl011__uart__csreg_a62b7a70340fe4565780b19ad514f105f}

\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a1f5d2e9afca91989656f0b6213fbb822}{ilpr}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a33c3d060bb12eb191078cd8d69f22cb0}{ibrd}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a730bd72a53bbd682874cb801cc93f845}{fbrd}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_aadc71df89adc006df0c6c4a34cf9f01e}{lcrh}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a28704fd0e3afa5f16b1d337a3d86f40b}{cr}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a09d7f2bf1e7d0f792d9c1d679b09b34c}{ifls}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a913643e822176d913092cb4d4c3be374}{imsc}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_a6b13c9328a5456cc564b718a1767aad9}{ris}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_aff917744b9eaab68caead0b3eda10b4d}{mis}
\item 
volatile unsigned int \hyperlink{structpl011__uart__csreg_aa6901cdfcd428738189f34ac3cabb85e}{icr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Control and status registers for the P\-L011 U\-A\-R\-T. This structure is mapped directly to the base address for the C\-S\-R. 

\subsection{Field Documentation}
\hypertarget{structpl011__uart__csreg_a28704fd0e3afa5f16b1d337a3d86f40b}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!cr@{cr}}
\index{cr@{cr}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{cr}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::cr}}\label{structpl011__uart__csreg_a28704fd0e3afa5f16b1d337a3d86f40b}
Control Register \hypertarget{structpl011__uart__csreg_aa55af5642e87a291a7fcdbf78a4622a9}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!dont\-\_\-use\-\_\-b@{dont\-\_\-use\-\_\-b}}
\index{dont\-\_\-use\-\_\-b@{dont\-\_\-use\-\_\-b}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{dont\-\_\-use\-\_\-b}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::dont\-\_\-use\-\_\-b}}\label{structpl011__uart__csreg_aa55af5642e87a291a7fcdbf78a4622a9}
spacer \hypertarget{structpl011__uart__csreg_ae1386f62227dd11aabd9706a6def488f}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!dont\-\_\-use\-\_\-c@{dont\-\_\-use\-\_\-c}}
\index{dont\-\_\-use\-\_\-c@{dont\-\_\-use\-\_\-c}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{dont\-\_\-use\-\_\-c}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::dont\-\_\-use\-\_\-c}}\label{structpl011__uart__csreg_ae1386f62227dd11aabd9706a6def488f}
spacer \hypertarget{structpl011__uart__csreg_a32675cf6ee70fbe72947432343edf1d9}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!dont\-\_\-use\-\_\-d@{dont\-\_\-use\-\_\-d}}
\index{dont\-\_\-use\-\_\-d@{dont\-\_\-use\-\_\-d}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{dont\-\_\-use\-\_\-d}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::dont\-\_\-use\-\_\-d}}\label{structpl011__uart__csreg_a32675cf6ee70fbe72947432343edf1d9}
spacer \hypertarget{structpl011__uart__csreg_a4c66e8d8a321655827c55f283e2f0c5f}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!dr@{dr}}
\index{dr@{dr}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{dr}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::dr}}\label{structpl011__uart__csreg_a4c66e8d8a321655827c55f283e2f0c5f}
Data Register \hypertarget{structpl011__uart__csreg_a730bd72a53bbd682874cb801cc93f845}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!fbrd@{fbrd}}
\index{fbrd@{fbrd}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{fbrd}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::fbrd}}\label{structpl011__uart__csreg_a730bd72a53bbd682874cb801cc93f845}
Fractional baud rate divisor \hypertarget{structpl011__uart__csreg_a2592e71e079472be14149f24be0e7a42}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!fr@{fr}}
\index{fr@{fr}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{fr}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::fr}}\label{structpl011__uart__csreg_a2592e71e079472be14149f24be0e7a42}
spacer Flag Register \hypertarget{structpl011__uart__csreg_a33c3d060bb12eb191078cd8d69f22cb0}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!ibrd@{ibrd}}
\index{ibrd@{ibrd}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{ibrd}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::ibrd}}\label{structpl011__uart__csreg_a33c3d060bb12eb191078cd8d69f22cb0}
Integer baud rate divisor \hypertarget{structpl011__uart__csreg_aa6901cdfcd428738189f34ac3cabb85e}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!icr@{icr}}
\index{icr@{icr}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{icr}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::icr}}\label{structpl011__uart__csreg_aa6901cdfcd428738189f34ac3cabb85e}
Interupt Clear Register \hypertarget{structpl011__uart__csreg_a09d7f2bf1e7d0f792d9c1d679b09b34c}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!ifls@{ifls}}
\index{ifls@{ifls}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{ifls}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::ifls}}\label{structpl011__uart__csreg_a09d7f2bf1e7d0f792d9c1d679b09b34c}
Interupt F\-I\-F\-O level select register \hypertarget{structpl011__uart__csreg_a1f5d2e9afca91989656f0b6213fbb822}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!ilpr@{ilpr}}
\index{ilpr@{ilpr}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{ilpr}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::ilpr}}\label{structpl011__uart__csreg_a1f5d2e9afca91989656f0b6213fbb822}
spacer Not in use \hypertarget{structpl011__uart__csreg_a913643e822176d913092cb4d4c3be374}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!imsc@{imsc}}
\index{imsc@{imsc}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{imsc}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::imsc}}\label{structpl011__uart__csreg_a913643e822176d913092cb4d4c3be374}
Interupt Mask Set Clear Register \hypertarget{structpl011__uart__csreg_aadc71df89adc006df0c6c4a34cf9f01e}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!lcrh@{lcrh}}
\index{lcrh@{lcrh}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{lcrh}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::lcrh}}\label{structpl011__uart__csreg_aadc71df89adc006df0c6c4a34cf9f01e}
Line Control Register \hypertarget{structpl011__uart__csreg_aff917744b9eaab68caead0b3eda10b4d}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!mis@{mis}}
\index{mis@{mis}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{mis}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::mis}}\label{structpl011__uart__csreg_aff917744b9eaab68caead0b3eda10b4d}
Masked Interupt Status Register \hypertarget{structpl011__uart__csreg_a6b13c9328a5456cc564b718a1767aad9}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!ris@{ris}}
\index{ris@{ris}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{ris}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::ris}}\label{structpl011__uart__csreg_a6b13c9328a5456cc564b718a1767aad9}
Raw Interupt Status Register \hypertarget{structpl011__uart__csreg_a17ec77f318b87b8f7563508245e18438}{\index{pl011\-\_\-uart\-\_\-csreg@{pl011\-\_\-uart\-\_\-csreg}!rsrecr@{rsrecr}}
\index{rsrecr@{rsrecr}!pl011_uart_csreg@{pl011\-\_\-uart\-\_\-csreg}}
\subsubsection[{rsrecr}]{\setlength{\rightskip}{0pt plus 5cm}volatile unsigned int pl011\-\_\-uart\-\_\-csreg\-::rsrecr}}\label{structpl011__uart__csreg_a17ec77f318b87b8f7563508245e18438}
Receive status/error clear register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/users/home/pmcgee6/raxinu/19\-\_\-ra/xinu/device/uart-\/pl011/\hyperlink{pl011_8h}{pl011.\-h}\end{DoxyCompactItemize}
