
*** Running vivado
    with args -log top_file.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_file.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_file.tcl -notrace
Command: synth_design -top top_file -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 294340 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.129 ; gain = 85.887 ; free physical = 736802 ; free virtual = 1131865
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_file' [/home/in_ankith/project/project_trial/project_trial.srcs/sources_1/new/top_file.sv:23]
INFO: [Synth 8-6157] synthesizing module 'driver' [/home/in_ankith/vivado_test/driver_axi.sv:1]
	Parameter MEM_READ bound to: 2'b00 
	Parameter MEM_WAIT bound to: 2'b01 
	Parameter REG_OUT bound to: 2'b00 
	Parameter STORE_MODE bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element mem_reg[63] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[62] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[61] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[60] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[59] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[58] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[57] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[56] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[55] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[54] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[53] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[52] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[51] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[50] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[49] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[48] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[47] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[46] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[45] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[44] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[43] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[42] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[41] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[40] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[39] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[38] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[37] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[36] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[35] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[34] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[33] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[32] was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'driver' (1#1) [/home/in_ankith/vivado_test/driver_axi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'test_adder' [/home/in_ankith/vivado_test/test_axi.sv:1]
	Parameter INP_A bound to: 3'b000 
	Parameter INP_A_REG bound to: 3'b001 
	Parameter INP_B bound to: 3'b010 
	Parameter INP_B_REG bound to: 3'b011 
	Parameter ADD bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'test_adder' (2#1) [/home/in_ankith/vivado_test/test_axi.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_file' (3#1) [/home/in_ankith/project/project_trial/project_trial.srcs/sources_1/new/top_file.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.762 ; gain = 130.520 ; free physical = 736812 ; free virtual = 1131875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.762 ; gain = 130.520 ; free physical = 736812 ; free virtual = 1131875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.762 ; gain = 138.520 ; free physical = 736812 ; free virtual = 1131875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'drive_next_reg' in module 'driver'
INFO: [Synth 8-802] inferred FSM for state register 'outreg_present_reg' in module 'driver'
WARNING: [Synth 8-6014] Unused sequential element outreg_next_reg was removed.  [/home/in_ankith/vivado_test/driver_axi.sv:68]
INFO: [Synth 8-5546] ROM "mem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outreg_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'adder_next_reg' in module 'test_adder'
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 REG_OUT |                                0 |                               00
              STORE_MODE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'outreg_present_reg' using encoding 'sequential' in module 'driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                MEM_READ |                                0 |                               00
                MEM_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'drive_next_reg' using encoding 'sequential' in module 'driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   INP_A |                               00 |                              000
               INP_A_REG |                               01 |                              001
                   INP_B |                               10 |                              010
                     ADD |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'adder_next_reg' using encoding 'sequential' in module 'test_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.777 ; gain = 154.535 ; free physical = 736804 ; free virtual = 1131868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 72    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 72    
Module test_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "d1/mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/mem_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736605 ; free virtual = 1131670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736605 ; free virtual = 1131670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |    15|
|5     |LUT3   |     5|
|6     |LUT4   |     4|
|7     |LUT5   |     4|
|8     |LUT6   |   120|
|9     |MUXF7  |     8|
|10    |FDRE   |   303|
|11    |FDSE   |     6|
|12    |IBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   472|
|2     |  a1     |test_adder |    45|
|3     |  d1     |driver     |   424|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736604 ; free virtual = 1131669
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.410 ; gain = 322.168 ; free physical = 736608 ; free virtual = 1131673
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:57 . Memory (MB): peak = 1632.414 ; gain = 322.168 ; free physical = 736608 ; free virtual = 1131673
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1744.438 ; gain = 445.758 ; free physical = 736592 ; free virtual = 1131656
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/in_ankith/project/project_trial/project_trial.runs/synth_1/top_file.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_file_utilization_synth.rpt -pb top_file_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1768.453 ; gain = 0.000 ; free physical = 736590 ; free virtual = 1131655
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 23:06:34 2022...
