<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info=""/>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : ARADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : ARPROT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.Data Non-secure Privileged" value="eq3&apos;b011"/>
        <Option Id="ENUM.Data Non-secure Unprivileged" value="eq3&apos;b010"/>
        <Option Id="ENUM.Data Secure Privileged" value="eq3&apos;b001"/>
        <Option Id="ENUM.Data Secure Unprivileged" value="eq3&apos;b000"/>
        <Option Id="ENUM.Instruction Non-secure Privileged" value="eq3&apos;b111"/>
        <Option Id="ENUM.Instruction Non-secure Unprivileged" value="eq3&apos;b110"/>
        <Option Id="ENUM.Instruction Secure Privileged" value="eq3&apos;b101"/>
        <Option Id="ENUM.Instruction Secure Unprivileged" value="eq3&apos;b100"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : ARREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : ARVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : AWADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : AWPROT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.Data Non-secure Privileged" value="eq3&apos;b011"/>
        <Option Id="ENUM.Data Non-secure Unprivileged" value="eq3&apos;b010"/>
        <Option Id="ENUM.Data Secure Privileged" value="eq3&apos;b001"/>
        <Option Id="ENUM.Data Secure Unprivileged" value="eq3&apos;b000"/>
        <Option Id="ENUM.Instruction Non-secure Privileged" value="eq3&apos;b111"/>
        <Option Id="ENUM.Instruction Non-secure Unprivileged" value="eq3&apos;b110"/>
        <Option Id="ENUM.Instruction Secure Privileged" value="eq3&apos;b101"/>
        <Option Id="ENUM.Instruction Secure Unprivileged" value="eq3&apos;b100"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : AWREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : AWVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : BREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : BRESP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.DECERR" value="eq2&apos;b11"/>
        <Option Id="ENUM.EXOKAY" value="eq2&apos;b01"/>
        <Option Id="ENUM.OKAY" value="eq2&apos;b00"/>
        <Option Id="ENUM.SLVERR" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : BVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : RDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : RREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : RRESP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.DECERR" value="eq2&apos;b11"/>
        <Option Id="ENUM.EXOKAY" value="eq2&apos;b01"/>
        <Option Id="ENUM.OKAY" value="eq2&apos;b00"/>
        <Option Id="ENUM.SLVERR" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : RVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : WDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : WREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[3:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : WSTRB"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_interconnect_1_M00_AXI : WVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value="native_fifo2axis_con_0_axisdata"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1[31]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[30]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[29]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[28]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[27]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[26]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[25]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[24]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[23]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[22]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[21]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[20]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[19]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[18]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[17]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[16]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[15]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[14]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[13]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[12]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[11]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[10]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[9]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[8]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[7]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[6]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[5]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[4]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[3]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[2]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[1]"/>
        <net name="design_1_i/system_ila_0/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="native_fifo2axis_con_0_axisvalid"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value="native_fifo2axis_con_0_axislast"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe2_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value="axi_fifo_mm_s_0_axi_str_rxd_tready"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe3_1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
