Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ro"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : ro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ringoscillator.v" in library work
Compiling verilog file "ipcore_dir/VIO.v" in library work
Module <ringoscillator> compiled
Compiling verilog file "ipcore_dir/ILA.v" in library work
Module <VIO> compiled
Compiling verilog file "ipcore_dir/ICON.v" in library work
Module <ILA> compiled
Compiling verilog file "top.v" in library work
Module <ICON> compiled
Module <ro> compiled
Module <mux16_1> compiled
Module <counter12> compiled
No errors in compilation
Analysis of file <"ro.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ro> in library <work>.

Analyzing hierarchy for module <mux16_1> in library <work>.

Analyzing hierarchy for module <counter12> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ro>.
WARNING:Xst:2211 - "ringoscillator.v" line 60: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 61: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 62: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 63: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 64: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 65: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 66: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 67: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 68: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 69: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 71: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 72: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 73: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 74: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 75: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ipcore_dir/ICON.v" line 112: Instantiating black box module <ICON>.
WARNING:Xst:2211 - "ipcore_dir/VIO.v" line 115: Instantiating black box module <VIO>.
WARNING:Xst:2211 - "ipcore_dir/ILA.v" line 119: Instantiating black box module <ILA>.
Module <ro> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ICON0> in unit <ro>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ICON0> in unit <ro>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <VIO0> in unit <ro>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <VIO0> in unit <ro>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ILA0> in unit <ro>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ILA0> in unit <ro>.
Analyzing module <mux16_1> in library <work>.
Module <mux16_1> is correct for synthesis.
 
Analyzing module <counter12> in library <work>.
Module <counter12> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <ICON>.
    Set property "SYN_NOPRUNE = 1" for unit <VIO>.
    Set property "SYN_NOPRUNE = 1" for unit <ILA>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux16_1>.
    Related source file is "top.v".
    Found 1-bit 16-to-1 multiplexer for signal <out>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux16_1> synthesized.


Synthesizing Unit <counter12>.
    Related source file is "top.v".
    Found 12-bit up counter for signal <temp>.
    Summary:
	inferred   1 Counter(s).
Unit <counter12> synthesized.


Synthesizing Unit <ro>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <resetmux2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <puf_out>.
    Found 12-bit comparator less for signal <fakeclock$cmp_lt0000> created at line 77.
    Found 12-bit comparator greater for signal <fenable$cmp_gt0000> created at line 52.
    Found 12-bit comparator lessequal for signal <freset$cmp_le0000> created at line 53.
    Found 12-bit adder for signal <mathstuff>.
    Found 4-bit comparator equal for signal <muxmux$cmp_eq0000> created at line 27.
    Found 12-bit comparator greater for signal <puf_out$cmp_gt0000> created at line 58.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <ro> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 5
 12-bit up counter                                     : 5
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 5
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 1
 12-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ringoscillator.ngc>.
WARNING:Xst:1814 - Core <ringoscillator.ngc> does not contain any logic.
Reading core <ipcore_dir/ICON.ngc>.
Reading core <ipcore_dir/VIO.ngc>.
Reading core <ipcore_dir/ILA.ngc>.
Loading core <ICON> for timing and area information for instance <ICON0>.
Loading core <VIO> for timing and area information for instance <VIO0>.
Loading core <ILA> for timing and area information for instance <ILA0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder carry in                                  : 1
# Counters                                             : 5
 12-bit up counter                                     : 5
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 5
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 1
 12-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <muxincoconut/temp_4> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_5> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_6> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_7> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_8> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_9> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_10> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <muxincoconut/temp_11> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_4> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_5> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_6> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_7> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_8> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_9> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_10> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_11> of sequential type is unconnected in block <ro>.

Optimizing unit <ro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ro, actual ratio is 0.
FlipFlop puf_out has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ro.ngr
Top Level Output File Name         : ro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 783
#      GND                         : 11
#      INV                         : 38
#      LUT1                        : 115
#      LUT2                        : 23
#      LUT3                        : 102
#      LUT4                        : 142
#      LUT5                        : 6
#      LUT6                        : 48
#      MUXCY                       : 45
#      MUXCY_L                     : 100
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 15
#      MUXF8                       : 2
#      VCC                         : 14
#      XORCY                       : 119
# FlipFlops/Latches                : 616
#      FD                          : 38
#      FDC                         : 1
#      FDCE                        : 118
#      FDE                         : 166
#      FDP                         : 63
#      FDPE                        : 51
#      FDR                         : 53
#      FDRE                        : 109
#      FDRS                        : 4
#      FDS                         : 12
#      LDC                         : 1
# RAMS                             : 10
#      RAMB36_EXP                  : 10
# Shift Registers                  : 88
#      SRL16                       : 38
#      SRL16E                      : 1
#      SRLC16E                     : 11
#      SRLC32E                     : 38
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
# Others                           : 17
#      BSCAN_VIRTEX5               : 1
#      ringoscillator              : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             615  out of  69120     0%  
 Number of Slice LUTs:                  562  out of  69120     0%  
    Number used as Logic:               474  out of  69120     0%  
    Number used as Memory:               88  out of  17920     0%  
       Number used as SRL:               88

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    925
   Number with an unused Flip Flop:     310  out of    925    33%  
   Number with an unused LUT:           363  out of    925    39%  
   Number of fully used LUT-FF pairs:   252  out of    925    27%  
   Number of unique control sets:       128

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    640     0%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of    148     6%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------+------------------------------------------------------------+-------+
Clock Signal                                                            | Clock buffer(FF name)                                      | Load  |
------------------------------------------------------------------------+------------------------------------------------------------+-------+
ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                            | BUFG                                                       | 305   |
ICON0/U0/iUPDATE_OUT                                                    | NONE(ICON0/U0/U_ICON/U_iDATA_CMD)                          | 1     |
puf_out_OBUF                                                            | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_0                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_1                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_2                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_3                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_4                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_5                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_6                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_7                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_8                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING) | 2     |
mux1_counter/temp_9                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING)| 2     |
mux1_counter/temp_10                                                    | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING)| 2     |
mux1_counter/temp_11                                                    | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_0                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_1                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_2                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_3                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_4                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_5                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_6                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_7                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_8                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_9                                                     | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_10                                                    | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING)| 2     |
mux2_counter/temp_11                                                    | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING)| 2     |
clock_counter/temp_111                                                  | BUFG                                                       | 321   |
ICON0/CONTROL1<13>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)          | 1     |
clock                                                                   | BUFGP                                                      | 22    |
mux2_out(muxmux2<3>11_f7:O)                                             | NONE(*)(mux2_counter/temp_0)                               | 12    |
mux1_out(muxmux<3>11:O)                                                 | NONE(*)(mux1_counter/temp_0)                               | 12    |
------------------------------------------------------------------------+------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                       | Buffer(FF name)                                                                                                                                                                         | Load  |
-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ILA0/N1(ILA0/XST_VCC:P)                                                                              | NONE(ILA0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                | 80    |
ILA0/N0(ILA0/XST_GND:G)                                                                              | NONE(ILA0/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                         | 63    |
VIO0/U0/I_VIO/RESET(VIO0/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                                       | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)                                                                                                                             | 50    |
ICON0/CONTROL1<20>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 24    |
ICON0/CONTROL1<21>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 24    |
reset1(reset1_or0000146:O)                                                                           | NONE(mux1_counter/temp_0)                                                                                                                                                               | 24    |
VIO0/ASYNC_OUT<1>(VIO0/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/USER_REG:Q)                          | NONE(clock_counter/temp_0)                                                                                                                                                              | 20    |
ICON0/U0/U_ICON/U_CMD/iSEL_n(ICON0/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(ICON0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                 | 10    |
ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                    | 4     |
ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                   | 4     |
ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                       | 4     |
ILA0/U0/I_YES_D.U_ILA/iARM(ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                         | 2     |
ILA0/U0/I_YES_D.U_ILA/iRESET<1>(ILA0/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                      | 2     |
ICON0/CONTROL1<13>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                         | 1     |
ICON0/U0/U_ICON/iSEL_n(ICON0/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(ICON0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                       | 1     |
ILA0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                             | 1     |
-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.118ns (Maximum Frequency: 163.452MHz)
   Minimum input arrival time before clock: 5.336ns
   Maximum output required time after clock: 3.259ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.118ns (frequency: 163.452MHz)
  Total number of paths / destination ports: 4810 / 799
-------------------------------------------------------------------------
Delay:               6.118ns (Levels of Logic = 6)
  Source:            ILA0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:       ICON0/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ILA0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to ICON0/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA0    1   2.180   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<10>)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91)
     LUT6:I1->O            1   0.094   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_4)
     MUXF7:I0->O           1   0.251   0.576  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.789  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ILA0'
     begin scope: 'ICON0'
     LUT6:I2->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.118ns (2.807ns logic, 3.311ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ICON0/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            ICON0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       ICON0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      ICON0/U0/iUPDATE_OUT rising
  Destination Clock: ICON0/U0/iUPDATE_OUT rising

  Data Path: ICON0/U0/U_ICON/U_iDATA_CMD to ICON0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_counter/temp_111'
  Clock period: 2.801ns (frequency: 357.015MHz)
  Total number of paths / destination ports: 970 / 737
-------------------------------------------------------------------------
Delay:               2.801ns (Levels of Logic = 2)
  Source:            ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       ILA0/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Source Clock:      clock_counter/temp_111 falling
  Destination Clock: clock_counter/temp_111 falling

  Data Path: ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to ILA0/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.715  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_YES_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.094   0.480  U0/I_YES_D.U_ILA/U_RST/U_PRST1 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.094   0.374  U0/I_YES_D.U_ILA/U_RST/U_PRST0 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.573          U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      2.801ns (1.232ns logic, 1.569ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.395ns (frequency: 294.551MHz)
  Total number of paths / destination ports: 250 / 28
-------------------------------------------------------------------------
Delay:               3.395ns (Levels of Logic = 2)
  Source:            muxincoconut/temp_2 (FF)
  Destination:       muxincoconut/temp_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: muxincoconut/temp_2 to muxincoconut/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.471   1.091  muxincoconut/temp_2 (muxincoconut/temp_2)
     LUT6:I0->O            3   0.094   1.080  Madd_mathstuff_Madd_cy<2>11 (Madd_mathstuff_Madd_cy<2>)
     LUT6:I0->O            4   0.094   0.352  enablemux1_and0000 (enablemux1)
     FDCE:CE                   0.213          muxincoconut/temp_0
    ----------------------------------------
    Total                      3.395ns (0.872ns logic, 2.523ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mux2_out'
  Clock period: 2.067ns (frequency: 483.793MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.067ns (Levels of Logic = 13)
  Source:            mux2_counter/temp_0 (FF)
  Destination:       mux2_counter/temp_11 (FF)
  Source Clock:      mux2_out rising
  Destination Clock: mux2_out rising

  Data Path: mux2_counter/temp_0 to mux2_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.471   0.369  mux2_counter/temp_0 (mux2_counter/temp_0)
     INV:I->O              1   0.238   0.000  mux2_counter/Mcount_temp_lut<0>_INV_0 (mux2_counter/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mux2_counter/Mcount_temp_cy<0> (mux2_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<1> (mux2_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<2> (mux2_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<3> (mux2_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<4> (mux2_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<5> (mux2_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<6> (mux2_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<7> (mux2_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<8> (mux2_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  mux2_counter/Mcount_temp_cy<9> (mux2_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  mux2_counter/Mcount_temp_cy<10> (mux2_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  mux2_counter/Mcount_temp_xor<11> (Result<11>3)
     FDCE:D                   -0.018          mux2_counter/temp_11
    ----------------------------------------
    Total                      2.067ns (1.698ns logic, 0.369ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mux1_out'
  Clock period: 2.067ns (frequency: 483.793MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.067ns (Levels of Logic = 13)
  Source:            mux1_counter/temp_0 (FF)
  Destination:       mux1_counter/temp_11 (FF)
  Source Clock:      mux1_out rising
  Destination Clock: mux1_out rising

  Data Path: mux1_counter/temp_0 to mux1_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.471   0.369  mux1_counter/temp_0 (mux1_counter/temp_0)
     INV:I->O              1   0.238   0.000  mux1_counter/Mcount_temp_lut<0>_INV_0 (mux1_counter/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.372   0.000  mux1_counter/Mcount_temp_cy<0> (mux1_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<1> (mux1_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<2> (mux1_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<3> (mux1_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<4> (mux1_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<5> (mux1_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<6> (mux1_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<7> (mux1_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<8> (mux1_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  mux1_counter/Mcount_temp_cy<9> (mux1_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  mux1_counter/Mcount_temp_cy<10> (mux1_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  mux1_counter/Mcount_temp_xor<11> (Result<11>4)
     FDCE:D                   -0.018          mux1_counter/temp_11
    ----------------------------------------
    Total                      2.067ns (1.698ns logic, 0.369ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 337 / 295
-------------------------------------------------------------------------
Offset:              5.336ns (Levels of Logic = 7)
  Source:            ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       VIO0/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to VIO0/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.094   0.922  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           31   0.094   1.100  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE (CONTROL0<5>)
     end scope: 'ICON0'
     begin scope: 'VIO0'
     LUT5:I0->O            1   0.094   0.480  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260_SW0 (N38)
     LUT6:I5->O            1   0.094   0.710  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>260)
     LUT4:I1->O            1   0.094   1.069  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f7_SW0 (N36)
     LUT6:I0->O            1   0.094   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>316 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                    -0.018          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      5.336ns (0.564ns logic, 4.772ns route)
                                       (10.6% logic, 89.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_counter/temp_111'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              2.393ns (Levels of Logic = 4)
  Source:            ro7:dffout (PAD)
  Destination:       ILA0/U0/I_DQ.G_DW[25].U_DQ (FF)
  Destination Clock: clock_counter/temp_111 falling

  Data Path: ro7:dffout to ILA0/U0/I_DQ.G_DW[25].U_DQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ringoscillator:dffout    2   0.000   0.978  ro7 (out7)
     LUT6:I1->O            1   0.094   0.000  mux1/Mmux_out_6 (mux1/Mmux_out_6)
     MUXF7:I1->O           1   0.254   0.973  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT5:I0->O           13   0.094   0.000  muxmux<3>11 (mux1_out)
     begin scope: 'ILA0'
     FDP:D                    -0.018          U0/I_DQ.G_DW[25].U_DQ
    ----------------------------------------
    Total                      2.393ns (0.442ns logic, 1.951ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 385 / 33
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            puf_out_1 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      clock rising

  Data Path: puf_out_1 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.336  puf_out_1 (puf_out_1)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.388ns (Levels of Logic = 2)
  Source:            VIO0/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:       ro1:reset (PAD)
  Source Clock:      ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: VIO0/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/USER_REG to ro1:reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.471   0.823  U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/USER_REG (ASYNC_OUT<1>)
     end scope: 'VIO0'
     LUT3:I0->O            0   0.094   0.000  freset_or00001 (freset)
    ringoscillator:reset        0.000          ro1
    ----------------------------------------
    Total                      1.388ns (0.565ns logic, 0.823ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ICON0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ICON0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to VIO0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to VIO0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ILA0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ILA0.


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.11 secs
 
--> 

Total memory usage is 4632508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    1 (   0 filtered)

