<root><simulation><result_generated_time />2023-05-16 14:57:59<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 131072, 'I': 50176, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/59</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [28, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 4), ('K', 8)]], [], []]<I />[[[('K', 4)], [('K', 8)]], [[('OY', 7)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 7), ('K', 4)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2)], [('C', 4), ('C', 4), ('K', 4), ('OX', 2), ('K', 4), ('OX', 7), ('C', 4)], []]<I />[[('OY', 2), ('C', 4), ('C', 4), ('K', 4), ('OX', 2), ('K', 4)], [('OX', 7), ('C', 4)], []]<O />[[('OY', 2), ('C', 4), ('C', 4)], [('K', 4), ('OX', 2), ('K', 4), ('OX', 7), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 2, 14, 1], 'I': [32.0, 16.0, 1.0, 1.0], 'O': [4.0, 16, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1048576, 1048576], 'I': [512, 401408, 401408], 'O': [16, 802816, 802816], 'O_partial': [16, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.02, 0.03, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.03, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.07, 0.0], 'I': [1.0, 0.07, 0.0], 'O': [0.03, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 1048576], 'I': [512, 100352, 401408], 'O': [16, 802816, 802816], 'O_partial': [16, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 28, 1, 1], 'O': [896, 224, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [28, 28, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1835008, 1835008], [1835008, 131072], [131072, 0]]<I />[[802816, 50176], [50176, 50176], [50176, 0]]<O />[[(6322176, 6422528), (401408, 301056)], [(301056, 401408), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(6322176, 6422528), (401408, 301056)], [(301056, 401408), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[229376, 229376], [28672, 2048], [512, 0]]<I />[[100352, 6272], [784, 784], [196, 0]]<O />[[(790272, 802816), (50176, 37632)], [(4704, 6272), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([790272, 802816], [50176, 37632]), ([4704, 6272], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />3670016</mac_count></basic_info><energy><total_energy />56348943.4<mem_energy_breakdown><W />[160.7, 3208.8, 681.9]<I />[36.0, 155.4, 261.0]<O />[588.8, 1243.0, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />183500.8<total />56342085.599999994</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6511<utilization_without_data_loading />0.7028<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7441<mac_utilize_temporal_without_data_loading />0.8032</mac_array_utilization><latency><latency_cycle_with_data_loading />38532<latency_cycle_without_data_loading />35698<ideal_computing_cycle />28672<data_loading><load_cycle_total />2834<load_cycle_individual />{'W': [2, 2048, 0], 'I': [28, 784, 0]}<load_cycle_combined />{'W': 2048, 'I': 784}</data_loading><mem_stalling><mem_stall_cycle_total />7026<mem_stall_cycle_individual />{'W': [[-28671], [-28670, 0], [-28672, -28672]], 'I': [[-28671], [-6696, -6156], [-28672, -28672]], 'O': [[-28672], [-28672, -22400], [-27104, -28280]]}<mem_stall_cycle_shared />{'W': [[-28671], [-28670, 7026], [0, 0]], 'I': [[-28671], [-6696, 7026], [0, 0]], 'O': [[-28672], [-28672, -22400], [-27104, -28280]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1048576, 1048576], 'I': [512, 401408, 401408], 'O': [16, 802816, 802816], 'O_partial': [16, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [1024, 1048576, 1048576], 'I': [14336, 401408, 401408], 'O': [3584, 802816, 802816]}<loop_cycles_each_level />{'W': [2, 28672, 28672], 'I': [1024, 28672, 28672], 'O': [32, 28672, 28672]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [4, 1, 1], 'O': [16, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [512.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.5], [14.0, 14.0], [14.0, 14.0]], 'O': [[8.0, 0.5], [112.0, 28.0], [28.0, 28.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 2.0], [56.0, 14.0], [14.0, 14.0]], 'O': [[8.0, 8.0], [1792.0, 112.0], [112.0, 28.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [512.0, 36.6], [36.6, 0]], 'I': [[8.0, 2.0], [56.0, 14.0], [14.0, 0]], 'O': [[8.0, 0.5], [112.0, 28.0], [28.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [708.0, 162.6], [50.6, 28.0]], 'I': [[8.0, 2.0], [708.0, 162.6], [50.6, 28.0]], 'O': [[8.0, 0.5], [708.0, 162.6], [50.6, 28.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28672], [2, 2, 14336], [28672, 28672, 1]], 'I': [[1, 1, 28672], [256, 1024, 28], [28672, 28672, 1]], 'O': [[1, 1, 28672], [32, 32, 896], [28672, 28672, 1]]}<trans_time_real />{'W': [[0, 1, 28672], [[0, 2, 14336], [2, 2, 14336]], [[2048, 28672, 1], [512, 28672, 1]]], 'I': [[0, 1, 28672], [[8, 1024, 28], [28, 1024, 28]], [[784, 28672, 1], [196, 28672, 1]]], 'O': [[0, 1, 28672], [[0, 32, 896], [7, 32, 896]], [[1568, 28672, 1], [392, 28672, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 0], [-26624, -28160]], 'I': [[-1], [-248, -228], [-27888, -28476]], 'O': [[-1], [-32, -25], [-27104, -28280]]}<single_stall_count />{'W': [28671, 14335, 0], 'I': [28671, 27, 0], 'O': [28672, 896, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [28670, 0], 'I': [756, 0], 'O': [6272, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-28672, -28672], [-27104, -28672]], 1: [[7026, -28672], [-22400, -27104]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>