
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _134_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003895    0.022721    0.012654    2.512654 v rst (in)
                                                         rst (net)
                      0.022721    0.000000    2.512654 v input51/A (sky130_fd_sc_hd__clkbuf_4)
     5    0.051888    0.194550    0.343854    2.856508 v input51/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net51 (net)
                      0.194650    0.003678    2.860186 v fanout91/A (sky130_fd_sc_hd__clkbuf_2)
     9    0.033747    0.237720    0.393063    3.253249 v fanout91/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net91 (net)
                      0.237720    0.000064    3.253313 v fanout90/A (sky130_fd_sc_hd__buf_2)
     6    0.034364    0.166700    0.424920    3.678233 v fanout90/X (sky130_fd_sc_hd__buf_2)
                                                         net90 (net)
                      0.166700    0.000071    3.678304 v fanout89/A (sky130_fd_sc_hd__buf_2)
     6    0.031426    0.154733    0.381917    4.060221 v fanout89/X (sky130_fd_sc_hd__buf_2)
                                                         net89 (net)
                      0.154735    0.000807    4.061028 v _109_/A (sky130_fd_sc_hd__inv_2)
     1    0.005282    0.065911    0.114830    4.175859 ^ _109_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.065911    0.000079    4.175938 ^ _134_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              4.175938   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.071834    0.517765    0.368507    5.368507 ^ clk (in)
                                                         clk (net)
                      0.518955    0.000000    5.368507 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.116007    0.202268    0.521941    5.890448 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202646    0.007786    5.898234 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.058771    0.118838    0.331090    6.229324 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.118867    0.001871    6.231196 ^ _134_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.050000    6.181196   clock uncertainty
                                  0.000000    6.181196   clock reconvergence pessimism
                                  0.462075    6.643271   library recovery time
                                              6.643271   data required time
---------------------------------------------------------------------------------------------
                                              6.643271   data required time
                                             -4.175938   data arrival time
---------------------------------------------------------------------------------------------
                                              2.467333   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.071834    0.517765    0.368508    0.368508 ^ clk (in)
                                                         clk (net)
                      0.518955    0.000000    0.368508 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.116007    0.202268    0.521941    0.890448 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202302    0.002975    0.893424 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.084513    0.154283    0.358644    1.252067 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.154331    0.002719    1.254786 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.024648    0.258206    0.952602    2.207389 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.258211    0.001557    2.208946 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.164912    0.434187    2.643132 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.164912    0.000183    2.643315 v sine_out[5] (out)
                                              2.643315   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.050000    4.950000   clock uncertainty
                                  0.000000    4.950000   clock reconvergence pessimism
                                 -2.250000    2.700000   output external delay
                                              2.700000   data required time
---------------------------------------------------------------------------------------------
                                              2.700000   data required time
                                             -2.643315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.056685   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__071__A1/DIODE                  0.750000    1.061218   -0.311218 (VIOLATED)
_071_/A1                                0.750000    1.061217   -0.311217 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.058928   -0.308928 (VIOLATED)
wire69/X                                0.750000    1.058928   -0.308928 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.010718   -0.260718 (VIOLATED)
_072_/A1                                0.750000    1.010718   -0.260718 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.008710   -0.258710 (VIOLATED)
wire68/X                                0.750000    1.008710   -0.258710 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    0.968474   -0.218474 (VIOLATED)
_070_/A1                                0.750000    0.968473   -0.218473 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    0.966615   -0.216616 (VIOLATED)
wire70/X                                0.750000    0.966615   -0.216616 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.710906   -0.210906 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    0.959047   -0.209047 (VIOLATED)
_075_/A1                                0.750000    0.959046   -0.209046 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    0.957309   -0.207309 (VIOLATED)
wire80/X                                0.750000    0.957309   -0.207309 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.956934   -0.206934 (VIOLATED)
_067_/A1                                0.750000    0.956933   -0.206933 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.955296   -0.205296 (VIOLATED)
wire73/X                                0.750000    0.955296   -0.205296 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.703171   -0.203171 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.700961   -0.200961 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.921569   -0.171569 (VIOLATED)
_066_/A1                                0.750000    0.921569   -0.171569 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.919979   -0.169979 (VIOLATED)
wire74/X                                0.750000    0.919979   -0.169979 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    0.914850   -0.164850 (VIOLATED)
_073_/A1                                0.750000    0.914850   -0.164850 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    0.912982   -0.162982 (VIOLATED)
wire82/X                                0.750000    0.912982   -0.162982 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    0.909302   -0.159302 (VIOLATED)
_074_/A1                                0.750000    0.909302   -0.159302 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    0.907735   -0.157735 (VIOLATED)
wire81/X                                0.750000    0.907735   -0.157735 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.893191   -0.143191 (VIOLATED)
_076_/A1                                0.750000    0.893190   -0.143190 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.891722   -0.141722 (VIOLATED)
wire79/X                                0.750000    0.891722   -0.141722 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.611708   -0.111708 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.609926   -0.109926 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.859262   -0.109262 (VIOLATED)
_068_/A1                                0.750000    0.859262   -0.109262 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.857646   -0.107646 (VIOLATED)
wire72/X                                0.750000    0.857646   -0.107646 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.603632   -0.103632 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.601733   -0.101733 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.592034   -0.092034 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.590139   -0.090139 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.570838   -0.070838 (VIOLATED)
mem_i0/addr1[3]                         0.500000    0.528289   -0.028289 (VIOLATED)
mem_i1/addr1[3]                         0.500000    0.528200   -0.028200 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.512010   -0.012010 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.511824   -0.011824 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.761119   -0.011119 (VIOLATED)
_069_/A1                                0.750000    0.761119   -0.011119 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.759878   -0.009878 (VIOLATED)
_078_/A1                                0.750000    0.759877   -0.009877 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.759143   -0.009143 (VIOLATED)
wire71/X                                0.750000    0.759143   -0.009143 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.758595   -0.008595 (VIOLATED)
wire77/X                                0.750000    0.758595   -0.008595 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                       6     21    -15 (VIOLATED)
clkbuf_2_1__f_clk/X                       6     19    -13 (VIOLATED)
clkbuf_2_3__f_clk/X                       6     15     -9 (VIOLATED)
_129_/Q                                   6     13     -7 (VIOLATED)
_133_/Q                                   6     13     -7 (VIOLATED)
clkbuf_2_2__f_clk/X                       6     13     -7 (VIOLATED)
fanout84/X                                6     13     -7 (VIOLATED)
fanout86/X                                6     13     -7 (VIOLATED)
fanout87/X                                6     13     -7 (VIOLATED)
_130_/Q                                   6     11     -5 (VIOLATED)
_134_/Q                                   6     11     -5 (VIOLATED)
_131_/Q                                   6      9     -3 (VIOLATED)
_135_/Q                                   6      9     -3 (VIOLATED)
clkbuf_0_clk/X                            6      9     -3 (VIOLATED)
fanout91/X                                6      9     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.070741   -0.043181 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_93/HI
 mem_i1_94/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 62
max fanout violation count 15
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
