#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep  1 19:40:45 2020
# Process ID: 12208
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12468 D:\Dokumenty\AGH\SDUP\Projekt\drugi projekt\fpga_censor\censor_axi\censor_axi.xpr
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/vivado.log
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.xpr}
update_compile_order -fileset sources_1
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
launch_simulation
open_wave_config {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}
source mb_design_tb.tcl
run all
run all
relaunch_sim
run all
save_wave_config {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}
close_sim
ipx::edit_ip_in_project -upgrade true -name censor_ip_v1_0_project -directory {D:/Dokumenty/AGH/SDUP/Projekt/drugi\ projekt/fpga_censor/censor_axi/censor_axi.tmp/censor_ip_v1_0_project} {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0/component.xml}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
export_ip_user_files -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -directory {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files} -ipstatic_source_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
launch_simulation
open_wave_config {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}
source mb_design_tb.tcl
run all
run all
current_wave_config {mb_design_tb_behav.wcfg}
add_wave {{/mb_design_tb/mb_design_inst/mb_design_i/censor_ip_0/inst/censor_ip_v1_0_S00_AXI_inst/censor_main_inst/char_in}} 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells gpio_in_ready_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells gpio_out_ready_0]
endgroup
startgroup
endgroup
generate_target all [get_files  {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_2_0] }
export_ip_user_files -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
launch_runs -jobs 4 {mb_design_axi_gpio_0_0_synth_1 mb_design_axi_gpio_2_0_synth_1}
export_simulation -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -directory {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files} -ipstatic_source_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
report_ip_status -name ip_status 
set_property IOSTANDARD {} [get_ports [list {gpio_char_in_tri_io[23]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[23]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[23]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_rtsn]]
set_property IOSTANDARD {} [get_ports [list {gpio_char_in_tri_io[20]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[20]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[9]}]]
set_property IOSTANDARD {} [get_ports [list {gpio_char_in_tri_io[20]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list diff_clock_rtl_0_clk_p]]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list diff_clock_rtl_0_clk_p]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[20]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[31]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[4]}]]
set_property IOSTANDARD {} [get_ports [list {gpio_char_out_tri_io[1]}]]
set_property IOSTANDARD {} [get_ports [list {gpio_char_out_tri_io[29]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_ddis]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[24]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[10]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[16]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[16]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[31]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[26]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[21]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[14]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_txrdyn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[26]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[13]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[8]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[6]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[29]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[15]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_out1n]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[19]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[5]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_ri]]
set_property IOSTANDARD LVCMOS18 [get_ports [list reset_rtl_0_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[23]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_dsrn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[28]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[28]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_dsrn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[30]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[21]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[8]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[12]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_ctsn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[24]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[11]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[27]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[14]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[17]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[13]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[2]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[7]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[18]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[5]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_dcdn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[25]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[20]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_rxd]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_dtrn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list reset_rtl_0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_txd]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[19]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_out_ready_tri_io[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[9]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[10]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[22]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[4]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[2]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[27]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_in_ready_tri_io[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[25]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[22]}]]
set_property IOSTANDARD {} [get_ports [list uart_rtl_0_out2n]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[7]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_rxrdyn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_out2n]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[16]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[12]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[30]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[11]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[15]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[17]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[28]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[18]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[6]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list uart_rtl_0_baudoutn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_out_tri_io[29]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[9]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[23]}]]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list diff_clock_rtl_0_clk_p]]
set_property IOSTANDARD {} [get_ports [list {gpio_char_in_tri_io[23]}]]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports [list diff_clock_rtl_0_clk_p]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_char_in_tri_io[23]}]]
file mkdir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/constrs_1/new}
close [ open {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/constrs_1/new/gpio_constraints.xdc} w ]
add_files -fileset constrs_1 {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/constrs_1/new/gpio_constraints.xdc}}
set_property target_constrs_file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/constrs_1/new/gpio_constraints.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
save_wave_config {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}
close_sim
