# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.000128 2048 0.73 5490 178432 22.4322 17.6579 1930.41 523.495 2494.11 2494.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000128 2048 0.73 5490 178272 22.4412 17.748 2315.7 523.211 2879.21 2879.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000128 2048 0.73 5490 178560 22.4229 17.6957 2415.64 523.959 2979.83 2979.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000128 2048 0.73 5490 178560 22.3683 17.6965 2250.91 523.609 2814.69 2814.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000128 2048 0.73 5490 178400 22.5397 17.73 2283.34 523.813 2847.54 2847.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000128 2048 0.73 5490 178304 22.3445 17.7535 2338.74 523.089 2902.04 2902.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000128 2048 0.73 5490 178080 22.4322 17.7029 2346.36 528.15 2914.75 2914.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000128 2048 0.73 5490 178176 22.4047 17.6674 2273.18 523.665 2837.02 2837.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000128 2048 0.73 5490 178176 22.4209 17.7807 2294.64 524.207 2859.16 2859.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000128 2048 0.73 5490 177600 22.3729 17.7152 2449.99 522.436 3012.63 3012.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000128 2048 0.73 5490 177152 22.3163 17.6842 2851.16 523.132 3414.4 3414.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.000128 2048 0.73 5490 178688 22.4095 17.6692 1984.8 524.22 2549.22 2549.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.000128 2048 0.73 5490 178560 22.4973 17.767 2009.1 523.794 2573.27 2573.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.000128 2048 0.73 5490 178752 22.3991 17.702 1995.07 523.836 2559.12 2559.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.000128 2048 0.73 5490 178528 22.4683 17.712 2042.39 523.995 2606.68 2606.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000128 2048 0.73 5490 178432 22.419 17.6614 1991.39 523.443 2555.03 2555.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000128 2048 0.73 5490 178272 22.4212 17.7016 2360.9 523.695 2924.83 2924.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000128 2048 0.73 5490 178560 22.398 17.7398 2310.34 523.917 2874.51 2874.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000128 2048 0.73 5490 178560 22.339 17.748 2458.84 524.02 3023.06 3023.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000128 2048 0.73 5490 178400 22.5385 17.7242 2440.66 523.844 3004.88 3004.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000128 2048 0.73 5490 178304 22.3341 17.6832 2457.76 523.544 3021.43 3021.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000128 2048 0.73 5490 178080 22.4163 17.6926 2411.8 523.566 2975.59 2975.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000128 2048 0.73 5490 178176 22.3993 17.6842 2311.5 523.628 2875.33 2875.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000128 2048 0.73 5490 178176 22.3908 17.6682 2702.01 523.755 3265.94 3266.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000128 2048 0.73 5490 177600 22.3812 17.7784 2705.8 522.132 3268.21 3268.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000128 2048 0.73 5490 177152 22.3292 17.6683 2461.22 522.639 3023.97 3024.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.000128 2048 0.73 5500 178688 22.3848 17.6716 1883.86 523.752 2447.78 2447.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.000128 2048 0.73 5500 178720 22.4884 17.7067 2117.59 523.818 2681.72 2681.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.000128 2048 0.73 5500 178752 22.4052 17.7556 1974.09 523.931 2538.3 2538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000128 2048 0.73 5500 178528 22.4877 17.7126 1998.94 523.942 2563.19 2563.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000128 2048 0.73 5500 178432 22.3991 17.6676 1922.35 523.878 2486.41 2486.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000128 2048 0.73 5500 178272 22.4195 17.7355 2483.66 523.752 3047.69 3047.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000128 2048 0.73 5500 177984 22.3285 17.6661 1723.68 523.17 2286.96 2287.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000128 2048 0.73 5500 178560 22.3867 17.6974 2391.53 524.246 2955.98 2956.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000128 2048 0.73 5500 177920 22.2698 17.6518 1665.13 522.24 2227.4 2227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000128 2048 0.73 5500 178560 22.3469 17.666 2239.12 523.725 2802.97 2803.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000128 2048 0.73 5500 178176 22.394 17.6792 1594.82 523.941 2158.95 2159.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000128 2048 0.73 5500 178400 22.5297 17.7521 2341.16 523.832 2905.39 2905.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000128 2048 0.73 5500 177600 22.3774 17.6938 1642.07 522.736 2204.99 2205.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000128 2048 0.73 5500 178304 22.351 17.6927 2983.1 523.609 3546.88 3546.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000128 2048 0.73 5500 177408 22.2668 17.6292 1931.99 522.194 2494.2 2494.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000128 2048 0.73 5500 178080 22.4051 17.7874 2851.83 523.625 3415.76 3415.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000128 2048 0.73 5500 177600 22.4289 17.7171 1926 523.442 2489.71 2489.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000128 2048 0.73 5500 178176 22.3973 17.6737 2772.29 523.617 3336.1 3336.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000128 2048 0.73 5500 177152 22.3101 17.8135 1854.68 522.638 2417.55 2417.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000128 2048 0.73 5500 178176 22.4004 17.7254 2430.73 523.834 2994.81 2994.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.000128 2048 0.73 5500 176640 22.2494 17.5713 1685.05 520.663 2245.66 2245.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000128 2048 0.73 5500 177600 22.3769 17.6679 2504.72 522.142 3067.02 3067.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.000128 2048 0.73 5500 176000 22.3207 17.6312 1781.26 520.886 2342.22 2342.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.000128 2048 0.73 5496 178560 22.3922 17.705 1854.15 524.148 2418.51 2418.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.000128 2048 0.73 5496 178560 22.507 17.754 1964.38 523.781 2528.54 2528.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.000128 2048 0.73 5496 178560 22.4231 17.6964 1939.74 524.066 2504.05 2504.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.000128 2048 0.73 5496 178176 22.3788 17.6581 1246.02 523.577 1809.75 1809.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000128 2048 0.73 5496 178528 22.4518 17.8688 2239.7 523.507 2803.64 2803.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.000128 2048 0.73 5496 178304 22.3402 17.6765 1413.38 523.042 1976.56 1976.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000128 2048 0.73 5496 178432 22.3642 17.6873 2063.6 523.575 2627.35 2627.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000128 2048 0.73 5496 178176 22.4079 17.7363 1326.61 524.041 1890.9 1891.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000128 2048 0.73 5496 178272 22.4021 17.8135 2377.01 523.69 2941.03 2941.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000128 2048 0.73 5496 177984 22.3202 17.7193 1660.94 522.607 2223.7 2223.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000128 2048 0.73 5496 178560 22.3946 17.7016 2257.04 524.317 2821.57 2821.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000128 2048 0.73 5496 177920 22.266 17.666 1610.53 522.539 2173.11 2173.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000128 2048 0.73 5496 178176 22.38 17.6808 2890.96 524.017 3455.16 3455.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000128 2048 0.73 5496 178176 22.4001 17.7275 1839.34 523.912 2403.5 2403.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000128 2048 0.73 5496 178400 22.538 17.7336 2844.53 523.888 3408.82 3408.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000128 2048 0.73 5496 177600 22.3698 17.6718 1919.82 522.032 2482.01 2482.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000128 2048 0.73 5496 178304 22.3369 17.691 2788.82 523.105 3352.08 3352.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000128 2048 0.73 5496 177408 22.2661 17.6436 1834.37 522.591 2396.99 2397.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000128 2048 0.73 5496 178080 22.4194 17.6963 2701.16 523.128 3264.52 3264.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000128 2048 0.73 5496 177600 22.4198 17.686 1739.32 523.845 2303.39 2303.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000128 2048 0.73 5496 178176 22.3938 17.6655 2586.92 523.659 3150.75 3150.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.000128 2048 0.73 5496 177152 22.328 17.7061 1729.14 523.134 2292.43 2292.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.000128 2048 0.73 5500 178560 22.3851 17.6956 2104.62 523.752 2668.57 2668.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.000128 2048 0.73 5500 178560 22.499 17.8189 1891.94 523.647 2456.02 2456.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.000128 2048 0.73 5500 178560 22.4082 17.7357 1223.73 523.885 1787.87 1787.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.000128 2048 0.73 5500 178560 22.4224 17.7132 2010.82 524.463 2575.54 2575.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.000128 2048 0.73 5500 178176 22.3853 17.854 1296.57 523.473 1860.4 1860.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000128 2048 0.73 5500 178528 22.4494 17.7112 2165.04 523.551 2728.86 2728.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.000128 2048 0.73 5500 178304 22.3313 17.7434 1359.21 523.127 1922.53 1922.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000128 2048 0.73 5500 178432 22.3703 17.6711 2167.04 523.485 2730.68 2730.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000128 2048 0.73 5500 178176 22.3919 17.6634 1380.82 523.666 1944.65 1944.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000128 2048 0.73 5500 178272 22.4151 17.8039 2375.07 523.275 2938.68 2938.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000128 2048 0.73 5500 177984 22.3191 17.6769 1702.81 522.605 2265.52 2265.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000128 2048 0.73 5500 178560 22.3827 17.7123 2310.14 523.751 2874.1 2874.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000128 2048 0.73 5500 177920 22.2584 17.6529 1616.89 522.457 2179.37 2179.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000128 2048 0.73 5500 178176 22.3833 17.6681 2805.92 523.647 3369.73 3369.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000128 2048 0.73 5500 178176 22.3841 17.7819 1877.04 523.91 2441.22 2441.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000128 2048 0.73 5500 178400 22.528 17.7314 2815.26 524.003 3379.63 3379.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000128 2048 0.73 5500 177600 22.374 17.7257 1882.29 522.501 2445 2445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000128 2048 0.73 5500 178304 22.3298 17.6992 2732.9 528.133 3301.18 3301.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000128 2048 0.73 5500 177408 22.2594 17.8265 1783.79 522.697 2346.69 2346.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000128 2048 0.73 5500 178080 22.4114 17.695 2642.26 523.121 3205.6 3205.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000128 2048 0.73 5500 177600 22.4156 17.7849 1742.38 523.457 2306.14 2306.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000128 2048 0.73 5500 178176 22.3783 17.7461 2527.31 524.038 3091.59 3091.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000128 2048 0.73 5500 177152 22.3252 17.7918 1772.25 523.069 2335.54 2335.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.000128 2048 0.73 5504 178688 22.3692 17.6824 1842.69 523.827 2406.69 2406.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.000128 2048 0.73 5504 178432 22.3849 17.6914 1186.26 523.45 1749.9 1750.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.000128 2048 0.73 5504 178720 22.4787 17.8383 1883.41 524.117 2447.96 2448.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.000128 2048 0.73 5504 178560 22.405 17.7118 1212.15 523.889 1776.27 1776.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.000128 2048 0.73 5504 178752 22.3782 17.7251 2042.31 523.965 2606.49 2606.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.000128 2048 0.73 5504 178560 22.3392 17.7767 1307.9 523.945 1872.07 1872.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000128 2048 0.73 5504 178528 22.4669 17.7011 2008.66 523.472 2572.42 2572.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.000128 2048 0.73 5504 178304 22.3423 17.6747 1281.31 523.099 1844.54 1844.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.000128 2048 0.73 5504 178080 22.4125 17.7865 1046.97 523.694 1610.98 1611.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000128 2048 0.73 5504 178432 22.3739 17.6902 1955.92 523.462 2519.56 2519.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000128 2048 0.73 5504 178176 22.3881 17.7275 1255.21 524.095 1819.53 1819.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.000128 2048 0.73 5504 178176 22.3846 17.7049 1050.31 524.001 1614.51 1614.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000128 2048 0.73 5504 178560 22.3899 17.7257 2904.06 523.326 3467.62 3467.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000128 2048 0.73 5504 177984 22.3095 17.67 1822.54 522.678 2385.31 2385.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000128 2048 0.73 5504 177984 22.3599 17.7026 1507.55 522.307 2070.03 2070.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000128 2048 0.73 5504 178560 22.3906 17.7039 2704.55 523.949 3268.72 3268.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000128 2048 0.73 5504 177920 22.2543 17.6417 1816.56 522.811 2379.38 2379.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000128 2048 0.73 5504 177600 22.425 17.693 1513.61 523.946 2077.79 2077.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000128 2048 0.73 5504 178560 22.3293 17.664 2566.45 524.07 3130.64 3130.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000128 2048 0.73 5504 178176 22.4027 17.6681 1653.21 524.336 2217.73 2217.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.000128 2048 0.73 5504 177408 22.3173 17.7132 1441.02 522.986 2004.16 2004.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000128 2048 0.73 5504 178400 22.5254 17.8453 2525.24 524.424 3090.14 3090.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000128 2048 0.73 5504 177600 22.3643 17.6681 1745.18 522.052 2307.37 2307.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000128 2048 0.73 5504 177600 22.4295 17.7001 1450.6 522.763 2013.61 2013.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000128 2048 0.73 5504 178304 22.3283 17.791 2457.73 523.667 3021.62 3021.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000128 2048 0.73 5504 177408 22.27 17.622 1698.39 522.193 2260.59 2260.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.000128 2048 0.73 5504 177408 22.4154 17.7686 1401.06 523.773 1965.13 1965.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000128 2048 0.73 5504 178080 22.4113 17.719 2407.07 528.148 2975.46 2975.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000128 2048 0.73 5504 177600 22.4287 17.6906 1715.52 523.438 2279.18 2279.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.000128 2048 0.73 5504 177120 22.4096 17.6845 1412.51 522.981 1975.7 1975.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000128 2048 0.73 5504 178176 22.3972 17.6681 2423.29 524.156 2987.63 2987.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000128 2048 0.73 5504 177152 22.317 17.6425 1628.21 523.119 2191.4 2191.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.000128 2048 0.73 5504 176640 22.2436 17.5988 1471.04 520.216 2031.2 2031.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.000128 2048 0.73 5520 178688 22.3585 17.7254 1877.31 523.837 2441.34 2441.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.000128 2048 0.73 5520 178432 22.3764 17.6722 1204.98 523.988 1769.13 1769.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.000128 2048 0.73 5520 178560 22.4685 17.7273 2119.66 523.77 2683.73 2683.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.000128 2048 0.73 5520 178560 22.3851 17.7152 1356.19 524.316 1920.72 1920.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.000128 2048 0.73 5520 178080 22.4145 17.6929 1107.25 523.617 1671.09 1671.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.000128 2048 0.73 5520 178752 22.3881 17.8145 1968.2 524.457 2532.98 2533.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.000128 2048 0.73 5520 178560 22.3264 17.6947 1288.69 523.937 1852.75 1852.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.000128 2048 0.73 5520 177984 22.3099 17.666 1053.67 523.118 1616.87 1616.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000128 2048 0.73 5520 178528 22.4487 17.7235 2821.77 524.06 3386.11 3386.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000128 2048 0.73 5520 178304 22.3206 17.6691 1770.59 523.179 2333.87 2333.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.000128 2048 0.73 5520 178080 22.4073 17.711 1437.77 523.232 2001.23 2001.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000128 2048 0.73 5520 178432 22.3724 17.6758 2598.43 523.935 3162.52 3162.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000128 2048 0.73 5520 178176 22.3947 17.6742 1586.41 524.098 2150.69 2150.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000128 2048 0.73 5520 178176 22.398 17.6767 1308.93 524.277 1873.39 1873.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000128 2048 0.73 5520 178272 22.4092 17.7024 2690.24 523.71 3254.19 3254.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.000128 2048 0.73 5520 177984 22.333 17.6676 1745.34 522.701 2308.15 2308.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.000128 2048 0.73 5520 177120 22.4063 17.7828 1531.4 522.593 2094.29 2094.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.000128 2048 0.73 5520 177408 22.3315 17.6497 1362.81 523.497 1926.4 1926.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.000128 2048 0.73 5520 178560 22.3942 17.7324 2525.42 523.751 3089.41 3089.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.000128 2048 0.73 5520 177920 22.2656 17.6457 1705.23 522.875 2268.13 2268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.000128 2048 0.73 5520 177600 22.4174 17.6826 1428.35 523.377 1991.94 1992.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000128 2048 0.73 5520 177920 22.3114 17.6541 1404.17 523.299 1967.55 1967.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.000128 2048 0.73 5520 178560 22.3399 17.754 2381.12 524.013 2945.34 2945.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000128 2048 0.73 5520 178176 22.393 17.6804 1685.5 523.911 2249.6 2249.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.000128 2048 0.73 5520 177408 22.3107 17.671 1385.91 523.217 1949.22 1949.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.000128 2048 0.73 5520 176640 22.2387 17.6299 1298.78 520.229 1858.99 1859.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000128 2048 0.73 5520 178400 22.5314 17.7342 2469.78 524.428 3034.58 3034.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000128 2048 0.73 5520 177600 22.359 17.67 1672.94 522.045 2235.13 2235.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.000128 2048 0.73 5520 177600 22.4253 17.6927 1452.63 522.773 2015.64 2015.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.000128 2048 0.73 5520 176000 22.3226 17.6165 1317.59 520.946 1878.6 1878.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.000128 2048 0.73 5520 178432 22.3842 17.6701 2038.36 523.732 2602.27 2602.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.000128 2048 0.73 5520 178176 22.4111 17.6904 1302.19 523.881 1866.29 1866.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.000128 2048 0.73 5520 178176 22.3696 17.6642 1079.9 523.576 1643.62 1643.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.000128 2048 0.73 5520 178400 22.4992 17.791 1965.23 524.264 2529.9 2530
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.000128 2048 0.73 5520 178240 22.4239 17.705 1287.38 523.882 1851.51 1851.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.000128 2048 0.73 5520 178080 22.4093 17.6906 1049.39 523.57 1613.17 1613.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000128 2048 0.73 5520 178560 22.3951 17.7009 2752.52 524.461 3317.2 3317.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.000128 2048 0.73 5520 178176 22.365 17.8095 1724.45 523.658 2288.4 2288.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.000128 2048 0.73 5520 177984 22.317 17.6762 1389.41 523.065 1952.58 1952.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.000128 2048 0.73 5520 178176 22.3758 17.8319 1177.82 523.912 1742.05 1742.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000128 2048 0.73 5520 178304 22.4786 17.7295 2541.99 523.568 3105.88 3105.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000128 2048 0.73 5520 177856 22.3404 17.6968 1597.06 523.492 2160.71 2160.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.000128 2048 0.73 5520 178080 22.4182 17.6962 1316.24 523.134 1879.6 1879.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.000128 2048 0.73 5520 177408 22.27 17.6331 1181.15 522.647 1743.82 1743.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000128 2048 0.73 5520 178176 22.3957 17.7029 2396.37 523.503 2960.08 2960.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000128 2048 0.73 5520 178176 22.3998 17.6696 1523.36 524.11 2087.64 2087.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000128 2048 0.73 5520 178176 22.3806 17.6763 1245.69 524.228 1810.09 1810.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.000128 2048 0.73 5520 177152 22.3273 17.6497 1097.35 522.622 1660.06 1660.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000128 2048 0.73 5520 178272 22.4138 17.7129 2412.71 523.245 2976.19 2976.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000128 2048 0.73 5520 177984 22.3121 17.6558 1671.5 523.058 2234.64 2234.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000128 2048 0.73 5520 177120 22.3988 17.6734 1409.92 522.094 1972.2 1972.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.000128 2048 0.73 5520 177408 22.3298 17.6566 1415.75 523.505 1979.35 1979.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000128 2048 0.73 5520 178240 22.4056 17.6968 2386.06 524.32 2950.59 2950.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000128 2048 0.73 5520 177280 22.2955 17.6724 1694.72 522.369 2257.17 2257.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000128 2048 0.73 5520 177600 22.4246 17.6824 1401.4 523.509 1965.13 1965.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.000128 2048 0.73 5520 176640 22.3395 17.6497 1304.73 523.244 1868.08 1868.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.000128 2048 0.73 5500 178304 22.3887 17.6702 2124.03 524.191 2688.39 2688.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.000128 2048 0.73 5500 178176 22.3929 17.6955 1345.17 523.923 1909.3 1909.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.000128 2048 0.73 5500 178176 22.3708 17.738 1104.44 523.661 1668.33 1668.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.000128 2048 0.73 5500 178240 22.5078 17.7211 1972.16 524.222 2536.73 2536.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.000128 2048 0.73 5500 178240 22.4044 17.793 1268.08 523.952 1832.34 1832.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.000128 2048 0.73 5500 177600 22.4367 17.7277 1051.26 523.112 1614.64 1614.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.000128 2048 0.73 5500 177280 22.3074 17.6443 902.505 522.742 1465.31 1465.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000128 2048 0.73 5500 178368 22.4012 17.8549 2700.14 523.852 3264.37 3264.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.000128 2048 0.73 5500 178176 22.3588 17.6681 1676.17 524.068 2240.38 2240.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.000128 2048 0.73 5500 177408 22.3468 17.659 1361.09 522.635 1923.85 1923.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.000128 2048 0.73 5500 178176 22.3775 17.6927 1163.84 523.915 1727.94 1728.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000128 2048 0.73 5500 178080 22.5109 17.7098 2475.74 524.005 3040.09 3040.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000128 2048 0.73 5500 177856 22.3516 17.6742 1565.63 523.031 2128.79 2128.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.000128 2048 0.73 5500 177408 22.4395 17.7032 1281.09 523.34 1844.68 1844.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.000128 2048 0.73 5500 177408 22.2815 17.625 1154.38 522.706 1717.1 1717.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000128 2048 0.73 5500 178176 22.3804 17.6633 2391.36 523.361 2954.88 2954.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000128 2048 0.73 5500 178176 22.3976 17.7016 1552.05 524.037 2116.29 2116.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000128 2048 0.73 5500 178176 22.3766 17.6913 1282.56 524.334 1847.08 1847.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000128 2048 0.73 5500 177152 22.3043 17.6374 1112.63 523.073 1675.75 1675.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000128 2048 0.73 5500 177984 22.4338 17.7342 2507.79 523.255 3071.33 3071.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000128 2048 0.73 5500 177408 22.3466 17.7072 1776.84 523.116 2340.12 2340.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000128 2048 0.73 5500 177120 22.3923 17.8327 1461.59 522.037 2023.96 2024.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.000128 2048 0.73 5500 177408 22.3316 17.7107 1390.57 523.152 1953.88 1953.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.000128 2048 0.73 5500 177120 22.4156 17.7372 1270.71 522.879 1833.86 1833.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000128 2048 0.73 5500 178240 22.4302 17.7091 2433.55 524.32 2998.12 2998.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000128 2048 0.73 5500 177280 22.3125 17.6333 1666.17 522.382 2228.62 2228.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000128 2048 0.73 5500 177600 22.4199 17.6822 1412.71 523.538 1976.46 1976.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.000128 2048 0.73 5500 176640 22.3549 17.6516 1297.75 522.698 1860.57 1860.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.000128 2048 0.73 5500 176000 22.3048 17.5931 1239.52 520.526 1800.05 1800.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.000128 2048 0.73 5520 178432 22.3704 17.6844 1954.24 523.821 2518.23 2518.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.000128 2048 0.73 5520 178176 22.4009 17.7091 1279.49 523.445 1843.16 1843.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.000128 2048 0.73 5520 178176 22.3693 17.6681 1035.25 523.967 1599.36 1599.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.000128 2048 0.73 5520 178176 22.3996 17.6746 897.381 524.166 1461.73 1461.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.000128 2048 0.73 5520 178400 22.4932 17.7125 2709.74 524.21 3274.27 3274.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.000128 2048 0.73 5520 178240 22.3986 17.6932 1681.41 523.818 2245.43 2245.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.000128 2048 0.73 5520 178080 22.4072 17.696 1369.33 523.117 1932.66 1932.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.000128 2048 0.73 5520 177280 22.2994 17.6355 1154.99 522.258 1717.29 1717.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000128 2048 0.73 5520 178368 22.413 17.7029 2486.98 524.318 3051.53 3051.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.000128 2048 0.73 5520 178176 22.3671 17.6599 1556.59 523.58 2120.32 2120.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.000128 2048 0.73 5520 177408 22.3427 17.6562 1272.2 522.562 1834.88 1834.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.000128 2048 0.73 5520 178176 22.3876 17.6725 1153.32 524.272 1717.76 1717.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.000128 2048 0.73 5520 177600 22.4271 17.6865 996.716 523.95 1560.89 1561.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000128 2048 0.73 5520 178304 22.4726 17.6988 2370.71 523.556 2934.56 2934.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000128 2048 0.73 5520 177856 22.3453 17.6761 1501.24 523.469 2064.84 2064.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.000128 2048 0.73 5520 178080 22.4068 17.7377 1259.28 523.13 1822.67 1822.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.000128 2048 0.73 5520 177408 22.2562 17.6456 1103.6 522.639 1666.25 1666.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.000128 2048 0.73 5520 178080 22.4808 17.7114 978.96 523.553 1542.82 1542.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000128 2048 0.73 5520 178176 22.3961 17.7406 2175.99 523.38 2739.62 2739.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000128 2048 0.73 5520 178176 22.3915 17.6725 1448.05 524.201 2012.43 2012.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.000128 2048 0.73 5520 178176 22.3933 17.6804 1198.14 524.225 1762.55 1762.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.000128 2048 0.73 5520 177152 22.2965 17.817 1065.92 522.988 1629.14 1629.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.000128 2048 0.73 5520 176640 22.3476 17.7951 980.224 522.777 1543.26 1543.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.000128 2048 0.73 5504 178560 22.3521 17.6737 1922.68 524.193 2487.02 2487.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.000128 2048 0.73 5504 178432 22.3714 17.6579 1234.29 523.932 1798.36 1798.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.000128 2048 0.73 5504 178176 22.3801 17.7218 1015.32 524.015 1579.55 1579.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.000128 2048 0.73 5504 178176 22.3916 17.664 878.31 524.154 1442.64 1442.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.000128 2048 0.73 5504 178560 22.4601 17.7461 2599.3 524.213 3163.84 3163.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.000128 2048 0.73 5504 178560 22.3835 17.6954 1586.48 523.958 2150.64 2150.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.000128 2048 0.73 5504 178080 22.4195 17.696 1307.1 523.577 1870.9 1871.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.000128 2048 0.73 5504 177920 22.2638 17.6286 1120.36 522.754 1683.12 1683.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.000128 2048 0.73 5504 177600 22.3805 17.6845 1021.8 522.444 1584.43 1584.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000128 2048 0.73 5504 178560 22.4104 17.6996 2398.9 524.024 2963.15 2963.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.000128 2048 0.73 5504 178176 22.3645 17.6785 1493.22 524.018 2057.39 2057.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.000128 2048 0.73 5504 177984 22.3138 17.6681 1226.27 522.61 1788.97 1789.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.000128 2048 0.73 5504 178176 22.3973 17.6798 1091.32 524.276 1655.78 1655.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.000128 2048 0.73 5504 177600 22.4299 17.6964 956.179 523.435 1519.85 1519.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000128 2048 0.73 5504 178528 22.4401 17.7091 2251.64 523.428 2815.33 2815.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000128 2048 0.73 5504 178304 22.3169 17.7009 1423.1 523.113 1986.34 1986.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000128 2048 0.73 5504 178080 22.4192 17.7 1202.59 523.265 1766.09 1766.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.000128 2048 0.73 5504 177408 22.2607 17.7034 1054.47 522.533 1617.07 1617.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.000128 2048 0.73 5504 178080 22.4849 17.7165 938.171 523.875 1502.35 1502.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000128 2048 0.73 5504 178432 22.3716 17.6641 2158.69 523.985 2722.82 2722.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000128 2048 0.73 5504 178176 22.384 17.6692 1401.51 523.671 1965.35 1965.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000128 2048 0.73 5504 178176 22.4071 17.766 1157.06 523.928 1721.28 1721.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.000128 2048 0.73 5504 177152 22.3394 17.6476 1033.11 522.635 1595.85 1595.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.000128 2048 0.73 5504 177920 22.3027 17.7061 955.494 522.816 1518.43 1518.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.000128 2048 0.73 5504 176640 22.245 17.5668 877.06 520.671 1437.65 1437.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 0.000128 2048 0.73 5504 178688 22.389 17.6947 1915.01 523.882 2479.1 2479.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.000128 2048 0.73 5504 178560 22.3353 17.6606 2158.49 524.245 2722.85 2722.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.000128 2048 0.73 5504 178432 22.3687 17.6579 1390.59 523.569 1954.29 1954.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.000128 2048 0.73 5504 178176 22.3771 17.6804 1130.76 524.012 1694.94 1695.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.000128 2048 0.73 5504 178176 22.3867 17.6802 1012.22 528.79 1581.18 1581.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.000128 2048 0.73 5504 177920 22.2669 17.6722 926.992 522.871 1489.91 1490.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.000128 2048 0.73 5504 178176 22.3828 17.6719 857.17 523.827 1421.16 1421.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.000128 2048 0.73 5504 177408 22.2734 17.6311 803.389 522.201 1365.61 1365.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.000128 2048 0.73 5504 177152 22.3256 17.6394 762.631 522.622 1325.33 1325.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 0.000128 2048 0.73 5520 177408 22.2497 17.6196 745.003 522.267 1307.25 1307.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.000128 2048 0.73 5504 177408 22.2761 17.6376 725.668 522.648 1288.34 1288.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 0.000128 2048 0.73 5500 176960 22.4811 17.705 744.699 523.543 1308.54 1308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 0.000128 2048 0.73 5520 178080 22.5044 17.7706 748.421 523.51 1312.32 1312.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.000128 2048 0.73 5504 178176 22.3891 17.6669 851.339 524.097 1415.61 1415.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.000128 2048 0.73 5504 176640 22.2957 17.6285 1285.05 521.595 1846.68 1846.78
