ARM GAS  /tmp/cc7OVv5M.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_misc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c"
  18              		.section	.text.nvic_priority_group_set,"ax",%progbits
  19              		.align	1
  20              		.global	nvic_priority_group_set
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	nvic_priority_group_set:
  26              	.LVL0:
  27              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \file    gd32f4xx_misc.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief   MISC driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** are permitted provided that the following conditions are met:
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****        list of conditions and the following disclaimer.
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****        this list of conditions and the following disclaimer in the documentation
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****        and/or other materials provided with the distribution.
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****        may be used to endorse or promote products derived from this software without
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****        specific prior written permission.
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/cc7OVv5M.s 			page 2


  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** OF SUCH DAMAGE.
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** #include "gd32f4xx_misc.h"
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    set the priority group
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  nvic_prigroup: the NVIC priority group
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        NVIC_PRIGROUP_PRE0_SUB4:0 bits for pre-emption priority 4 bits for subpriority
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        NVIC_PRIGROUP_PRE1_SUB3:1 bits for pre-emption priority 3 bits for subpriority
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        NVIC_PRIGROUP_PRE2_SUB2:2 bits for pre-emption priority 2 bits for subpriority
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        NVIC_PRIGROUP_PRE3_SUB1:3 bits for pre-emption priority 1 bits for subpriority
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        NVIC_PRIGROUP_PRE4_SUB0:4 bits for pre-emption priority 0 bits for subpriority
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void nvic_priority_group_set(uint32_t nvic_prigroup)
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
  28              		.loc 1 51 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     /* set the priority group value */
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     SCB->AIRCR = NVIC_AIRCR_VECTKEY_MASK | nvic_prigroup;
  33              		.loc 1 53 5 view .LVU1
  34              		.loc 1 53 16 is_stmt 0 view .LVU2
  35 0000 034B     		ldr	r3, .L2
  36              		.loc 1 53 42 view .LVU3
  37 0002 40F0BF60 		orr	r0, r0, #100139008
  38              	.LVL1:
  39              		.loc 1 53 42 view .LVU4
  40 0006 40F40030 		orr	r0, r0, #131072
  41              		.loc 1 53 16 view .LVU5
  42 000a D860     		str	r0, [r3, #12]
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
  43              		.loc 1 54 1 view .LVU6
  44 000c 7047     		bx	lr
  45              	.L3:
  46 000e 00BF     		.align	2
  47              	.L2:
  48 0010 00ED00E0 		.word	-536810240
  49              		.cfi_endproc
  50              	.LFE116:
  52              		.section	.text.nvic_irq_enable,"ax",%progbits
  53              		.align	1
  54              		.global	nvic_irq_enable
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  59              	nvic_irq_enable:
  60              	.LVL2:
  61              	.LFB117:
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
ARM GAS  /tmp/cc7OVv5M.s 			page 3


  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    enable NVIC request
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  nvic_irq: the NVIC interrupt request, detailed in IRQn_Type
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  nvic_irq_pre_priority: the pre-emption priority needed to set
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  nvic_irq_sub_priority: the subpriority needed to set
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void nvic_irq_enable(uint8_t nvic_irq, uint8_t nvic_irq_pre_priority,
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****                      uint8_t nvic_irq_sub_priority)
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
  62              		.loc 1 66 1 is_stmt 1 view -0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     uint32_t temp_priority = 0x00U, temp_pre = 0x00U, temp_sub = 0x00U;
  66              		.loc 1 67 5 view .LVU8
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     /* use the priority group value to get the temp_pre and the temp_sub */
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE0_SUB4) {
  67              		.loc 1 69 5 view .LVU9
  68              		.loc 1 69 13 is_stmt 0 view .LVU10
  69 0000 234B     		ldr	r3, .L14
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     uint32_t temp_priority = 0x00U, temp_pre = 0x00U, temp_sub = 0x00U;
  70              		.loc 1 66 1 view .LVU11
  71 0002 30B5     		push	{r4, r5, lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 12
  74              		.cfi_offset 4, -12
  75              		.cfi_offset 5, -8
  76              		.cfi_offset 14, -4
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     uint32_t temp_priority = 0x00U, temp_pre = 0x00U, temp_sub = 0x00U;
  77              		.loc 1 66 1 view .LVU12
  78 0004 1546     		mov	r5, r2
  79              		.loc 1 69 13 view .LVU13
  80 0006 DA68     		ldr	r2, [r3, #12]
  81              	.LVL3:
  82              		.loc 1 69 22 view .LVU14
  83 0008 02F4E062 		and	r2, r2, #1792
  84              		.loc 1 69 7 view .LVU15
  85 000c B2F5E06F 		cmp	r2, #1792
  86 0010 32D0     		beq	.L7
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_pre = 0U;
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x4U;
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE1_SUB3) {
  87              		.loc 1 72 12 is_stmt 1 view .LVU16
  88              		.loc 1 72 20 is_stmt 0 view .LVU17
  89 0012 DA68     		ldr	r2, [r3, #12]
  90              		.loc 1 72 29 view .LVU18
  91 0014 02F4E062 		and	r2, r2, #1792
  92              		.loc 1 72 14 view .LVU19
  93 0018 B2F5C06F 		cmp	r2, #1536
  94 001c 2FD0     		beq	.L8
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_pre = 1U;
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x3U;
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE2_SUB2) {
  95              		.loc 1 75 12 is_stmt 1 view .LVU20
  96              		.loc 1 75 20 is_stmt 0 view .LVU21
  97 001e DA68     		ldr	r2, [r3, #12]
ARM GAS  /tmp/cc7OVv5M.s 			page 4


  98              		.loc 1 75 29 view .LVU22
  99 0020 02F4E062 		and	r2, r2, #1792
 100              		.loc 1 75 14 view .LVU23
 101 0024 B2F5A06F 		cmp	r2, #1280
 102 0028 0DD0     		beq	.L6
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_pre = 2U;
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x2U;
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE3_SUB1) {
 103              		.loc 1 78 12 is_stmt 1 view .LVU24
 104              		.loc 1 78 20 is_stmt 0 view .LVU25
 105 002a DA68     		ldr	r2, [r3, #12]
 106              		.loc 1 78 29 view .LVU26
 107 002c 02F4E062 		and	r2, r2, #1792
 108              		.loc 1 78 14 view .LVU27
 109 0030 B2F5806F 		cmp	r2, #1024
 110 0034 26D0     		beq	.L9
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_pre = 3U;
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x1U;
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE4_SUB0) {
 111              		.loc 1 81 12 is_stmt 1 view .LVU28
 112              		.loc 1 81 20 is_stmt 0 view .LVU29
 113 0036 DA68     		ldr	r2, [r3, #12]
 114              		.loc 1 81 29 view .LVU30
 115 0038 02F4E062 		and	r2, r2, #1792
 116              		.loc 1 81 14 view .LVU31
 117 003c B2F5407F 		cmp	r2, #768
 118 0040 23D0     		beq	.L10
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_pre = 4U;
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x0U;
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else {
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         nvic_priority_group_set(NVIC_PRIGROUP_PRE2_SUB2);
 119              		.loc 1 85 9 is_stmt 1 view .LVU32
 120              	.LVL4:
 121              	.LBB6:
 122              	.LBI6:
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
 123              		.loc 1 50 6 view .LVU33
 124              	.LBB7:
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 125              		.loc 1 53 5 view .LVU34
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 126              		.loc 1 53 16 is_stmt 0 view .LVU35
 127 0042 144A     		ldr	r2, .L14+4
 128 0044 DA60     		str	r2, [r3, #12]
 129              	.LVL5:
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 130              		.loc 1 53 16 view .LVU36
 131              	.LBE7:
 132              	.LBE6:
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_pre = 2U;
 133              		.loc 1 86 9 is_stmt 1 view .LVU37
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x2U;
 134              		.loc 1 87 9 view .LVU38
 135              	.L6:
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE3_SUB1) {
 136              		.loc 1 77 18 is_stmt 0 view .LVU39
 137 0046 0223     		movs	r3, #2
ARM GAS  /tmp/cc7OVv5M.s 			page 5


  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x2U;
 138              		.loc 1 76 18 view .LVU40
 139 0048 1C46     		mov	r4, r3
 140              	.L5:
 141              	.LVL6:
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     }
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     /* get the temp_priority to fill the NVIC->IP register */
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     temp_priority = (uint32_t)nvic_irq_pre_priority << (0x4U - temp_pre);
 142              		.loc 1 90 5 is_stmt 1 view .LVU41
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     temp_priority |= nvic_irq_sub_priority & (0x0FU >> (0x4U - temp_sub));
 143              		.loc 1 91 62 is_stmt 0 view .LVU42
 144 004a C3F10403 		rsb	r3, r3, #4
 145              	.LVL7:
 146              		.loc 1 91 53 view .LVU43
 147 004e 0F22     		movs	r2, #15
 148 0050 DA40     		lsrs	r2, r2, r3
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     temp_priority |= nvic_irq_sub_priority & (0x0FU >> (0x4U - temp_sub));
 149              		.loc 1 90 62 view .LVU44
 150 0052 C4F10404 		rsb	r4, r4, #4
 151              	.LVL8:
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     temp_priority |= nvic_irq_sub_priority & (0x0FU >> (0x4U - temp_sub));
 152              		.loc 1 90 19 view .LVU45
 153 0056 A140     		lsls	r1, r1, r4
 154              	.LVL9:
 155              		.loc 1 91 5 is_stmt 1 view .LVU46
 156              		.loc 1 91 44 is_stmt 0 view .LVU47
 157 0058 2A40     		ands	r2, r2, r5
 158              		.loc 1 91 19 view .LVU48
 159 005a 0A43     		orrs	r2, r2, r1
 160              	.LVL10:
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     temp_priority = temp_priority << 0x04U;
 161              		.loc 1 92 5 is_stmt 1 view .LVU49
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     NVIC->IP[nvic_irq] = (uint8_t)temp_priority;
 162              		.loc 1 93 5 view .LVU50
 163              		.loc 1 93 24 is_stmt 0 view .LVU51
 164 005c 0E49     		ldr	r1, .L14+8
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     temp_priority = temp_priority << 0x04U;
 165              		.loc 1 92 19 view .LVU52
 166 005e 1201     		lsls	r2, r2, #4
 167              	.LVL11:
 168              		.loc 1 93 24 view .LVU53
 169 0060 0B18     		adds	r3, r1, r0
 170              		.loc 1 93 26 view .LVU54
 171 0062 D2B2     		uxtb	r2, r2
 172              	.LVL12:
 173              		.loc 1 93 24 view .LVU55
 174 0064 83F80023 		strb	r2, [r3, #768]
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     /* enable the selected IRQ */
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     NVIC->ISER[nvic_irq >> 0x05U] = (uint32_t)0x01U << (nvic_irq & (uint8_t)0x1FU);
 175              		.loc 1 95 5 is_stmt 1 view .LVU56
 176              		.loc 1 95 25 is_stmt 0 view .LVU57
 177 0068 4209     		lsrs	r2, r0, #5
 178              		.loc 1 95 53 view .LVU58
 179 006a 0123     		movs	r3, #1
 180              		.loc 1 95 66 view .LVU59
 181 006c 00F01F00 		and	r0, r0, #31
 182              	.LVL13:
ARM GAS  /tmp/cc7OVv5M.s 			page 6


 183              		.loc 1 95 53 view .LVU60
 184 0070 8340     		lsls	r3, r3, r0
 185              		.loc 1 95 35 view .LVU61
 186 0072 41F82230 		str	r3, [r1, r2, lsl #2]
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 187              		.loc 1 96 1 view .LVU62
 188 0076 30BD     		pop	{r4, r5, pc}
 189              	.LVL14:
 190              	.L7:
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE1_SUB3) {
 191              		.loc 1 71 18 view .LVU63
 192 0078 0423     		movs	r3, #4
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x4U;
 193              		.loc 1 70 18 view .LVU64
 194 007a 0024     		movs	r4, #0
 195 007c E5E7     		b	.L5
 196              	.L8:
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE2_SUB2) {
 197              		.loc 1 74 18 view .LVU65
 198 007e 0323     		movs	r3, #3
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x3U;
 199              		.loc 1 73 18 view .LVU66
 200 0080 0124     		movs	r4, #1
 201 0082 E2E7     		b	.L5
 202              	.L9:
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else if(((SCB->AIRCR) & (uint32_t)0x700U) == NVIC_PRIGROUP_PRE4_SUB0) {
 203              		.loc 1 80 18 view .LVU67
 204 0084 0123     		movs	r3, #1
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x1U;
 205              		.loc 1 79 18 view .LVU68
 206 0086 0324     		movs	r4, #3
 207 0088 DFE7     		b	.L5
 208              	.L10:
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else {
 209              		.loc 1 83 18 view .LVU69
 210 008a 0023     		movs	r3, #0
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         temp_sub = 0x0U;
 211              		.loc 1 82 18 view .LVU70
 212 008c 0424     		movs	r4, #4
 213 008e DCE7     		b	.L5
 214              	.L15:
 215              		.align	2
 216              	.L14:
 217 0090 00ED00E0 		.word	-536810240
 218 0094 0005FA05 		.word	100271360
 219 0098 00E100E0 		.word	-536813312
 220              		.cfi_endproc
 221              	.LFE117:
 223              		.section	.text.nvic_irq_disable,"ax",%progbits
 224              		.align	1
 225              		.global	nvic_irq_disable
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	nvic_irq_disable:
 231              	.LVL15:
 232              	.LFB118:
ARM GAS  /tmp/cc7OVv5M.s 			page 7


  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    disable NVIC request
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  nvic_irq: the NVIC interrupt request, detailed in IRQn_Type
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void nvic_irq_disable(uint8_t nvic_irq)
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
 233              		.loc 1 105 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     /* disable the selected IRQ.*/
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     NVIC->ICER[nvic_irq >> 0x05] = (uint32_t)0x01 << (nvic_irq & (uint8_t)0x1F);
 238              		.loc 1 107 5 view .LVU72
 239              		.loc 1 107 25 is_stmt 0 view .LVU73
 240 0000 4309     		lsrs	r3, r0, #5
 241              		.loc 1 107 34 view .LVU74
 242 0002 0449     		ldr	r1, .L17
 243              		.loc 1 107 64 view .LVU75
 244 0004 00F01F00 		and	r0, r0, #31
 245              	.LVL16:
 246              		.loc 1 107 51 view .LVU76
 247 0008 0122     		movs	r2, #1
 248              		.loc 1 107 34 view .LVU77
 249 000a 2033     		adds	r3, r3, #32
 250              		.loc 1 107 51 view .LVU78
 251 000c 8240     		lsls	r2, r2, r0
 252              		.loc 1 107 34 view .LVU79
 253 000e 41F82320 		str	r2, [r1, r3, lsl #2]
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 254              		.loc 1 108 1 view .LVU80
 255 0012 7047     		bx	lr
 256              	.L18:
 257              		.align	2
 258              	.L17:
 259 0014 00E100E0 		.word	-536813312
 260              		.cfi_endproc
 261              	.LFE118:
 263              		.section	.text.nvic_vector_table_set,"ax",%progbits
 264              		.align	1
 265              		.global	nvic_vector_table_set
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	nvic_vector_table_set:
 271              	.LVL17:
 272              	.LFB119:
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    set the NVIC vector table base address
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  nvic_vict_tab: the RAM or FLASH base address
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        NVIC_VECTTAB_RAM: RAM base address
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \are        NVIC_VECTTAB_FLASH: Flash base address
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  offset: Vector Table offset
ARM GAS  /tmp/cc7OVv5M.s 			page 8


 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
 273              		.loc 1 120 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     SCB->VTOR = nvic_vict_tab | (offset & NVIC_VECTTAB_OFFSET_MASK);
 278              		.loc 1 121 5 view .LVU82
 279              		.loc 1 121 41 is_stmt 0 view .LVU83
 280 0000 21F06041 		bic	r1, r1, #-536870912
 281              	.LVL18:
 282              		.loc 1 121 15 view .LVU84
 283 0004 034B     		ldr	r3, .L20
 284              		.loc 1 121 41 view .LVU85
 285 0006 21F07F01 		bic	r1, r1, #127
 286              		.loc 1 121 31 view .LVU86
 287 000a 0143     		orrs	r1, r1, r0
 288              		.loc 1 121 15 view .LVU87
 289 000c 9960     		str	r1, [r3, #8]
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     __DSB();
 290              		.loc 1 122 5 is_stmt 1 view .LVU88
 291              	.LBB8:
 292              	.LBI8:
 293              		.file 2 "Drivers/CMSIS/core_cmInstr.h"
   1:Drivers/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:Drivers/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:Drivers/CMSIS/core_cmInstr.h ****  *
   7:Drivers/CMSIS/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:Drivers/CMSIS/core_cmInstr.h ****  *
  10:Drivers/CMSIS/core_cmInstr.h ****  * @par
  11:Drivers/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:Drivers/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:Drivers/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:Drivers/CMSIS/core_cmInstr.h ****  *
  15:Drivers/CMSIS/core_cmInstr.h ****  * @par
  16:Drivers/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:Drivers/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:Drivers/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:Drivers/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:Drivers/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:Drivers/CMSIS/core_cmInstr.h ****  *
  22:Drivers/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:Drivers/CMSIS/core_cmInstr.h **** 
  24:Drivers/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:Drivers/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:Drivers/CMSIS/core_cmInstr.h **** 
  27:Drivers/CMSIS/core_cmInstr.h **** 
  28:Drivers/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:Drivers/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
ARM GAS  /tmp/cc7OVv5M.s 			page 9


  30:Drivers/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:Drivers/CMSIS/core_cmInstr.h ****   @{
  32:Drivers/CMSIS/core_cmInstr.h **** */
  33:Drivers/CMSIS/core_cmInstr.h **** 
  34:Drivers/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:Drivers/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:Drivers/CMSIS/core_cmInstr.h **** 
  37:Drivers/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:Drivers/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:Drivers/CMSIS/core_cmInstr.h **** #endif
  40:Drivers/CMSIS/core_cmInstr.h **** 
  41:Drivers/CMSIS/core_cmInstr.h **** 
  42:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:Drivers/CMSIS/core_cmInstr.h **** 
  44:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:Drivers/CMSIS/core_cmInstr.h ****  */
  46:Drivers/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:Drivers/CMSIS/core_cmInstr.h **** 
  48:Drivers/CMSIS/core_cmInstr.h **** 
  49:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:Drivers/CMSIS/core_cmInstr.h **** 
  51:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:Drivers/CMSIS/core_cmInstr.h ****  */
  54:Drivers/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:Drivers/CMSIS/core_cmInstr.h **** 
  56:Drivers/CMSIS/core_cmInstr.h **** 
  57:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:Drivers/CMSIS/core_cmInstr.h **** 
  59:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:Drivers/CMSIS/core_cmInstr.h ****  */
  62:Drivers/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:Drivers/CMSIS/core_cmInstr.h **** 
  64:Drivers/CMSIS/core_cmInstr.h **** 
  65:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:Drivers/CMSIS/core_cmInstr.h **** 
  67:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:Drivers/CMSIS/core_cmInstr.h ****  */
  69:Drivers/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:Drivers/CMSIS/core_cmInstr.h **** 
  71:Drivers/CMSIS/core_cmInstr.h **** 
  72:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:Drivers/CMSIS/core_cmInstr.h **** 
  74:Drivers/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:Drivers/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:Drivers/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:Drivers/CMSIS/core_cmInstr.h ****  */
  78:Drivers/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:Drivers/CMSIS/core_cmInstr.h **** 
  80:Drivers/CMSIS/core_cmInstr.h **** 
  81:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:Drivers/CMSIS/core_cmInstr.h **** 
  83:Drivers/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:Drivers/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:Drivers/CMSIS/core_cmInstr.h ****  */
  86:Drivers/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
ARM GAS  /tmp/cc7OVv5M.s 			page 10


  87:Drivers/CMSIS/core_cmInstr.h **** 
  88:Drivers/CMSIS/core_cmInstr.h **** 
  89:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:Drivers/CMSIS/core_cmInstr.h **** 
  91:Drivers/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:Drivers/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:Drivers/CMSIS/core_cmInstr.h ****  */
  94:Drivers/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:Drivers/CMSIS/core_cmInstr.h **** 
  96:Drivers/CMSIS/core_cmInstr.h **** 
  97:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:Drivers/CMSIS/core_cmInstr.h **** 
  99:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:Drivers/CMSIS/core_cmInstr.h **** 
 101:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:Drivers/CMSIS/core_cmInstr.h ****  */
 104:Drivers/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:Drivers/CMSIS/core_cmInstr.h **** 
 106:Drivers/CMSIS/core_cmInstr.h **** 
 107:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:Drivers/CMSIS/core_cmInstr.h **** 
 109:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:Drivers/CMSIS/core_cmInstr.h **** 
 111:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:Drivers/CMSIS/core_cmInstr.h ****  */
 114:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:Drivers/CMSIS/core_cmInstr.h **** {
 116:Drivers/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 118:Drivers/CMSIS/core_cmInstr.h **** }
 119:Drivers/CMSIS/core_cmInstr.h **** 
 120:Drivers/CMSIS/core_cmInstr.h **** 
 121:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:Drivers/CMSIS/core_cmInstr.h **** 
 123:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:Drivers/CMSIS/core_cmInstr.h **** 
 125:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:Drivers/CMSIS/core_cmInstr.h ****  */
 128:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:Drivers/CMSIS/core_cmInstr.h **** {
 130:Drivers/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 132:Drivers/CMSIS/core_cmInstr.h **** }
 133:Drivers/CMSIS/core_cmInstr.h **** 
 134:Drivers/CMSIS/core_cmInstr.h **** 
 135:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:Drivers/CMSIS/core_cmInstr.h **** 
 137:Drivers/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:Drivers/CMSIS/core_cmInstr.h **** 
 139:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:Drivers/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:Drivers/CMSIS/core_cmInstr.h ****  */
 143:Drivers/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
ARM GAS  /tmp/cc7OVv5M.s 			page 11


 144:Drivers/CMSIS/core_cmInstr.h **** 
 145:Drivers/CMSIS/core_cmInstr.h **** 
 146:Drivers/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:Drivers/CMSIS/core_cmInstr.h **** 
 148:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:Drivers/CMSIS/core_cmInstr.h **** 
 150:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:Drivers/CMSIS/core_cmInstr.h **** 
 152:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:Drivers/CMSIS/core_cmInstr.h ****  */
 155:Drivers/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:Drivers/CMSIS/core_cmInstr.h **** 
 157:Drivers/CMSIS/core_cmInstr.h **** 
 158:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:Drivers/CMSIS/core_cmInstr.h **** 
 160:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:Drivers/CMSIS/core_cmInstr.h **** 
 162:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:Drivers/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:Drivers/CMSIS/core_cmInstr.h ****  */
 165:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:Drivers/CMSIS/core_cmInstr.h **** 
 167:Drivers/CMSIS/core_cmInstr.h **** 
 168:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:Drivers/CMSIS/core_cmInstr.h **** 
 170:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:Drivers/CMSIS/core_cmInstr.h **** 
 172:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:Drivers/CMSIS/core_cmInstr.h ****  */
 175:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:Drivers/CMSIS/core_cmInstr.h **** 
 177:Drivers/CMSIS/core_cmInstr.h **** 
 178:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:Drivers/CMSIS/core_cmInstr.h **** 
 180:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:Drivers/CMSIS/core_cmInstr.h **** 
 182:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:Drivers/CMSIS/core_cmInstr.h ****  */
 185:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:Drivers/CMSIS/core_cmInstr.h **** 
 187:Drivers/CMSIS/core_cmInstr.h **** 
 188:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:Drivers/CMSIS/core_cmInstr.h **** 
 190:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:Drivers/CMSIS/core_cmInstr.h **** 
 192:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:Drivers/CMSIS/core_cmInstr.h ****  */
 197:Drivers/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:Drivers/CMSIS/core_cmInstr.h **** 
 199:Drivers/CMSIS/core_cmInstr.h **** 
 200:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
ARM GAS  /tmp/cc7OVv5M.s 			page 12


 201:Drivers/CMSIS/core_cmInstr.h **** 
 202:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:Drivers/CMSIS/core_cmInstr.h **** 
 204:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:Drivers/CMSIS/core_cmInstr.h ****  */
 209:Drivers/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:Drivers/CMSIS/core_cmInstr.h **** 
 211:Drivers/CMSIS/core_cmInstr.h **** 
 212:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:Drivers/CMSIS/core_cmInstr.h **** 
 214:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:Drivers/CMSIS/core_cmInstr.h **** 
 216:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:Drivers/CMSIS/core_cmInstr.h ****  */
 221:Drivers/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:Drivers/CMSIS/core_cmInstr.h **** 
 223:Drivers/CMSIS/core_cmInstr.h **** 
 224:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:Drivers/CMSIS/core_cmInstr.h **** 
 226:Drivers/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:Drivers/CMSIS/core_cmInstr.h **** 
 228:Drivers/CMSIS/core_cmInstr.h ****  */
 229:Drivers/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:Drivers/CMSIS/core_cmInstr.h **** 
 231:Drivers/CMSIS/core_cmInstr.h **** 
 232:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:Drivers/CMSIS/core_cmInstr.h **** 
 234:Drivers/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:Drivers/CMSIS/core_cmInstr.h **** 
 236:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:Drivers/CMSIS/core_cmInstr.h ****  */
 240:Drivers/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:Drivers/CMSIS/core_cmInstr.h **** 
 242:Drivers/CMSIS/core_cmInstr.h **** 
 243:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:Drivers/CMSIS/core_cmInstr.h **** 
 245:Drivers/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:Drivers/CMSIS/core_cmInstr.h **** 
 247:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:Drivers/CMSIS/core_cmInstr.h ****  */
 251:Drivers/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:Drivers/CMSIS/core_cmInstr.h **** 
 253:Drivers/CMSIS/core_cmInstr.h **** 
 254:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:Drivers/CMSIS/core_cmInstr.h **** 
 256:Drivers/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  /tmp/cc7OVv5M.s 			page 13


 258:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:Drivers/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:Drivers/CMSIS/core_cmInstr.h ****  */
 261:Drivers/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:Drivers/CMSIS/core_cmInstr.h **** 
 263:Drivers/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:Drivers/CMSIS/core_cmInstr.h **** 
 265:Drivers/CMSIS/core_cmInstr.h **** 
 266:Drivers/CMSIS/core_cmInstr.h **** 
 267:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:Drivers/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:Drivers/CMSIS/core_cmInstr.h **** 
 270:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:Drivers/CMSIS/core_cmInstr.h **** 
 272:Drivers/CMSIS/core_cmInstr.h **** 
 273:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:Drivers/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:Drivers/CMSIS/core_cmInstr.h **** 
 276:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:Drivers/CMSIS/core_cmInstr.h **** 
 278:Drivers/CMSIS/core_cmInstr.h **** 
 279:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:Drivers/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:Drivers/CMSIS/core_cmInstr.h **** 
 282:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:Drivers/CMSIS/core_cmInstr.h **** 
 284:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:Drivers/CMSIS/core_cmInstr.h ****  */
 286:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:Drivers/CMSIS/core_cmInstr.h **** {
 288:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 289:Drivers/CMSIS/core_cmInstr.h **** }
 290:Drivers/CMSIS/core_cmInstr.h **** 
 291:Drivers/CMSIS/core_cmInstr.h **** 
 292:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:Drivers/CMSIS/core_cmInstr.h **** 
 294:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
 296:Drivers/CMSIS/core_cmInstr.h ****  */
 297:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:Drivers/CMSIS/core_cmInstr.h **** {
 299:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:Drivers/CMSIS/core_cmInstr.h **** }
 301:Drivers/CMSIS/core_cmInstr.h **** 
 302:Drivers/CMSIS/core_cmInstr.h **** 
 303:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
 304:Drivers/CMSIS/core_cmInstr.h **** 
 305:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:Drivers/CMSIS/core_cmInstr.h ****  */
 308:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:Drivers/CMSIS/core_cmInstr.h **** {
 310:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:Drivers/CMSIS/core_cmInstr.h **** }
 312:Drivers/CMSIS/core_cmInstr.h **** 
 313:Drivers/CMSIS/core_cmInstr.h **** 
 314:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
ARM GAS  /tmp/cc7OVv5M.s 			page 14


 315:Drivers/CMSIS/core_cmInstr.h **** 
 316:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:Drivers/CMSIS/core_cmInstr.h ****  */
 318:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:Drivers/CMSIS/core_cmInstr.h **** {
 320:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("sev");
 321:Drivers/CMSIS/core_cmInstr.h **** }
 322:Drivers/CMSIS/core_cmInstr.h **** 
 323:Drivers/CMSIS/core_cmInstr.h **** 
 324:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:Drivers/CMSIS/core_cmInstr.h **** 
 326:Drivers/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:Drivers/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:Drivers/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:Drivers/CMSIS/core_cmInstr.h ****  */
 330:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:Drivers/CMSIS/core_cmInstr.h **** {
 332:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("isb");
 333:Drivers/CMSIS/core_cmInstr.h **** }
 334:Drivers/CMSIS/core_cmInstr.h **** 
 335:Drivers/CMSIS/core_cmInstr.h **** 
 336:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:Drivers/CMSIS/core_cmInstr.h **** 
 338:Drivers/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:Drivers/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:Drivers/CMSIS/core_cmInstr.h ****  */
 341:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 294              		.loc 2 341 57 view .LVU89
 295              	.LBB9:
 342:Drivers/CMSIS/core_cmInstr.h **** {
 343:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("dsb");
 296              		.loc 2 343 3 view .LVU90
 297              		.syntax unified
 298              	@ 343 "Drivers/CMSIS/core_cmInstr.h" 1
 299 000e BFF34F8F 		dsb
 300              	@ 0 "" 2
 301              		.thumb
 302              		.syntax unified
 303              	.LBE9:
 304              	.LBE8:
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 305              		.loc 1 123 1 is_stmt 0 view .LVU91
 306 0012 7047     		bx	lr
 307              	.L21:
 308              		.align	2
 309              	.L20:
 310 0014 00ED00E0 		.word	-536810240
 311              		.cfi_endproc
 312              	.LFE119:
 314              		.section	.text.system_lowpower_set,"ax",%progbits
 315              		.align	1
 316              		.global	system_lowpower_set
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	system_lowpower_set:
 322              	.LVL19:
ARM GAS  /tmp/cc7OVv5M.s 			page 15


 323              	.LFB120:
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    set the state of the low power mode
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  lowpower_mode: the low power mode state
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SCB_LPM_SLEEP_EXIT_ISR: if chose this para, the system always enter low power
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****                     mode by exiting from ISR
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SCB_LPM_DEEPSLEEP: if chose this para, the system will enter the DEEPSLEEP mode
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SCB_LPM_WAKE_BY_ALL_INT: if chose this para, the lowpower mode can be woke up
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****                     by all the enable and disable interrupts
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void system_lowpower_set(uint8_t lowpower_mode)
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
 324              		.loc 1 137 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     SCB->SCR |= (uint32_t)lowpower_mode;
 329              		.loc 1 138 5 view .LVU93
 330              		.loc 1 138 8 is_stmt 0 view .LVU94
 331 0000 024B     		ldr	r3, .L23
 332 0002 1A69     		ldr	r2, [r3, #16]
 333              		.loc 1 138 14 view .LVU95
 334 0004 1043     		orrs	r0, r0, r2
 335              	.LVL20:
 336              		.loc 1 138 14 view .LVU96
 337 0006 1861     		str	r0, [r3, #16]
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 338              		.loc 1 139 1 view .LVU97
 339 0008 7047     		bx	lr
 340              	.L24:
 341 000a 00BF     		.align	2
 342              	.L23:
 343 000c 00ED00E0 		.word	-536810240
 344              		.cfi_endproc
 345              	.LFE120:
 347              		.section	.text.system_lowpower_reset,"ax",%progbits
 348              		.align	1
 349              		.global	system_lowpower_reset
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	system_lowpower_reset:
 355              	.LVL21:
 356              	.LFB121:
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    reset the state of the low power mode
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  lowpower_mode: the low power mode state
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SCB_LPM_SLEEP_EXIT_ISR: if chose this para, the system will exit low power
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****                     mode by exiting from ISR
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SCB_LPM_DEEPSLEEP: if chose this para, the system will enter the SLEEP mode
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SCB_LPM_WAKE_BY_ALL_INT: if chose this para, the lowpower mode only can be
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****                     woke up by the enable interrupts
ARM GAS  /tmp/cc7OVv5M.s 			page 16


 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void system_lowpower_reset(uint8_t lowpower_mode)
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
 357              		.loc 1 153 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     SCB->SCR &= (~(uint32_t)lowpower_mode);
 362              		.loc 1 154 5 view .LVU99
 363              		.loc 1 154 8 is_stmt 0 view .LVU100
 364 0000 024A     		ldr	r2, .L26
 365 0002 1369     		ldr	r3, [r2, #16]
 366              		.loc 1 154 14 view .LVU101
 367 0004 23EA0003 		bic	r3, r3, r0
 368 0008 1361     		str	r3, [r2, #16]
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 369              		.loc 1 155 1 view .LVU102
 370 000a 7047     		bx	lr
 371              	.L27:
 372              		.align	2
 373              	.L26:
 374 000c 00ED00E0 		.word	-536810240
 375              		.cfi_endproc
 376              	.LFE121:
 378              		.section	.text.systick_clksource_set,"ax",%progbits
 379              		.align	1
 380              		.global	systick_clksource_set
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	systick_clksource_set:
 386              	.LVL22:
 387              	.LFB122:
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** /*!
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \brief    set the systick clock source
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[in]  systick_clksource: the systick clock source needed to choose
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SYSTICK_CLKSOURCE_HCLK: systick clock source is from HCLK
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****       \arg        SYSTICK_CLKSOURCE_HCLK_DIV8: systick clock source is from HCLK/8
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \param[out] none
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     \retval     none
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** */
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** 
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** void systick_clksource_set(uint32_t systick_clksource)
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** {
 388              		.loc 1 167 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		@ link register save eliminated.
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     if(SYSTICK_CLKSOURCE_HCLK == systick_clksource) {
 393              		.loc 1 168 5 view .LVU104
 394 0000 4FF0E023 		mov	r3, #-536813568
 395              		.loc 1 168 7 is_stmt 0 view .LVU105
ARM GAS  /tmp/cc7OVv5M.s 			page 17


 396 0004 0428     		cmp	r0, #4
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         /* set the systick clock source from HCLK */
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 397              		.loc 1 170 16 view .LVU106
 398 0006 1A69     		ldr	r2, [r3, #16]
 399              		.loc 1 170 9 is_stmt 1 view .LVU107
 400              		.loc 1 170 23 is_stmt 0 view .LVU108
 401 0008 0CBF     		ite	eq
 402 000a 42F00402 		orreq	r2, r2, #4
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     } else {
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         /* set the systick clock source from HCLK/8 */
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****         SysTick->CTRL &= SYSTICK_CLKSOURCE_HCLK_DIV8;
 403              		.loc 1 173 9 is_stmt 1 view .LVU109
 404              		.loc 1 173 23 is_stmt 0 view .LVU110
 405 000e 22F00402 		bicne	r2, r2, #4
 406 0012 1A61     		str	r2, [r3, #16]
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c ****     }
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_misc.c **** }
 407              		.loc 1 175 1 view .LVU111
 408 0014 7047     		bx	lr
 409              		.cfi_endproc
 410              	.LFE122:
 412              		.text
 413              	.Letext0:
 414              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 415              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 416              		.file 5 "Drivers/CMSIS/core_cm4.h"
ARM GAS  /tmp/cc7OVv5M.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_misc.c
     /tmp/cc7OVv5M.s:19     .text.nvic_priority_group_set:0000000000000000 $t
     /tmp/cc7OVv5M.s:25     .text.nvic_priority_group_set:0000000000000000 nvic_priority_group_set
     /tmp/cc7OVv5M.s:48     .text.nvic_priority_group_set:0000000000000010 $d
     /tmp/cc7OVv5M.s:53     .text.nvic_irq_enable:0000000000000000 $t
     /tmp/cc7OVv5M.s:59     .text.nvic_irq_enable:0000000000000000 nvic_irq_enable
     /tmp/cc7OVv5M.s:217    .text.nvic_irq_enable:0000000000000090 $d
     /tmp/cc7OVv5M.s:224    .text.nvic_irq_disable:0000000000000000 $t
     /tmp/cc7OVv5M.s:230    .text.nvic_irq_disable:0000000000000000 nvic_irq_disable
     /tmp/cc7OVv5M.s:259    .text.nvic_irq_disable:0000000000000014 $d
     /tmp/cc7OVv5M.s:264    .text.nvic_vector_table_set:0000000000000000 $t
     /tmp/cc7OVv5M.s:270    .text.nvic_vector_table_set:0000000000000000 nvic_vector_table_set
     /tmp/cc7OVv5M.s:310    .text.nvic_vector_table_set:0000000000000014 $d
     /tmp/cc7OVv5M.s:315    .text.system_lowpower_set:0000000000000000 $t
     /tmp/cc7OVv5M.s:321    .text.system_lowpower_set:0000000000000000 system_lowpower_set
     /tmp/cc7OVv5M.s:343    .text.system_lowpower_set:000000000000000c $d
     /tmp/cc7OVv5M.s:348    .text.system_lowpower_reset:0000000000000000 $t
     /tmp/cc7OVv5M.s:354    .text.system_lowpower_reset:0000000000000000 system_lowpower_reset
     /tmp/cc7OVv5M.s:374    .text.system_lowpower_reset:000000000000000c $d
     /tmp/cc7OVv5M.s:379    .text.systick_clksource_set:0000000000000000 $t
     /tmp/cc7OVv5M.s:385    .text.systick_clksource_set:0000000000000000 systick_clksource_set

NO UNDEFINED SYMBOLS
