
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099b8  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08009b50  08009b50  00019b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b70  08009b70  0002033c  2**0
                  CONTENTS
  4 .ARM          00000008  08009b70  08009b70  00019b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b78  08009b78  0002033c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b78  08009b78  00019b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b7c  08009b7c  00019b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000033c  20000000  08009b80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d14  20000340  08009ebc  00020340  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001054  08009ebc  00021054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002033c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000179ec  00000000  00000000  0002036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d56  00000000  00000000  00037d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  0003aab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b0  00000000  00000000  0003bd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001895f  00000000  00000000  0003cf00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001837c  00000000  00000000  0005585f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094974  00000000  00000000  0006dbdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010254f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051f0  00000000  00000000  001025a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000340 	.word	0x20000340
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009b38 	.word	0x08009b38

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000344 	.word	0x20000344
 80001d4:	08009b38 	.word	0x08009b38

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b974 	b.w	8000e50 <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9d08      	ldr	r5, [sp, #32]
 8000b86:	4604      	mov	r4, r0
 8000b88:	468e      	mov	lr, r1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d14d      	bne.n	8000c2a <__udivmoddi4+0xaa>
 8000b8e:	428a      	cmp	r2, r1
 8000b90:	4694      	mov	ip, r2
 8000b92:	d969      	bls.n	8000c68 <__udivmoddi4+0xe8>
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	b152      	cbz	r2, 8000bb0 <__udivmoddi4+0x30>
 8000b9a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b9e:	f1c2 0120 	rsb	r1, r2, #32
 8000ba2:	fa20 f101 	lsr.w	r1, r0, r1
 8000ba6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000baa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bae:	4094      	lsls	r4, r2
 8000bb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb4:	0c21      	lsrs	r1, r4, #16
 8000bb6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bba:	fa1f f78c 	uxth.w	r7, ip
 8000bbe:	fb08 e316 	mls	r3, r8, r6, lr
 8000bc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bc6:	fb06 f107 	mul.w	r1, r6, r7
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	d90a      	bls.n	8000be4 <__udivmoddi4+0x64>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bd6:	f080 811f 	bcs.w	8000e18 <__udivmoddi4+0x298>
 8000bda:	4299      	cmp	r1, r3
 8000bdc:	f240 811c 	bls.w	8000e18 <__udivmoddi4+0x298>
 8000be0:	3e02      	subs	r6, #2
 8000be2:	4463      	add	r3, ip
 8000be4:	1a5b      	subs	r3, r3, r1
 8000be6:	b2a4      	uxth	r4, r4
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf4:	fb00 f707 	mul.w	r7, r0, r7
 8000bf8:	42a7      	cmp	r7, r4
 8000bfa:	d90a      	bls.n	8000c12 <__udivmoddi4+0x92>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	f080 810a 	bcs.w	8000e1c <__udivmoddi4+0x29c>
 8000c08:	42a7      	cmp	r7, r4
 8000c0a:	f240 8107 	bls.w	8000e1c <__udivmoddi4+0x29c>
 8000c0e:	4464      	add	r4, ip
 8000c10:	3802      	subs	r0, #2
 8000c12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c16:	1be4      	subs	r4, r4, r7
 8000c18:	2600      	movs	r6, #0
 8000c1a:	b11d      	cbz	r5, 8000c24 <__udivmoddi4+0xa4>
 8000c1c:	40d4      	lsrs	r4, r2
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e9c5 4300 	strd	r4, r3, [r5]
 8000c24:	4631      	mov	r1, r6
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d909      	bls.n	8000c42 <__udivmoddi4+0xc2>
 8000c2e:	2d00      	cmp	r5, #0
 8000c30:	f000 80ef 	beq.w	8000e12 <__udivmoddi4+0x292>
 8000c34:	2600      	movs	r6, #0
 8000c36:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3a:	4630      	mov	r0, r6
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	fab3 f683 	clz	r6, r3
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d14a      	bne.n	8000ce0 <__udivmoddi4+0x160>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xd4>
 8000c4e:	4282      	cmp	r2, r0
 8000c50:	f200 80f9 	bhi.w	8000e46 <__udivmoddi4+0x2c6>
 8000c54:	1a84      	subs	r4, r0, r2
 8000c56:	eb61 0303 	sbc.w	r3, r1, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	469e      	mov	lr, r3
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	d0e0      	beq.n	8000c24 <__udivmoddi4+0xa4>
 8000c62:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c66:	e7dd      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000c68:	b902      	cbnz	r2, 8000c6c <__udivmoddi4+0xec>
 8000c6a:	deff      	udf	#255	; 0xff
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f040 8092 	bne.w	8000d9a <__udivmoddi4+0x21a>
 8000c76:	eba1 010c 	sub.w	r1, r1, ip
 8000c7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7e:	fa1f fe8c 	uxth.w	lr, ip
 8000c82:	2601      	movs	r6, #1
 8000c84:	0c20      	lsrs	r0, r4, #16
 8000c86:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c8a:	fb07 1113 	mls	r1, r7, r3, r1
 8000c8e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c92:	fb0e f003 	mul.w	r0, lr, r3
 8000c96:	4288      	cmp	r0, r1
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x12c>
 8000c9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ca2:	d202      	bcs.n	8000caa <__udivmoddi4+0x12a>
 8000ca4:	4288      	cmp	r0, r1
 8000ca6:	f200 80cb 	bhi.w	8000e40 <__udivmoddi4+0x2c0>
 8000caa:	4643      	mov	r3, r8
 8000cac:	1a09      	subs	r1, r1, r0
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cb8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d908      	bls.n	8000cd6 <__udivmoddi4+0x156>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ccc:	d202      	bcs.n	8000cd4 <__udivmoddi4+0x154>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f200 80bb 	bhi.w	8000e4a <__udivmoddi4+0x2ca>
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	eba4 040e 	sub.w	r4, r4, lr
 8000cda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cde:	e79c      	b.n	8000c1a <__udivmoddi4+0x9a>
 8000ce0:	f1c6 0720 	rsb	r7, r6, #32
 8000ce4:	40b3      	lsls	r3, r6
 8000ce6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cee:	fa20 f407 	lsr.w	r4, r0, r7
 8000cf2:	fa01 f306 	lsl.w	r3, r1, r6
 8000cf6:	431c      	orrs	r4, r3
 8000cf8:	40f9      	lsrs	r1, r7
 8000cfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cfe:	fa00 f306 	lsl.w	r3, r0, r6
 8000d02:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d06:	0c20      	lsrs	r0, r4, #16
 8000d08:	fa1f fe8c 	uxth.w	lr, ip
 8000d0c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	fb08 f00e 	mul.w	r0, r8, lr
 8000d18:	4288      	cmp	r0, r1
 8000d1a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d1e:	d90b      	bls.n	8000d38 <__udivmoddi4+0x1b8>
 8000d20:	eb1c 0101 	adds.w	r1, ip, r1
 8000d24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d28:	f080 8088 	bcs.w	8000e3c <__udivmoddi4+0x2bc>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f240 8085 	bls.w	8000e3c <__udivmoddi4+0x2bc>
 8000d32:	f1a8 0802 	sub.w	r8, r8, #2
 8000d36:	4461      	add	r1, ip
 8000d38:	1a09      	subs	r1, r1, r0
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d40:	fb09 1110 	mls	r1, r9, r0, r1
 8000d44:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	458e      	cmp	lr, r1
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1e2>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d58:	d26c      	bcs.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5a:	458e      	cmp	lr, r1
 8000d5c:	d96a      	bls.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	4461      	add	r1, ip
 8000d62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d66:	fba0 9402 	umull	r9, r4, r0, r2
 8000d6a:	eba1 010e 	sub.w	r1, r1, lr
 8000d6e:	42a1      	cmp	r1, r4
 8000d70:	46c8      	mov	r8, r9
 8000d72:	46a6      	mov	lr, r4
 8000d74:	d356      	bcc.n	8000e24 <__udivmoddi4+0x2a4>
 8000d76:	d053      	beq.n	8000e20 <__udivmoddi4+0x2a0>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x212>
 8000d7a:	ebb3 0208 	subs.w	r2, r3, r8
 8000d7e:	eb61 010e 	sbc.w	r1, r1, lr
 8000d82:	fa01 f707 	lsl.w	r7, r1, r7
 8000d86:	fa22 f306 	lsr.w	r3, r2, r6
 8000d8a:	40f1      	lsrs	r1, r6
 8000d8c:	431f      	orrs	r7, r3
 8000d8e:	e9c5 7100 	strd	r7, r1, [r5]
 8000d92:	2600      	movs	r6, #0
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	f1c2 0320 	rsb	r3, r2, #32
 8000d9e:	40d8      	lsrs	r0, r3
 8000da0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da4:	fa21 f303 	lsr.w	r3, r1, r3
 8000da8:	4091      	lsls	r1, r2
 8000daa:	4301      	orrs	r1, r0
 8000dac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000db8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dbc:	0c0b      	lsrs	r3, r1, #16
 8000dbe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dc2:	fb00 f60e 	mul.w	r6, r0, lr
 8000dc6:	429e      	cmp	r6, r3
 8000dc8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x260>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dd6:	d22f      	bcs.n	8000e38 <__udivmoddi4+0x2b8>
 8000dd8:	429e      	cmp	r6, r3
 8000dda:	d92d      	bls.n	8000e38 <__udivmoddi4+0x2b8>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	4463      	add	r3, ip
 8000de0:	1b9b      	subs	r3, r3, r6
 8000de2:	b289      	uxth	r1, r1
 8000de4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000de8:	fb07 3316 	mls	r3, r7, r6, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb06 f30e 	mul.w	r3, r6, lr
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x28a>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e00:	d216      	bcs.n	8000e30 <__udivmoddi4+0x2b0>
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d914      	bls.n	8000e30 <__udivmoddi4+0x2b0>
 8000e06:	3e02      	subs	r6, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	1ac9      	subs	r1, r1, r3
 8000e0c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e10:	e738      	b.n	8000c84 <__udivmoddi4+0x104>
 8000e12:	462e      	mov	r6, r5
 8000e14:	4628      	mov	r0, r5
 8000e16:	e705      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	e6e3      	b.n	8000be4 <__udivmoddi4+0x64>
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	e6f8      	b.n	8000c12 <__udivmoddi4+0x92>
 8000e20:	454b      	cmp	r3, r9
 8000e22:	d2a9      	bcs.n	8000d78 <__udivmoddi4+0x1f8>
 8000e24:	ebb9 0802 	subs.w	r8, r9, r2
 8000e28:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	e7a3      	b.n	8000d78 <__udivmoddi4+0x1f8>
 8000e30:	4646      	mov	r6, r8
 8000e32:	e7ea      	b.n	8000e0a <__udivmoddi4+0x28a>
 8000e34:	4620      	mov	r0, r4
 8000e36:	e794      	b.n	8000d62 <__udivmoddi4+0x1e2>
 8000e38:	4640      	mov	r0, r8
 8000e3a:	e7d1      	b.n	8000de0 <__udivmoddi4+0x260>
 8000e3c:	46d0      	mov	r8, sl
 8000e3e:	e77b      	b.n	8000d38 <__udivmoddi4+0x1b8>
 8000e40:	3b02      	subs	r3, #2
 8000e42:	4461      	add	r1, ip
 8000e44:	e732      	b.n	8000cac <__udivmoddi4+0x12c>
 8000e46:	4630      	mov	r0, r6
 8000e48:	e709      	b.n	8000c5e <__udivmoddi4+0xde>
 8000e4a:	4464      	add	r4, ip
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	e742      	b.n	8000cd6 <__udivmoddi4+0x156>

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <read_pos>:

extern enum State_Machine {
	INIT, INIT_HOMING, CALIBRATE, TRAJECT_GEN, PID_STATE, EMERGENCY_LIMIT, IDLE
} State ;

void read_pos() {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2);
 8000e58:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <read_pos+0x3c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5e:	461a      	mov	r2, r3
 8000e60:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <read_pos+0x40>)
 8000e62:	601a      	str	r2, [r3, #0]
	PosY = QEIReadRaw * (120.0 / 8192.0);
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <read_pos+0x40>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fb07 	bl	800047c <__aeabi_i2d>
 8000e6e:	f04f 0200 	mov.w	r2, #0
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <read_pos+0x44>)
 8000e74:	f7ff fb6c 	bl	8000550 <__aeabi_dmul>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	4619      	mov	r1, r3
 8000e80:	f7ff fe16 	bl	8000ab0 <__aeabi_d2f>
 8000e84:	4603      	mov	r3, r0
 8000e86:	4a05      	ldr	r2, [pc, #20]	; (8000e9c <read_pos+0x48>)
 8000e88:	6013      	str	r3, [r2, #0]
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200004e4 	.word	0x200004e4
 8000e94:	20000fa8 	.word	0x20000fa8
 8000e98:	3f8e0000 	.word	0x3f8e0000
 8000e9c:	20000fac 	.word	0x20000fac

08000ea0 <motor>:

void motor(uint32_t speed, int DIR) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
	if (DIR == -1) {
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eb0:	d10a      	bne.n	8000ec8 <motor+0x28>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET); //1
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eb8:	480c      	ldr	r0, [pc, #48]	; (8000eec <motor+0x4c>)
 8000eba:	f003 fdd7 	bl	8004a6c <HAL_GPIO_WritePin>

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <motor+0x50>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	635a      	str	r2, [r3, #52]	; 0x34
	} else if (DIR == 1) {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET); //0
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);

	}
}
 8000ec6:	e00c      	b.n	8000ee2 <motor+0x42>
	} else if (DIR == 1) {
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d109      	bne.n	8000ee2 <motor+0x42>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET); //0
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed4:	4805      	ldr	r0, [pc, #20]	; (8000eec <motor+0x4c>)
 8000ed6:	f003 fdc9 	bl	8004a6c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <motor+0x50>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	20000430 	.word	0x20000430

08000ef4 <Init_Homing>:

void Init_Homing() {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	static uint16_t state_homing = 0;
	switch (state_homing) {
 8000ef8:	4b36      	ldr	r3, [pc, #216]	; (8000fd4 <Init_Homing+0xe0>)
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <Init_Homing+0x12>
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d01a      	beq.n	8000f3a <Init_Homing+0x46>
		} else {
			motor(Max_Counter_PWM * 0.18, 1);
		}
		break;
	}
}
 8000f04:	e064      	b.n	8000fd0 <Init_Homing+0xdc>
		if (HAL_GPIO_ReadPin(Photoelectric_sensor_3_GPIO_Port,
 8000f06:	2140      	movs	r1, #64	; 0x40
 8000f08:	4833      	ldr	r0, [pc, #204]	; (8000fd8 <Init_Homing+0xe4>)
 8000f0a:	f003 fd97 	bl	8004a3c <HAL_GPIO_ReadPin>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d10b      	bne.n	8000f2c <Init_Homing+0x38>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f14:	4b31      	ldr	r3, [pc, #196]	; (8000fdc <Init_Homing+0xe8>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
			motor(0, 1);
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f7ff ffbe 	bl	8000ea0 <motor>
			state_homing = 1;
 8000f24:	4b2b      	ldr	r3, [pc, #172]	; (8000fd4 <Init_Homing+0xe0>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	801a      	strh	r2, [r3, #0]
		break;
 8000f2a:	e051      	b.n	8000fd0 <Init_Homing+0xdc>
			motor(Max_Counter_PWM * 0.25, -1);
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f30:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000f34:	f7ff ffb4 	bl	8000ea0 <motor>
		break;
 8000f38:	e04a      	b.n	8000fd0 <Init_Homing+0xdc>
		if (HAL_GPIO_ReadPin(Photoelectric_sensor_2_GPIO_Port,
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	4828      	ldr	r0, [pc, #160]	; (8000fe0 <Init_Homing+0xec>)
 8000f3e:	f003 fd7d 	bl	8004a3c <HAL_GPIO_ReadPin>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d13d      	bne.n	8000fc4 <Init_Homing+0xd0>
			motor(0, 1);
 8000f48:	2101      	movs	r1, #1
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f7ff ffa8 	bl	8000ea0 <motor>
			HAL_Delay(200);
 8000f50:	20c8      	movs	r0, #200	; 0xc8
 8000f52:	f002 feab 	bl	8003cac <HAL_Delay>
			__HAL_TIM_SET_COUNTER(&htim2, 23893);
 8000f56:	4b21      	ldr	r3, [pc, #132]	; (8000fdc <Init_Homing+0xe8>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f645 5255 	movw	r2, #23893	; 0x5d55
 8000f5e:	625a      	str	r2, [r3, #36]	; 0x24
			QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2);
 8000f60:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <Init_Homing+0xe8>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b1e      	ldr	r3, [pc, #120]	; (8000fe4 <Init_Homing+0xf0>)
 8000f6a:	601a      	str	r2, [r3, #0]
			PosY = QEIReadRaw * (120.0 / 8192.0);
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <Init_Homing+0xf0>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fa83 	bl	800047c <__aeabi_i2d>
 8000f76:	f04f 0200 	mov.w	r2, #0
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <Init_Homing+0xf4>)
 8000f7c:	f7ff fae8 	bl	8000550 <__aeabi_dmul>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	4610      	mov	r0, r2
 8000f86:	4619      	mov	r1, r3
 8000f88:	f7ff fd92 	bl	8000ab0 <__aeabi_d2f>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a17      	ldr	r2, [pc, #92]	; (8000fec <Init_Homing+0xf8>)
 8000f90:	6013      	str	r3, [r2, #0]
			pos_i = PosY;
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <Init_Homing+0xf8>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a16      	ldr	r2, [pc, #88]	; (8000ff0 <Init_Homing+0xfc>)
 8000f98:	6013      	str	r3, [r2, #0]
			pos_f = position_test[position_index];
 8000f9a:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <Init_Homing+0x100>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a16      	ldr	r2, [pc, #88]	; (8000ff8 <Init_Homing+0x104>)
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	4413      	add	r3, r2
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a15      	ldr	r2, [pc, #84]	; (8000ffc <Init_Homing+0x108>)
 8000fa8:	6013      	str	r3, [r2, #0]
			State_PID = 2;
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <Init_Homing+0x10c>)
 8000fac:	2202      	movs	r2, #2
 8000fae:	701a      	strb	r2, [r3, #0]
			state_homing = 0;
 8000fb0:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <Init_Homing+0xe0>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	801a      	strh	r2, [r3, #0]
			EndEffector_Event(6);
 8000fb6:	2006      	movs	r0, #6
 8000fb8:	f000 fb82 	bl	80016c0 <EndEffector_Event>
			State = IDLE;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <Init_Homing+0x110>)
 8000fbe:	2206      	movs	r2, #6
 8000fc0:	701a      	strb	r2, [r3, #0]
		break;
 8000fc2:	e004      	b.n	8000fce <Init_Homing+0xda>
			motor(Max_Counter_PWM * 0.18, 1);
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	f642 6014 	movw	r0, #11796	; 0x2e14
 8000fca:	f7ff ff69 	bl	8000ea0 <motor>
		break;
 8000fce:	bf00      	nop
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	2000035c 	.word	0x2000035c
 8000fd8:	40020800 	.word	0x40020800
 8000fdc:	200004e4 	.word	0x200004e4
 8000fe0:	40020400 	.word	0x40020400
 8000fe4:	20000fa8 	.word	0x20000fa8
 8000fe8:	3f8e0000 	.word	0x3f8e0000
 8000fec:	20000fac 	.word	0x20000fac
 8000ff0:	200008fc 	.word	0x200008fc
 8000ff4:	20000fb0 	.word	0x20000fb0
 8000ff8:	20000274 	.word	0x20000274
 8000ffc:	20000900 	.word	0x20000900
 8001000:	20000270 	.word	0x20000270
 8001004:	20000fb4 	.word	0x20000fb4

08001008 <modbus_1t5_Timeout>:
void ModbusErrorReply(uint8_t);
void Modbus_frame_response();

// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <modbus_1t5_Timeout+0x1c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2201      	movs	r2, #1
 8001016:	751a      	strb	r2, [r3, #20]
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	20000360 	.word	0x20000360

08001028 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <modbus_3t5_Timeout+0x1c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	755a      	strb	r2, [r3, #21]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	20000360 	.word	0x20000360

08001048 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2201      	movs	r2, #1
 8001058:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <modbus_UART_Recived+0x60>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8001062:	1c59      	adds	r1, r3, #1
 8001064:	b289      	uxth	r1, r1
 8001066:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 800106a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800106e:	d210      	bcs.n	8001092 <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001070:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	68d8      	ldr	r0, [r3, #12]
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <modbus_UART_Recived+0x60>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001082:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001086:	4413      	add	r3, r2
 8001088:	3302      	adds	r3, #2
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	f007 fa9d 	bl	80085cc <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <modbus_UART_Recived+0x60>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	; 0x24

}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000360 	.word	0x20000360

080010ac <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80010b6:	4a24      	ldr	r2, [pc, #144]	; (8001148 <Modbus_init+0x9c>)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80010bc:	4b22      	ldr	r3, [pc, #136]	; (8001148 <Modbus_init+0x9c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 80010c4:	4b20      	ldr	r3, [pc, #128]	; (8001148 <Modbus_init+0x9c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	4a20      	ldr	r2, [pc, #128]	; (800114c <Modbus_init+0xa0>)
 80010cc:	2114      	movs	r1, #20
 80010ce:	4618      	mov	r0, r3
 80010d0:	f006 fc2e 	bl	8007930 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80010d4:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <Modbus_init+0x9c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	4a1d      	ldr	r2, [pc, #116]	; (8001150 <Modbus_init+0xa4>)
 80010dc:	210e      	movs	r1, #14
 80010de:	4618      	mov	r0, r3
 80010e0:	f006 fc26 	bl	8007930 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <Modbus_init+0x9c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	4a1a      	ldr	r2, [pc, #104]	; (8001154 <Modbus_init+0xa8>)
 80010ec:	2103      	movs	r1, #3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f007 f9c4 	bl	800847c <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <Modbus_init+0x9c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68d8      	ldr	r0, [r3, #12]
 80010fa:	4b13      	ldr	r3, [pc, #76]	; (8001148 <Modbus_init+0x9c>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4b12      	ldr	r3, [pc, #72]	; (8001148 <Modbus_init+0x9c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001106:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800110a:	4413      	add	r3, r2
 800110c:	3302      	adds	r3, #2
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	f007 fa5b 	bl	80085cc <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <Modbus_init+0x9c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b01      	cmp	r3, #1
 8001124:	d10c      	bne.n	8001140 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001126:	4b08      	ldr	r3, [pc, #32]	; (8001148 <Modbus_init+0x9c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	691b      	ldr	r3, [r3, #16]
 800112c:	4618      	mov	r0, r3
 800112e:	f005 fca9 	bl	8006a84 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001132:	4b05      	ldr	r3, [pc, #20]	; (8001148 <Modbus_init+0x9c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f005 fee8 	bl	8006f10 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000360 	.word	0x20000360
 800114c:	08001009 	.word	0x08001009
 8001150:	08001029 	.word	0x08001029
 8001154:	08001049 	.word	0x08001049

08001158 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001164:	23ff      	movs	r3, #255	; 0xff
 8001166:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001168:	23ff      	movs	r3, #255	; 0xff
 800116a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 800116c:	e013      	b.n	8001196 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	1c5a      	adds	r2, r3, #1
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	781a      	ldrb	r2, [r3, #0]
 8001176:	7bbb      	ldrb	r3, [r7, #14]
 8001178:	4053      	eors	r3, r2
 800117a:	b2db      	uxtb	r3, r3
 800117c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800117e:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <CRC16+0x64>)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4413      	add	r3, r2
 8001184:	781a      	ldrb	r2, [r3, #0]
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	4053      	eors	r3, r2
 800118a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 800118c:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <CRC16+0x68>)
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001196:	883b      	ldrh	r3, [r7, #0]
 8001198:	1e5a      	subs	r2, r3, #1
 800119a:	803a      	strh	r2, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1e6      	bne.n	800116e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	7bbb      	ldrb	r3, [r7, #14]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	b29b      	uxth	r3, r3
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	20000100 	.word	0x20000100
 80011c0:	20000000 	.word	0x20000000

080011c4 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80011ca:	4b81      	ldr	r3, [pc, #516]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	7e1b      	ldrb	r3, [r3, #24]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d80a      	bhi.n	80011ec <Modbus_Protocal_Worker+0x28>
 80011d6:	a201      	add	r2, pc, #4	; (adr r2, 80011dc <Modbus_Protocal_Worker+0x18>)
 80011d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011dc:	080011f7 	.word	0x080011f7
 80011e0:	08001397 	.word	0x08001397
 80011e4:	08001283 	.word	0x08001283
 80011e8:	080012a9 	.word	0x080012a9
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80011ec:	4b78      	ldr	r3, [pc, #480]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2201      	movs	r2, #1
 80011f2:	761a      	strb	r2, [r3, #24]
		break;
 80011f4:	e0e8      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80011f6:	4b76      	ldr	r3, [pc, #472]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 8001202:	f000 f9dd 	bl	80015c0 <Modbus_Emission>
 8001206:	e01c      	b.n	8001242 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8001208:	4b71      	ldr	r3, [pc, #452]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	7d9b      	ldrb	r3, [r3, #22]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d017      	beq.n	8001242 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001212:	4b6f      	ldr	r3, [pc, #444]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2200      	movs	r2, #0
 8001218:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800121a:	4b6d      	ldr	r3, [pc, #436]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 8001222:	4b6b      	ldr	r3, [pc, #428]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b68      	ldr	r3, [pc, #416]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f042 0201 	orr.w	r2, r2, #1
 8001238:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 800123a:	4b65      	ldr	r3, [pc, #404]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2203      	movs	r2, #3
 8001240:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001242:	4b63      	ldr	r3, [pc, #396]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800124c:	b2db      	uxtb	r3, r3
 800124e:	2b20      	cmp	r3, #32
 8001250:	f040 80b3 	bne.w	80013ba <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001254:	4b5e      	ldr	r3, [pc, #376]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2200      	movs	r2, #0
 800125a:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800125e:	4b5c      	ldr	r3, [pc, #368]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	68d8      	ldr	r0, [r3, #12]
 8001264:	4b5a      	ldr	r3, [pc, #360]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001270:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001274:	4413      	add	r3, r2
 8001276:	3302      	adds	r3, #2
 8001278:	2201      	movs	r2, #1
 800127a:	4619      	mov	r1, r3
 800127c:	f007 f9a6 	bl	80085cc <HAL_UART_Receive_IT>
		}
		break;
 8001280:	e09b      	b.n	80013ba <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001282:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7d1b      	ldrb	r3, [r3, #20]
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 8098 	beq.w	80013be <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800128e:	4b50      	ldr	r3, [pc, #320]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001296:	4b4e      	ldr	r3, [pc, #312]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	22fe      	movs	r2, #254	; 0xfe
 800129c:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800129e:	4b4c      	ldr	r3, [pc, #304]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2204      	movs	r2, #4
 80012a4:	761a      	strb	r2, [r3, #24]
		}
		break;
 80012a6:	e08a      	b.n	80013be <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 80012a8:	4b49      	ldr	r3, [pc, #292]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	7d9b      	ldrb	r3, [r3, #22]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d009      	beq.n	80012c6 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 80012b2:	4b47      	ldr	r3, [pc, #284]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d103      	bne.n	80012c6 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80012be:	4b44      	ldr	r3, [pc, #272]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	22ff      	movs	r2, #255	; 0xff
 80012c4:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80012c6:	4b42      	ldr	r3, [pc, #264]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80012ce:	f113 0f02 	cmn.w	r3, #2
 80012d2:	d150      	bne.n	8001376 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80012d4:	4b3e      	ldr	r3, [pc, #248]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2200      	movs	r2, #0
 80012da:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80012dc:	4b3c      	ldr	r3, [pc, #240]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f203 2272 	addw	r2, r3, #626	; 0x272
 80012e4:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80012ec:	3b02      	subs	r3, #2
 80012ee:	4619      	mov	r1, r3
 80012f0:	4610      	mov	r0, r2
 80012f2:	f7ff ff31 	bl	8001158 <CRC16>
 80012f6:	4603      	mov	r3, r0
 80012f8:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80012fa:	793a      	ldrb	r2, [r7, #4]
 80012fc:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001308:	3b02      	subs	r3, #2
 800130a:	440b      	add	r3, r1
 800130c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001310:	429a      	cmp	r2, r3
 8001312:	d10c      	bne.n	800132e <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001314:	797a      	ldrb	r2, [r7, #5]
 8001316:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001318:	6819      	ldr	r1, [r3, #0]
 800131a:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001322:	3b01      	subs	r3, #1
 8001324:	440b      	add	r3, r1
 8001326:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800132a:	429a      	cmp	r2, r3
 800132c:	d004      	beq.n	8001338 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800132e:	4b28      	ldr	r3, [pc, #160]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	22ff      	movs	r2, #255	; 0xff
 8001334:	75da      	strb	r2, [r3, #23]
				break;
 8001336:	e047      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001338:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8001340:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d113      	bne.n	8001372 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 800134a:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 800135a:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 800135c:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001364:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001366:	461a      	mov	r2, r3
 8001368:	f008 faf2 	bl	8009950 <memcpy>

			//execute command
			Modbus_frame_response();
 800136c:	f000 f910 	bl	8001590 <Modbus_frame_response>
 8001370:	e001      	b.n	8001376 <Modbus_Protocal_Worker+0x1b2>
				break;
 8001372:	bf00      	nop
					}
		break;


	}
}
 8001374:	e028      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	7d5b      	ldrb	r3, [r3, #21]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2201      	movs	r2, #1
 8001386:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	4618      	mov	r0, r3
 8001390:	f007 f9ca 	bl	8008728 <HAL_UART_AbortReceive>
		break;
 8001394:	e015      	b.n	80013c2 <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b20      	cmp	r3, #32
 80013a4:	d10f      	bne.n	80013c6 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <Modbus_Protocal_Worker+0x20c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2201      	movs	r2, #1
 80013b6:	761a      	strb	r2, [r3, #24]
		break;
 80013b8:	e005      	b.n	80013c6 <Modbus_Protocal_Worker+0x202>
		break;
 80013ba:	bf00      	nop
 80013bc:	e004      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013be:	bf00      	nop
 80013c0:	e002      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013c2:	bf00      	nop
 80013c4:	e000      	b.n	80013c8 <Modbus_Protocal_Worker+0x204>
		break;
 80013c6:	bf00      	nop
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000360 	.word	0x20000360

080013d4 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <modbusWrite1Register+0x80>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	7e9b      	ldrb	r3, [r3, #26]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	021b      	lsls	r3, r3, #8
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <modbusWrite1Register+0x80>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	7edb      	ldrb	r3, [r3, #27]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4413      	add	r3, r2
 80013f0:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80013f2:	88fa      	ldrh	r2, [r7, #6]
 80013f4:	4b17      	ldr	r3, [pc, #92]	; (8001454 <modbusWrite1Register+0x80>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d903      	bls.n	8001406 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80013fe:	2002      	movs	r0, #2
 8001400:	f000 f8a4 	bl	800154c <ModbusErrorReply>
			 return;
 8001404:	e023      	b.n	800144e <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001406:	4b13      	ldr	r3, [pc, #76]	; (8001454 <modbusWrite1Register+0x80>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <modbusWrite1Register+0x80>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6859      	ldr	r1, [r3, #4]
 8001410:	88fb      	ldrh	r3, [r7, #6]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	440b      	add	r3, r1
 8001416:	7f12      	ldrb	r2, [r2, #28]
 8001418:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800141a:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <modbusWrite1Register+0x80>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <modbusWrite1Register+0x80>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6859      	ldr	r1, [r3, #4]
 8001424:	88fb      	ldrh	r3, [r7, #6]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	440b      	add	r3, r1
 800142a:	7f52      	ldrb	r2, [r2, #29]
 800142c:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <modbusWrite1Register+0x80>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <modbusWrite1Register+0x80>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 800143c:	2208      	movs	r2, #8
 800143e:	4619      	mov	r1, r3
 8001440:	f008 fa86 	bl	8009950 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <modbusWrite1Register+0x80>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2205      	movs	r2, #5
 800144a:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000360 	.word	0x20000360

08001458 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800145e:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <modbusRead1Register+0xf0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	7f1b      	ldrb	r3, [r3, #28]
 8001464:	b29b      	uxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b37      	ldr	r3, [pc, #220]	; (8001548 <modbusRead1Register+0xf0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	7f5b      	ldrb	r3, [r3, #29]
 8001470:	b29b      	uxth	r3, r3
 8001472:	4413      	add	r3, r2
 8001474:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001476:	4b34      	ldr	r3, [pc, #208]	; (8001548 <modbusRead1Register+0xf0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7e9b      	ldrb	r3, [r3, #26]
 800147c:	b29b      	uxth	r3, r3
 800147e:	021b      	lsls	r3, r3, #8
 8001480:	b29a      	uxth	r2, r3
 8001482:	4b31      	ldr	r3, [pc, #196]	; (8001548 <modbusRead1Register+0xf0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	7edb      	ldrb	r3, [r3, #27]
 8001488:	b29b      	uxth	r3, r3
 800148a:	4413      	add	r3, r2
 800148c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <modbusRead1Register+0x42>
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	2b7d      	cmp	r3, #125	; 0x7d
 8001498:	d903      	bls.n	80014a2 <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800149a:	2003      	movs	r0, #3
 800149c:	f000 f856 	bl	800154c <ModbusErrorReply>
		 return;
 80014a0:	e04e      	b.n	8001540 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80014a2:	88ba      	ldrh	r2, [r7, #4]
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <modbusRead1Register+0xf0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d808      	bhi.n	80014c0 <modbusRead1Register+0x68>
 80014ae:	88ba      	ldrh	r2, [r7, #4]
 80014b0:	88fb      	ldrh	r3, [r7, #6]
 80014b2:	4413      	add	r3, r2
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b24      	ldr	r3, [pc, #144]	; (8001548 <modbusRead1Register+0xf0>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d903      	bls.n	80014c8 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80014c0:	2002      	movs	r0, #2
 80014c2:	f000 f843 	bl	800154c <ModbusErrorReply>
		 return;
 80014c6:	e03b      	b.n	8001540 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <modbusRead1Register+0xf0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2203      	movs	r2, #3
 80014ce:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <modbusRead1Register+0xf0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	0052      	lsls	r2, r2, #1
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80014e2:	2400      	movs	r4, #0
 80014e4:	e020      	b.n	8001528 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80014e6:	4b18      	ldr	r3, [pc, #96]	; (8001548 <modbusRead1Register+0xf0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	88bb      	ldrh	r3, [r7, #4]
 80014ee:	4423      	add	r3, r4
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	18d1      	adds	r1, r2, r3
 80014f4:	4b14      	ldr	r3, [pc, #80]	; (8001548 <modbusRead1Register+0xf0>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	1c63      	adds	r3, r4, #1
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	7849      	ldrb	r1, [r1, #1]
 80014fe:	4413      	add	r3, r2
 8001500:	460a      	mov	r2, r1
 8001502:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <modbusRead1Register+0xf0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	88bb      	ldrh	r3, [r7, #4]
 800150e:	4423      	add	r3, r4
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	18d1      	adds	r1, r2, r3
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <modbusRead1Register+0xf0>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	0063      	lsls	r3, r4, #1
 800151a:	3303      	adds	r3, #3
 800151c:	7809      	ldrb	r1, [r1, #0]
 800151e:	4413      	add	r3, r2
 8001520:	460a      	mov	r2, r1
 8001522:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 8001526:	3401      	adds	r4, #1
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	429c      	cmp	r4, r3
 800152c:	dbdb      	blt.n	80014e6 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	3301      	adds	r3, #1
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <modbusRead1Register+0xf0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	0052      	lsls	r2, r2, #1
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}
 8001546:	bf00      	nop
 8001548:	20000360 	.word	0x20000360

0800154c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001556:	4b0d      	ldr	r3, [pc, #52]	; (800158c <ModbusErrorReply+0x40>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	7e5a      	ldrb	r2, [r3, #25]
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <ModbusErrorReply+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001564:	b2d2      	uxtb	r2, r2
 8001566:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <ModbusErrorReply+0x40>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	79fa      	ldrb	r2, [r7, #7]
 8001570:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <ModbusErrorReply+0x40>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2202      	movs	r2, #2
 800157a:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000360 	.word	0x20000360

08001590 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <Modbus_frame_response+0x2c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	7e5b      	ldrb	r3, [r3, #25]
 800159a:	2b03      	cmp	r3, #3
 800159c:	d004      	beq.n	80015a8 <Modbus_frame_response+0x18>
 800159e:	2b06      	cmp	r3, #6
 80015a0:	d105      	bne.n	80015ae <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80015a2:	f7ff ff17 	bl	80013d4 <modbusWrite1Register>
		break;
 80015a6:	e006      	b.n	80015b6 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80015a8:	f7ff ff56 	bl	8001458 <modbusRead1Register>
		break;
 80015ac:	e003      	b.n	80015b6 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80015ae:	2001      	movs	r0, #1
 80015b0:	f7ff ffcc 	bl	800154c <ModbusErrorReply>
		break;
 80015b4:	bf00      	nop

	}
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000360 	.word	0x20000360

080015c0 <Modbus_Emission>:

void Modbus_Emission()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80015c6:	4b3d      	ldr	r3, [pc, #244]	; (80016bc <Modbus_Emission+0xfc>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b20      	cmp	r3, #32
 80015d4:	d15e      	bne.n	8001694 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80015d6:	4b39      	ldr	r3, [pc, #228]	; (80016bc <Modbus_Emission+0xfc>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4b38      	ldr	r3, [pc, #224]	; (80016bc <Modbus_Emission+0xfc>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	7812      	ldrb	r2, [r2, #0]
 80015e0:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80015e4:	4b35      	ldr	r3, [pc, #212]	; (80016bc <Modbus_Emission+0xfc>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 80015ec:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 80015ee:	4b33      	ldr	r3, [pc, #204]	; (80016bc <Modbus_Emission+0xfc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 80015f6:	4b31      	ldr	r3, [pc, #196]	; (80016bc <Modbus_Emission+0xfc>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 80015fe:	461a      	mov	r2, r3
 8001600:	f008 f9a6 	bl	8009950 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001604:	4b2d      	ldr	r3, [pc, #180]	; (80016bc <Modbus_Emission+0xfc>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800160c:	b29a      	uxth	r2, r3
 800160e:	4b2b      	ldr	r3, [pc, #172]	; (80016bc <Modbus_Emission+0xfc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	3203      	adds	r2, #3
 8001614:	b292      	uxth	r2, r2
 8001616:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800161a:	4b28      	ldr	r3, [pc, #160]	; (80016bc <Modbus_Emission+0xfc>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001622:	4b26      	ldr	r3, [pc, #152]	; (80016bc <Modbus_Emission+0xfc>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800162a:	3b02      	subs	r3, #2
 800162c:	4619      	mov	r1, r3
 800162e:	4610      	mov	r0, r2
 8001630:	f7ff fd92 	bl	8001158 <CRC16>
 8001634:	4603      	mov	r3, r0
 8001636:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001638:	4b20      	ldr	r3, [pc, #128]	; (80016bc <Modbus_Emission+0xfc>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b1f      	ldr	r3, [pc, #124]	; (80016bc <Modbus_Emission+0xfc>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001644:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001646:	7939      	ldrb	r1, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	460a      	mov	r2, r1
 800164c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <Modbus_Emission+0xfc>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <Modbus_Emission+0xfc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800165c:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 800165e:	7979      	ldrb	r1, [r7, #5]
 8001660:	4413      	add	r3, r2
 8001662:	460a      	mov	r2, r1
 8001664:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001668:	4b14      	ldr	r3, [pc, #80]	; (80016bc <Modbus_Emission+0xfc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b20      	cmp	r3, #32
 8001676:	d10d      	bne.n	8001694 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001678:	4b10      	ldr	r3, [pc, #64]	; (80016bc <Modbus_Emission+0xfc>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <Modbus_Emission+0xfc>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001686:	4b0d      	ldr	r3, [pc, #52]	; (80016bc <Modbus_Emission+0xfc>)
 8001688:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 800168a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800168e:	461a      	mov	r2, r3
 8001690:	f006 ffcc 	bl	800862c <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <Modbus_Emission+0xfc>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2200      	movs	r2, #0
 800169a:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <Modbus_Emission+0xfc>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2200      	movs	r2, #0
 80016a2:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <Modbus_Emission+0xfc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2200      	movs	r2, #0
 80016aa:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 80016ac:	4b03      	ldr	r3, [pc, #12]	; (80016bc <Modbus_Emission+0xfc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2202      	movs	r2, #2
 80016b2:	761a      	strb	r2, [r3, #24]
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000360 	.word	0x20000360

080016c0 <EndEffector_Event>:
	Pick,
	Place,
	Read,
} EndEffector_State;

void EndEffector_Event(char EndEffector_State) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
	if (hi2c2.State == HAL_I2C_STATE_READY) {
 80016ca:	4b51      	ldr	r3, [pc, #324]	; (8001810 <EndEffector_Event+0x150>)
 80016cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b20      	cmp	r3, #32
 80016d4:	f040 8094 	bne.w	8001800 <EndEffector_Event+0x140>
		switch (EndEffector_State) {
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	2b0a      	cmp	r3, #10
 80016dc:	f200 8093 	bhi.w	8001806 <EndEffector_Event+0x146>
 80016e0:	a201      	add	r2, pc, #4	; (adr r2, 80016e8 <EndEffector_Event+0x28>)
 80016e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e6:	bf00      	nop
 80016e8:	08001805 	.word	0x08001805
 80016ec:	08001715 	.word	0x08001715
 80016f0:	0800172d 	.word	0x0800172d
 80016f4:	08001745 	.word	0x08001745
 80016f8:	0800175d 	.word	0x0800175d
 80016fc:	08001775 	.word	0x08001775
 8001700:	0800178d 	.word	0x0800178d
 8001704:	080017a5 	.word	0x080017a5
 8001708:	080017bd 	.word	0x080017bd
 800170c:	080017d5 	.word	0x080017d5
 8001710:	080017ed 	.word	0x080017ed
		case Init:

			break;

		case Test_Start:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Test_Start_data,
 8001714:	f242 7310 	movw	r3, #10000	; 0x2710
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	2302      	movs	r3, #2
 800171c:	4a3d      	ldr	r2, [pc, #244]	; (8001814 <EndEffector_Event+0x154>)
 800171e:	212a      	movs	r1, #42	; 0x2a
 8001720:	483b      	ldr	r0, [pc, #236]	; (8001810 <EndEffector_Event+0x150>)
 8001722:	f003 fb19 	bl	8004d58 <HAL_I2C_Master_Transmit>
					2, 10000);
			EndEffector_State = Init;
 8001726:	2300      	movs	r3, #0
 8001728:	71fb      	strb	r3, [r7, #7]
			break;
 800172a:	e06c      	b.n	8001806 <EndEffector_Event+0x146>

		case Test_Stop:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Test_Stop_data, 2,
 800172c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	2302      	movs	r3, #2
 8001734:	4a38      	ldr	r2, [pc, #224]	; (8001818 <EndEffector_Event+0x158>)
 8001736:	212a      	movs	r1, #42	; 0x2a
 8001738:	4835      	ldr	r0, [pc, #212]	; (8001810 <EndEffector_Event+0x150>)
 800173a:	f003 fb0d 	bl	8004d58 <HAL_I2C_Master_Transmit>
					10000);
			EndEffector_State = Init;
 800173e:	2300      	movs	r3, #0
 8001740:	71fb      	strb	r3, [r7, #7]
			break;
 8001742:	e060      	b.n	8001806 <EndEffector_Event+0x146>

		case Reset:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Reset_data, 4,
 8001744:	f242 7310 	movw	r3, #10000	; 0x2710
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2304      	movs	r3, #4
 800174c:	4a33      	ldr	r2, [pc, #204]	; (800181c <EndEffector_Event+0x15c>)
 800174e:	212a      	movs	r1, #42	; 0x2a
 8001750:	482f      	ldr	r0, [pc, #188]	; (8001810 <EndEffector_Event+0x150>)
 8001752:	f003 fb01 	bl	8004d58 <HAL_I2C_Master_Transmit>
					10000);
			EndEffector_State = Init;
 8001756:	2300      	movs	r3, #0
 8001758:	71fb      	strb	r3, [r7, #7]
			break;
 800175a:	e054      	b.n	8001806 <EndEffector_Event+0x146>
		case In_Emergency:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, In_Emergency_data,
 800175c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2301      	movs	r3, #1
 8001764:	4a2e      	ldr	r2, [pc, #184]	; (8001820 <EndEffector_Event+0x160>)
 8001766:	212a      	movs	r1, #42	; 0x2a
 8001768:	4829      	ldr	r0, [pc, #164]	; (8001810 <EndEffector_Event+0x150>)
 800176a:	f003 faf5 	bl	8004d58 <HAL_I2C_Master_Transmit>
					1, 10000);
			EndEffector_State = Init;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
			break;
 8001772:	e048      	b.n	8001806 <EndEffector_Event+0x146>
		case Out_Emergency:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1,
 8001774:	f242 7310 	movw	r3, #10000	; 0x2710
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2304      	movs	r3, #4
 800177c:	4a29      	ldr	r2, [pc, #164]	; (8001824 <EndEffector_Event+0x164>)
 800177e:	212a      	movs	r1, #42	; 0x2a
 8001780:	4823      	ldr	r0, [pc, #140]	; (8001810 <EndEffector_Event+0x150>)
 8001782:	f003 fae9 	bl	8004d58 <HAL_I2C_Master_Transmit>
					Out_Emergency_data, 4, 10000);
			EndEffector_State = Init;
 8001786:	2300      	movs	r3, #0
 8001788:	71fb      	strb	r3, [r7, #7]
			break;
 800178a:	e03c      	b.n	8001806 <EndEffector_Event+0x146>
		case Run_Mode:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Run_Mode_data, 2,
 800178c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	2302      	movs	r3, #2
 8001794:	4a24      	ldr	r2, [pc, #144]	; (8001828 <EndEffector_Event+0x168>)
 8001796:	212a      	movs	r1, #42	; 0x2a
 8001798:	481d      	ldr	r0, [pc, #116]	; (8001810 <EndEffector_Event+0x150>)
 800179a:	f003 fadd 	bl	8004d58 <HAL_I2C_Master_Transmit>
					10000);
			EndEffector_State = Init;
 800179e:	2300      	movs	r3, #0
 80017a0:	71fb      	strb	r3, [r7, #7]
			break;
 80017a2:	e030      	b.n	8001806 <EndEffector_Event+0x146>
		case Close_Run_Mode:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1,
 80017a4:	f242 7310 	movw	r3, #10000	; 0x2710
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2302      	movs	r3, #2
 80017ac:	4a1f      	ldr	r2, [pc, #124]	; (800182c <EndEffector_Event+0x16c>)
 80017ae:	212a      	movs	r1, #42	; 0x2a
 80017b0:	4817      	ldr	r0, [pc, #92]	; (8001810 <EndEffector_Event+0x150>)
 80017b2:	f003 fad1 	bl	8004d58 <HAL_I2C_Master_Transmit>
					Close_Run_Mode_data, 2, 10000);
			EndEffector_State = Init;
 80017b6:	2300      	movs	r3, #0
 80017b8:	71fb      	strb	r3, [r7, #7]
			break;
 80017ba:	e024      	b.n	8001806 <EndEffector_Event+0x146>

		case Pick:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Pick_data, 2,
 80017bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2302      	movs	r3, #2
 80017c4:	4a1a      	ldr	r2, [pc, #104]	; (8001830 <EndEffector_Event+0x170>)
 80017c6:	212a      	movs	r1, #42	; 0x2a
 80017c8:	4811      	ldr	r0, [pc, #68]	; (8001810 <EndEffector_Event+0x150>)
 80017ca:	f003 fac5 	bl	8004d58 <HAL_I2C_Master_Transmit>
					10000);
			EndEffector_State = Init;
 80017ce:	2300      	movs	r3, #0
 80017d0:	71fb      	strb	r3, [r7, #7]
			break;
 80017d2:	e018      	b.n	8001806 <EndEffector_Event+0x146>
		case Place:

			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Place_data, 2,
 80017d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	2302      	movs	r3, #2
 80017dc:	4a15      	ldr	r2, [pc, #84]	; (8001834 <EndEffector_Event+0x174>)
 80017de:	212a      	movs	r1, #42	; 0x2a
 80017e0:	480b      	ldr	r0, [pc, #44]	; (8001810 <EndEffector_Event+0x150>)
 80017e2:	f003 fab9 	bl	8004d58 <HAL_I2C_Master_Transmit>
					10000);
			EndEffector_State = Init;
 80017e6:	2300      	movs	r3, #0
 80017e8:	71fb      	strb	r3, [r7, #7]
			break;
 80017ea:	e00c      	b.n	8001806 <EndEffector_Event+0x146>
		case Read:
			HAL_I2C_Master_Receive(&hi2c2, End_Address << 1, Read_data, 1,
 80017ec:	f242 7310 	movw	r3, #10000	; 0x2710
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2301      	movs	r3, #1
 80017f4:	4a10      	ldr	r2, [pc, #64]	; (8001838 <EndEffector_Event+0x178>)
 80017f6:	212a      	movs	r1, #42	; 0x2a
 80017f8:	4805      	ldr	r0, [pc, #20]	; (8001810 <EndEffector_Event+0x150>)
 80017fa:	f003 fbab 	bl	8004f54 <HAL_I2C_Master_Receive>
					10000);
			break;
 80017fe:	e002      	b.n	8001806 <EndEffector_Event+0x146>
		}

	}
 8001800:	bf00      	nop
 8001802:	e000      	b.n	8001806 <EndEffector_Event+0x146>
			break;
 8001804:	bf00      	nop
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000384 	.word	0x20000384
 8001814:	20000200 	.word	0x20000200
 8001818:	20000204 	.word	0x20000204
 800181c:	20000208 	.word	0x20000208
 8001820:	2000020c 	.word	0x2000020c
 8001824:	20000210 	.word	0x20000210
 8001828:	20000214 	.word	0x20000214
 800182c:	20000218 	.word	0x20000218
 8001830:	2000021c 	.word	0x2000021c
 8001834:	20000220 	.word	0x20000220
 8001838:	20000364 	.word	0x20000364

0800183c <JoyStickControl>:
float y_pre_final[9];
float x_final_joy[9] = { 0, 0, 0, 0, 0, 0, 0, 0, 0 };
float y_final[9] = { 0, 0, 0, 0, 0, 0, 0, 0, 0 };
float q;

void JoyStickControl() {
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af02      	add	r7, sp, #8

	read_pos();
 8001842:	f7ff fb07 	bl	8000e54 <read_pos>
	HAL_GPIO_WritePin(JoyStick_SS_PIN_GPIO_Port, JoyStick_SS_PIN_Pin, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2104      	movs	r1, #4
 800184a:	4857      	ldr	r0, [pc, #348]	; (80019a8 <JoyStickControl+0x16c>)
 800184c:	f003 f90e 	bl	8004a6c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, TX, RX, 10, 30);
 8001850:	231e      	movs	r3, #30
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	230a      	movs	r3, #10
 8001856:	4a55      	ldr	r2, [pc, #340]	; (80019ac <JoyStickControl+0x170>)
 8001858:	4955      	ldr	r1, [pc, #340]	; (80019b0 <JoyStickControl+0x174>)
 800185a:	4856      	ldr	r0, [pc, #344]	; (80019b4 <JoyStickControl+0x178>)
 800185c:	f004 fdef 	bl	800643e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(JoyStick_SS_PIN_GPIO_Port, JoyStick_SS_PIN_Pin, 1);
 8001860:	2201      	movs	r2, #1
 8001862:	2104      	movs	r1, #4
 8001864:	4850      	ldr	r0, [pc, #320]	; (80019a8 <JoyStickControl+0x16c>)
 8001866:	f003 f901 	bl	8004a6c <HAL_GPIO_WritePin>

	if (RX[3] == 0xFE && RX_last == 0xFF) { //Select Speed Button
 800186a:	4b50      	ldr	r3, [pc, #320]	; (80019ac <JoyStickControl+0x170>)
 800186c:	78db      	ldrb	r3, [r3, #3]
 800186e:	2bfe      	cmp	r3, #254	; 0xfe
 8001870:	d113      	bne.n	800189a <JoyStickControl+0x5e>
 8001872:	4b51      	ldr	r3, [pc, #324]	; (80019b8 <JoyStickControl+0x17c>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2bff      	cmp	r3, #255	; 0xff
 8001878:	d10f      	bne.n	800189a <JoyStickControl+0x5e>
		if (state_motor == 1) {
 800187a:	4b50      	ldr	r3, [pc, #320]	; (80019bc <JoyStickControl+0x180>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d103      	bne.n	800188a <JoyStickControl+0x4e>
			state_motor = 0;
 8001882:	4b4e      	ldr	r3, [pc, #312]	; (80019bc <JoyStickControl+0x180>)
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]
		if (state_motor == 1) {
 8001888:	e037      	b.n	80018fa <JoyStickControl+0xbe>
		} else if (state_motor == 0) {
 800188a:	4b4c      	ldr	r3, [pc, #304]	; (80019bc <JoyStickControl+0x180>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d133      	bne.n	80018fa <JoyStickControl+0xbe>
			state_motor = 1;
 8001892:	4b4a      	ldr	r3, [pc, #296]	; (80019bc <JoyStickControl+0x180>)
 8001894:	2201      	movs	r2, #1
 8001896:	701a      	strb	r2, [r3, #0]
		if (state_motor == 1) {
 8001898:	e02f      	b.n	80018fa <JoyStickControl+0xbe>
		}
	} else if (RX[4] == 0xBF && button_last == 0xFF) { //X Button
 800189a:	4b44      	ldr	r3, [pc, #272]	; (80019ac <JoyStickControl+0x170>)
 800189c:	791b      	ldrb	r3, [r3, #4]
 800189e:	2bbf      	cmp	r3, #191	; 0xbf
 80018a0:	d11c      	bne.n	80018dc <JoyStickControl+0xa0>
 80018a2:	4b47      	ldr	r3, [pc, #284]	; (80019c0 <JoyStickControl+0x184>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2bff      	cmp	r3, #255	; 0xff
 80018a8:	d118      	bne.n	80018dc <JoyStickControl+0xa0>

		if (y_count >= 4) {
 80018aa:	4b46      	ldr	r3, [pc, #280]	; (80019c4 <JoyStickControl+0x188>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d904      	bls.n	80018bc <JoyStickControl+0x80>
			motor(0, 0);
 80018b2:	2100      	movs	r1, #0
 80018b4:	2000      	movs	r0, #0
 80018b6:	f7ff faf3 	bl	8000ea0 <motor>
 80018ba:	e005      	b.n	80018c8 <JoyStickControl+0x8c>
		} else {
			y_count += 1;
 80018bc:	4b41      	ldr	r3, [pc, #260]	; (80019c4 <JoyStickControl+0x188>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	3301      	adds	r3, #1
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	4b3f      	ldr	r3, [pc, #252]	; (80019c4 <JoyStickControl+0x188>)
 80018c6:	701a      	strb	r2, [r3, #0]
		}
		y_c[y_count] = PosY;
 80018c8:	4b3e      	ldr	r3, [pc, #248]	; (80019c4 <JoyStickControl+0x188>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	4b3e      	ldr	r3, [pc, #248]	; (80019c8 <JoyStickControl+0x18c>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	493e      	ldr	r1, [pc, #248]	; (80019cc <JoyStickControl+0x190>)
 80018d4:	0083      	lsls	r3, r0, #2
 80018d6:	440b      	add	r3, r1
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	e00f      	b.n	80018fc <JoyStickControl+0xc0>

	} else if (RX[4] == 0xEF && button_last == 0xFF) {
 80018dc:	4b33      	ldr	r3, [pc, #204]	; (80019ac <JoyStickControl+0x170>)
 80018de:	791b      	ldrb	r3, [r3, #4]
 80018e0:	2bef      	cmp	r3, #239	; 0xef
 80018e2:	d10b      	bne.n	80018fc <JoyStickControl+0xc0>
 80018e4:	4b36      	ldr	r3, [pc, #216]	; (80019c0 <JoyStickControl+0x184>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2bff      	cmp	r3, #255	; 0xff
 80018ea:	d107      	bne.n	80018fc <JoyStickControl+0xc0>
		workState = 1;
 80018ec:	4b38      	ldr	r3, [pc, #224]	; (80019d0 <JoyStickControl+0x194>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
		State = INIT_HOMING;
 80018f2:	4b38      	ldr	r3, [pc, #224]	; (80019d4 <JoyStickControl+0x198>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
 80018f8:	e000      	b.n	80018fc <JoyStickControl+0xc0>
		if (state_motor == 1) {
 80018fa:	bf00      	nop
	}

//motor speed Select
	switch (state_motor) {
 80018fc:	4b2f      	ldr	r3, [pc, #188]	; (80019bc <JoyStickControl+0x180>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d002      	beq.n	800190a <JoyStickControl+0xce>
 8001904:	2b01      	cmp	r3, #1
 8001906:	d020      	beq.n	800194a <JoyStickControl+0x10e>
 8001908:	e042      	b.n	8001990 <JoyStickControl+0x154>
	case 0:
		if (RX[3] == 0xFF) //Not be push
 800190a:	4b28      	ldr	r3, [pc, #160]	; (80019ac <JoyStickControl+0x170>)
 800190c:	78db      	ldrb	r3, [r3, #3]
 800190e:	2bff      	cmp	r3, #255	; 0xff
 8001910:	d104      	bne.n	800191c <JoyStickControl+0xe0>
			motor(0, 1);
 8001912:	2101      	movs	r1, #1
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff fac3 	bl	8000ea0 <motor>
		else if (RX[3] == 0xEF) //UP
			motor(fast, -1);
		else if (RX[3] == 0xBF) //Down
			motor(fast, 1);
		break;
 800191a:	e036      	b.n	800198a <JoyStickControl+0x14e>
		else if (RX[3] == 0xEF) //UP
 800191c:	4b23      	ldr	r3, [pc, #140]	; (80019ac <JoyStickControl+0x170>)
 800191e:	78db      	ldrb	r3, [r3, #3]
 8001920:	2bef      	cmp	r3, #239	; 0xef
 8001922:	d107      	bne.n	8001934 <JoyStickControl+0xf8>
			motor(fast, -1);
 8001924:	4b2c      	ldr	r3, [pc, #176]	; (80019d8 <JoyStickControl+0x19c>)
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	f04f 31ff 	mov.w	r1, #4294967295
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fab7 	bl	8000ea0 <motor>
		break;
 8001932:	e02a      	b.n	800198a <JoyStickControl+0x14e>
		else if (RX[3] == 0xBF) //Down
 8001934:	4b1d      	ldr	r3, [pc, #116]	; (80019ac <JoyStickControl+0x170>)
 8001936:	78db      	ldrb	r3, [r3, #3]
 8001938:	2bbf      	cmp	r3, #191	; 0xbf
 800193a:	d126      	bne.n	800198a <JoyStickControl+0x14e>
			motor(fast, 1);
 800193c:	4b26      	ldr	r3, [pc, #152]	; (80019d8 <JoyStickControl+0x19c>)
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	2101      	movs	r1, #1
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff faac 	bl	8000ea0 <motor>
		break;
 8001948:	e01f      	b.n	800198a <JoyStickControl+0x14e>
	case 1:
		if (RX[3] == 0xFF) //Not be push
 800194a:	4b18      	ldr	r3, [pc, #96]	; (80019ac <JoyStickControl+0x170>)
 800194c:	78db      	ldrb	r3, [r3, #3]
 800194e:	2bff      	cmp	r3, #255	; 0xff
 8001950:	d104      	bne.n	800195c <JoyStickControl+0x120>
			motor(0, 1);
 8001952:	2101      	movs	r1, #1
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff faa3 	bl	8000ea0 <motor>
		else if (RX[3] == 0xEF) //UP
			motor(slow, -1);
		else if (RX[3] == 0xBF) //Down
			motor(slow, 1);
		break;
 800195a:	e018      	b.n	800198e <JoyStickControl+0x152>
		else if (RX[3] == 0xEF) //UP
 800195c:	4b13      	ldr	r3, [pc, #76]	; (80019ac <JoyStickControl+0x170>)
 800195e:	78db      	ldrb	r3, [r3, #3]
 8001960:	2bef      	cmp	r3, #239	; 0xef
 8001962:	d107      	bne.n	8001974 <JoyStickControl+0x138>
			motor(slow, -1);
 8001964:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <JoyStickControl+0x1a0>)
 8001966:	881b      	ldrh	r3, [r3, #0]
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fa97 	bl	8000ea0 <motor>
		break;
 8001972:	e00c      	b.n	800198e <JoyStickControl+0x152>
		else if (RX[3] == 0xBF) //Down
 8001974:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <JoyStickControl+0x170>)
 8001976:	78db      	ldrb	r3, [r3, #3]
 8001978:	2bbf      	cmp	r3, #191	; 0xbf
 800197a:	d108      	bne.n	800198e <JoyStickControl+0x152>
			motor(slow, 1);
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <JoyStickControl+0x1a0>)
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	2101      	movs	r1, #1
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fa8c 	bl	8000ea0 <motor>
		break;
 8001988:	e001      	b.n	800198e <JoyStickControl+0x152>
		break;
 800198a:	bf00      	nop
 800198c:	e000      	b.n	8001990 <JoyStickControl+0x154>
		break;
 800198e:	bf00      	nop
//X-axis
//		else if (RX[3] == 0x7F) //Left
//			printf("Left \r\n");
//		else if (RX[3] == 0xDF) //Right
//			printf("Right \r\n");
	RX_last = RX[3];
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <JoyStickControl+0x170>)
 8001992:	78da      	ldrb	r2, [r3, #3]
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <JoyStickControl+0x17c>)
 8001996:	701a      	strb	r2, [r3, #0]
	button_last = RX[4];
 8001998:	4b04      	ldr	r3, [pc, #16]	; (80019ac <JoyStickControl+0x170>)
 800199a:	791a      	ldrb	r2, [r3, #4]
 800199c:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <JoyStickControl+0x184>)
 800199e:	701a      	strb	r2, [r3, #0]

}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40020c00 	.word	0x40020c00
 80019ac:	20000368 	.word	0x20000368
 80019b0:	20000224 	.word	0x20000224
 80019b4:	200003d8 	.word	0x200003d8
 80019b8:	20000374 	.word	0x20000374
 80019bc:	20000373 	.word	0x20000373
 80019c0:	20000375 	.word	0x20000375
 80019c4:	20000376 	.word	0x20000376
 80019c8:	20000fac 	.word	0x20000fac
 80019cc:	20000378 	.word	0x20000378
 80019d0:	20000372 	.word	0x20000372
 80019d4:	20000fb4 	.word	0x20000fb4
 80019d8:	2000022e 	.word	0x2000022e
 80019dc:	20000230 	.word	0x20000230

080019e0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019e4:	f3bf 8f4f 	dsb	sy
}
 80019e8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <__NVIC_SystemReset+0x24>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019f2:	4904      	ldr	r1, [pc, #16]	; (8001a04 <__NVIC_SystemReset+0x24>)
 80019f4:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <__NVIC_SystemReset+0x28>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019fa:	f3bf 8f4f 	dsb	sy
}
 80019fe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <__NVIC_SystemReset+0x20>
 8001a04:	e000ed00 	.word	0xe000ed00
 8001a08:	05fa0004 	.word	0x05fa0004
 8001a0c:	00000000 	.word	0x00000000

08001a10 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001a10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a14:	ed2d 8b02 	vpush	{d8}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a1c:	f002 f8d4 	bl	8003bc8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a20:	f000 fa18 	bl	8001e54 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a24:	f000 fd3e 	bl	80024a4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001a28:	f000 fd1c 	bl	8002464 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001a2c:	f000 fcc2 	bl	80023b4 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8001a30:	f000 fb7c 	bl	800212c <MX_TIM2_Init>
	MX_TIM1_Init();
 8001a34:	f000 fada 	bl	8001fec <MX_TIM1_Init>
	MX_TIM3_Init();
 8001a38:	f000 fbcc 	bl	80021d4 <MX_TIM3_Init>
	MX_I2C2_Init();
 8001a3c:	f000 fa72 	bl	8001f24 <MX_I2C2_Init>
	MX_USART6_UART_Init();
 8001a40:	f000 fce4 	bl	800240c <MX_USART6_UART_Init>
	MX_TIM5_Init();
 8001a44:	f000 fc14 	bl	8002270 <MX_TIM5_Init>
	MX_SPI3_Init();
 8001a48:	f000 fa9a 	bl	8001f80 <MX_SPI3_Init>
	MX_TIM11_Init();
 8001a4c:	f000 fc5e 	bl	800230c <MX_TIM11_Init>
	/* USER CODE BEGIN 2 */
	EndEffector_Event(Reset);
 8001a50:	2003      	movs	r0, #3
 8001a52:	f7ff fe35 	bl	80016c0 <EndEffector_Event>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001a56:	2104      	movs	r1, #4
 8001a58:	48b7      	ldr	r0, [pc, #732]	; (8001d38 <main+0x328>)
 8001a5a:	f005 fb73 	bl	8007144 <HAL_TIM_Encoder_Start>

	HAL_TIM_Base_Start_IT(&htim3);
 8001a5e:	48b7      	ldr	r0, [pc, #732]	; (8001d3c <main+0x32c>)
 8001a60:	f005 f810 	bl	8006a84 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 8001a64:	48b6      	ldr	r0, [pc, #728]	; (8001d40 <main+0x330>)
 8001a66:	f004 ffb3 	bl	80069d0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	48b4      	ldr	r0, [pc, #720]	; (8001d40 <main+0x330>)
 8001a6e:	f005 f937 	bl	8006ce0 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim5);
 8001a72:	48b4      	ldr	r0, [pc, #720]	; (8001d44 <main+0x334>)
 8001a74:	f005 f806 	bl	8006a84 <HAL_TIM_Base_Start_IT>

	t_Acce = traject_us / 1000000.00;
 8001a78:	4bb3      	ldr	r3, [pc, #716]	; (8001d48 <main+0x338>)
 8001a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7fe fd2f 	bl	80004e4 <__aeabi_ul2d>
 8001a86:	a3a6      	add	r3, pc, #664	; (adr r3, 8001d20 <main+0x310>)
 8001a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8c:	f7fe fe8a 	bl	80007a4 <__aeabi_ddiv>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	49ad      	ldr	r1, [pc, #692]	; (8001d4c <main+0x33c>)
 8001a96:	e9c1 2300 	strd	r2, r3, [r1]
	t_DeAcce = traject_us / 1000000.00;
 8001a9a:	4bab      	ldr	r3, [pc, #684]	; (8001d48 <main+0x338>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f7fe fd1e 	bl	80004e4 <__aeabi_ul2d>
 8001aa8:	a39d      	add	r3, pc, #628	; (adr r3, 8001d20 <main+0x310>)
 8001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aae:	f7fe fe79 	bl	80007a4 <__aeabi_ddiv>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	49a6      	ldr	r1, [pc, #664]	; (8001d50 <main+0x340>)
 8001ab8:	e9c1 2300 	strd	r2, r3, [r1]
	t_Cons = traject_us / 1000000.00;
 8001abc:	4ba2      	ldr	r3, [pc, #648]	; (8001d48 <main+0x338>)
 8001abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f7fe fd0d 	bl	80004e4 <__aeabi_ul2d>
 8001aca:	a395      	add	r3, pc, #596	; (adr r3, 8001d20 <main+0x310>)
 8001acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad0:	f7fe fe68 	bl	80007a4 <__aeabi_ddiv>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	499e      	ldr	r1, [pc, #632]	; (8001d54 <main+0x344>)
 8001ada:	e9c1 2300 	strd	r2, r3, [r1]
	t_count = traject_us / 1000000.00;
 8001ade:	4b9a      	ldr	r3, [pc, #616]	; (8001d48 <main+0x338>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	f7fe fcfc 	bl	80004e4 <__aeabi_ul2d>
 8001aec:	a38c      	add	r3, pc, #560	; (adr r3, 8001d20 <main+0x310>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe fe57 	bl	80007a4 <__aeabi_ddiv>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4997      	ldr	r1, [pc, #604]	; (8001d58 <main+0x348>)
 8001afc:	e9c1 2300 	strd	r2, r3, [r1]
	t_diff = traject_us / 1000000.00;
 8001b00:	4b91      	ldr	r3, [pc, #580]	; (8001d48 <main+0x338>)
 8001b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b06:	4610      	mov	r0, r2
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f7fe fceb 	bl	80004e4 <__aeabi_ul2d>
 8001b0e:	a384      	add	r3, pc, #528	; (adr r3, 8001d20 <main+0x310>)
 8001b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b14:	f7fe fe46 	bl	80007a4 <__aeabi_ddiv>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	498f      	ldr	r1, [pc, #572]	; (8001d5c <main+0x34c>)
 8001b1e:	e9c1 2300 	strd	r2, r3, [r1]

	hmodbus.huart = &huart2;
 8001b22:	4b8f      	ldr	r3, [pc, #572]	; (8001d60 <main+0x350>)
 8001b24:	4a8f      	ldr	r2, [pc, #572]	; (8001d64 <main+0x354>)
 8001b26:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 8001b28:	4b8d      	ldr	r3, [pc, #564]	; (8001d60 <main+0x350>)
 8001b2a:	4a8f      	ldr	r2, [pc, #572]	; (8001d68 <main+0x358>)
 8001b2c:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 8001b2e:	4b8c      	ldr	r3, [pc, #560]	; (8001d60 <main+0x350>)
 8001b30:	2215      	movs	r2, #21
 8001b32:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 200;
 8001b34:	4b8a      	ldr	r3, [pc, #552]	; (8001d60 <main+0x350>)
 8001b36:	22c8      	movs	r2, #200	; 0xc8
 8001b38:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 8001b3a:	498c      	ldr	r1, [pc, #560]	; (8001d6c <main+0x35c>)
 8001b3c:	4888      	ldr	r0, [pc, #544]	; (8001d60 <main+0x350>)
 8001b3e:	f7ff fab5 	bl	80010ac <Modbus_init>
	registerFrame[0x10].U16 = 2;
 8001b42:	4b8a      	ldr	r3, [pc, #552]	; (8001d6c <main+0x35c>)
 8001b44:	2202      	movs	r2, #2
 8001b46:	841a      	strh	r2, [r3, #32]
	registerFrame[0x43].U16 = 2;
 8001b48:	4b88      	ldr	r3, [pc, #544]	; (8001d6c <main+0x35c>)
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	registerFrame[0x42].U16 = 2500;
 8001b50:	4b86      	ldr	r3, [pc, #536]	; (8001d6c <main+0x35c>)
 8001b52:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001b56:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	/* USER CODE BEGIN WHILE */
	while (1) {

		static uint64_t timestamp_traject = 0;
		static uint64_t timestamp_heartbeat = 0;
		int64_t GetTicku = micros();
 8001b5a:	f000 fd9d 	bl	8002698 <micros>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	e9c7 2300 	strd	r2, r3, [r7]
		Modbus_Protocal_Worker();
 8001b66:	f7ff fb2d 	bl	80011c4 <Modbus_Protocal_Worker>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		if (HAL_GetTick() >= timestamp_heartbeat) {
 8001b6a:	f002 f893 	bl	8003c94 <HAL_GetTick>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2200      	movs	r2, #0
 8001b72:	461c      	mov	r4, r3
 8001b74:	4615      	mov	r5, r2
 8001b76:	4b7e      	ldr	r3, [pc, #504]	; (8001d70 <main+0x360>)
 8001b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7c:	4294      	cmp	r4, r2
 8001b7e:	eb75 0303 	sbcs.w	r3, r5, r3
 8001b82:	d30d      	bcc.n	8001ba0 <main+0x190>
			timestamp_heartbeat = HAL_GetTick() + 200;
 8001b84:	f002 f886 	bl	8003c94 <HAL_GetTick>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	33c8      	adds	r3, #200	; 0xc8
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	469a      	mov	sl, r3
 8001b90:	4693      	mov	fp, r2
 8001b92:	4b77      	ldr	r3, [pc, #476]	; (8001d70 <main+0x360>)
 8001b94:	e9c3 ab00 	strd	sl, fp, [r3]

			registerFrame[0x00].U16 = 22881;
 8001b98:	4b74      	ldr	r3, [pc, #464]	; (8001d6c <main+0x35c>)
 8001b9a:	f645 1261 	movw	r2, #22881	; 0x5961
 8001b9e:	801a      	strh	r2, [r3, #0]
		}

		switch (state_laser_test) {
 8001ba0:	4b74      	ldr	r3, [pc, #464]	; (8001d74 <main+0x364>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b06      	cmp	r3, #6
 8001ba6:	d853      	bhi.n	8001c50 <main+0x240>
 8001ba8:	a201      	add	r2, pc, #4	; (adr r2, 8001bb0 <main+0x1a0>)
 8001baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bae:	bf00      	nop
 8001bb0:	08001c51 	.word	0x08001c51
 8001bb4:	08001bcd 	.word	0x08001bcd
 8001bb8:	08001bdb 	.word	0x08001bdb
 8001bbc:	08001be9 	.word	0x08001be9
 8001bc0:	08001c11 	.word	0x08001c11
 8001bc4:	08001c37 	.word	0x08001c37
 8001bc8:	08001c45 	.word	0x08001c45
		case 0:
			break;
		case 1:
			EndEffector_Event(Test_Start);
 8001bcc:	2001      	movs	r0, #1
 8001bce:	f7ff fd77 	bl	80016c0 <EndEffector_Event>
			state_laser_test = 0;
 8001bd2:	4b68      	ldr	r3, [pc, #416]	; (8001d74 <main+0x364>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
			break;
 8001bd8:	e03a      	b.n	8001c50 <main+0x240>
		case 2:
			EndEffector_Event(Run_Mode);
 8001bda:	2006      	movs	r0, #6
 8001bdc:	f7ff fd70 	bl	80016c0 <EndEffector_Event>
			state_laser_test = 0;
 8001be0:	4b64      	ldr	r3, [pc, #400]	; (8001d74 <main+0x364>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
			break;
 8001be6:	e033      	b.n	8001c50 <main+0x240>
		case 3:
			EndEffector_Event(Pick);
 8001be8:	2008      	movs	r0, #8
 8001bea:	f7ff fd69 	bl	80016c0 <EndEffector_Event>
			pos_i = PosY;
 8001bee:	4b62      	ldr	r3, [pc, #392]	; (8001d78 <main+0x368>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a62      	ldr	r2, [pc, #392]	; (8001d7c <main+0x36c>)
 8001bf4:	6013      	str	r3, [r2, #0]
			registerFrame[0x41].U16 = 1400;
 8001bf6:	4b5d      	ldr	r3, [pc, #372]	; (8001d6c <main+0x35c>)
 8001bf8:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8001bfc:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
			state_laser_test = 0;
 8001c00:	4b5c      	ldr	r3, [pc, #368]	; (8001d74 <main+0x364>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
			HAL_Delay(1000);
 8001c06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c0a:	f002 f84f 	bl	8003cac <HAL_Delay>
			break;
 8001c0e:	e01f      	b.n	8001c50 <main+0x240>
		case 4:
			EndEffector_Event(Place);
 8001c10:	2009      	movs	r0, #9
 8001c12:	f7ff fd55 	bl	80016c0 <EndEffector_Event>
			pos_i = PosY;
 8001c16:	4b58      	ldr	r3, [pc, #352]	; (8001d78 <main+0x368>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a58      	ldr	r2, [pc, #352]	; (8001d7c <main+0x36c>)
 8001c1c:	6013      	str	r3, [r2, #0]
			registerFrame[0x41].U16 = 0;
 8001c1e:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <main+0x35c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
			state_laser_test = 0;
 8001c26:	4b53      	ldr	r3, [pc, #332]	; (8001d74 <main+0x364>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
			HAL_Delay(1000);
 8001c2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c30:	f002 f83c 	bl	8003cac <HAL_Delay>
			break;
 8001c34:	e00c      	b.n	8001c50 <main+0x240>
		case 5:
			EndEffector_Event(Reset);
 8001c36:	2003      	movs	r0, #3
 8001c38:	f7ff fd42 	bl	80016c0 <EndEffector_Event>
			state_laser_test = 0;
 8001c3c:	4b4d      	ldr	r3, [pc, #308]	; (8001d74 <main+0x364>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
			break;
 8001c42:	e005      	b.n	8001c50 <main+0x240>
		case 6:
			EndEffector_Event(Test_Stop);
 8001c44:	2002      	movs	r0, #2
 8001c46:	f7ff fd3b 	bl	80016c0 <EndEffector_Event>
			state_laser_test = 0;
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <main+0x364>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
		}

		switch (State) {
 8001c50:	4b4b      	ldr	r3, [pc, #300]	; (8001d80 <main+0x370>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	2b06      	cmp	r3, #6
 8001c56:	f200 80ea 	bhi.w	8001e2e <main+0x41e>
 8001c5a:	a201      	add	r2, pc, #4	; (adr r2, 8001c60 <main+0x250>)
 8001c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c60:	08001c7d 	.word	0x08001c7d
 8001c64:	08001cd5 	.word	0x08001cd5
 8001c68:	08001cdb 	.word	0x08001cdb
 8001c6c:	08001ce1 	.word	0x08001ce1
 8001c70:	08001da5 	.word	0x08001da5
 8001c74:	08001e1f 	.word	0x08001e1f
 8001c78:	08001e07 	.word	0x08001e07
		case INIT:
			read_pos();
 8001c7c:	f7ff f8ea 	bl	8000e54 <read_pos>
			photo1 = HAL_GPIO_ReadPin(Photoelectric_sensor_1_GPIO_Port,
 8001c80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c84:	483f      	ldr	r0, [pc, #252]	; (8001d84 <main+0x374>)
 8001c86:	f002 fed9 	bl	8004a3c <HAL_GPIO_ReadPin>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b3e      	ldr	r3, [pc, #248]	; (8001d88 <main+0x378>)
 8001c90:	601a      	str	r2, [r3, #0]
			Photoelectric_sensor_1_Pin);
			photo2 = HAL_GPIO_ReadPin(Photoelectric_sensor_2_GPIO_Port,
 8001c92:	2104      	movs	r1, #4
 8001c94:	483b      	ldr	r0, [pc, #236]	; (8001d84 <main+0x374>)
 8001c96:	f002 fed1 	bl	8004a3c <HAL_GPIO_ReadPin>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b3b      	ldr	r3, [pc, #236]	; (8001d8c <main+0x37c>)
 8001ca0:	601a      	str	r2, [r3, #0]
			Photoelectric_sensor_2_Pin);
			photo3 = HAL_GPIO_ReadPin(Photoelectric_sensor_3_GPIO_Port,
 8001ca2:	2140      	movs	r1, #64	; 0x40
 8001ca4:	483a      	ldr	r0, [pc, #232]	; (8001d90 <main+0x380>)
 8001ca6:	f002 fec9 	bl	8004a3c <HAL_GPIO_ReadPin>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	4b39      	ldr	r3, [pc, #228]	; (8001d94 <main+0x384>)
 8001cb0:	601a      	str	r2, [r3, #0]
			Photoelectric_sensor_3_Pin);
			emer = HAL_GPIO_ReadPin(Emergency_GPIO_Port, Emergency_Pin);
 8001cb2:	2108      	movs	r1, #8
 8001cb4:	4836      	ldr	r0, [pc, #216]	; (8001d90 <main+0x380>)
 8001cb6:	f002 fec1 	bl	8004a3c <HAL_GPIO_ReadPin>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	4b36      	ldr	r3, [pc, #216]	; (8001d98 <main+0x388>)
 8001cc0:	601a      	str	r2, [r3, #0]
			if(go_next == 1){
 8001cc2:	4b36      	ldr	r3, [pc, #216]	; (8001d9c <main+0x38c>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	f040 80ac 	bne.w	8001e24 <main+0x414>
				State = INIT_HOMING;
 8001ccc:	4b2c      	ldr	r3, [pc, #176]	; (8001d80 <main+0x370>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001cd2:	e0a7      	b.n	8001e24 <main+0x414>
		case INIT_HOMING:
			Init_Homing();
 8001cd4:	f7ff f90e 	bl	8000ef4 <Init_Homing>
			break;
 8001cd8:	e0a9      	b.n	8001e2e <main+0x41e>
		case CALIBRATE:
			JoyStickControl();
 8001cda:	f7ff fdaf 	bl	800183c <JoyStickControl>
			break;
 8001cde:	e0a6      	b.n	8001e2e <main+0x41e>
		case TRAJECT_GEN:
			read_pos();
 8001ce0:	f7ff f8b8 	bl	8000e54 <read_pos>
			Trajectory_Gen(pos_i, pos_f, 945, 4161);
 8001ce4:	4b25      	ldr	r3, [pc, #148]	; (8001d7c <main+0x36c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fbd9 	bl	80004a0 <__aeabi_f2d>
 8001cee:	ec41 0b18 	vmov	d8, r0, r1
 8001cf2:	4b2b      	ldr	r3, [pc, #172]	; (8001da0 <main+0x390>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fbd2 	bl	80004a0 <__aeabi_f2d>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	ed9f 3b09 	vldr	d3, [pc, #36]	; 8001d28 <main+0x318>
 8001d04:	ed9f 2b0a 	vldr	d2, [pc, #40]	; 8001d30 <main+0x320>
 8001d08:	ec43 2b11 	vmov	d1, r2, r3
 8001d0c:	eeb0 0a48 	vmov.f32	s0, s16
 8001d10:	eef0 0a68 	vmov.f32	s1, s17
 8001d14:	f000 ff3c 	bl	8002b90 <Trajectory_Gen>
			State = PID_STATE;
 8001d18:	4b19      	ldr	r3, [pc, #100]	; (8001d80 <main+0x370>)
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	701a      	strb	r2, [r3, #0]
			break;
 8001d1e:	e086      	b.n	8001e2e <main+0x41e>
 8001d20:	00000000 	.word	0x00000000
 8001d24:	412e8480 	.word	0x412e8480
 8001d28:	00000000 	.word	0x00000000
 8001d2c:	40b04100 	.word	0x40b04100
 8001d30:	00000000 	.word	0x00000000
 8001d34:	408d8800 	.word	0x408d8800
 8001d38:	200004e4 	.word	0x200004e4
 8001d3c:	20000598 	.word	0x20000598
 8001d40:	20000430 	.word	0x20000430
 8001d44:	2000064c 	.word	0x2000064c
 8001d48:	20000238 	.word	0x20000238
 8001d4c:	20000248 	.word	0x20000248
 8001d50:	20000250 	.word	0x20000250
 8001d54:	20000258 	.word	0x20000258
 8001d58:	20000260 	.word	0x20000260
 8001d5c:	20000268 	.word	0x20000268
 8001d60:	20000930 	.word	0x20000930
 8001d64:	200007b4 	.word	0x200007b4
 8001d68:	20000700 	.word	0x20000700
 8001d6c:	20000e08 	.word	0x20000e08
 8001d70:	20000fb8 	.word	0x20000fb8
 8001d74:	20000924 	.word	0x20000924
 8001d78:	20000fac 	.word	0x20000fac
 8001d7c:	200008fc 	.word	0x200008fc
 8001d80:	20000fb4 	.word	0x20000fb4
 8001d84:	40020400 	.word	0x40020400
 8001d88:	20000f98 	.word	0x20000f98
 8001d8c:	20000f9c 	.word	0x20000f9c
 8001d90:	40020800 	.word	0x40020800
 8001d94:	20000fa0 	.word	0x20000fa0
 8001d98:	20000fa4 	.word	0x20000fa4
 8001d9c:	20000905 	.word	0x20000905
 8001da0:	20000900 	.word	0x20000900
		case PID_STATE:
			if (GetTicku >= timestamp_traject) {
 8001da4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001da8:	4b24      	ldr	r3, [pc, #144]	; (8001e3c <main+0x42c>)
 8001daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dae:	4290      	cmp	r0, r2
 8001db0:	eb71 0303 	sbcs.w	r3, r1, r3
 8001db4:	d31b      	bcc.n	8001dee <main+0x3de>
				timestamp_traject = GetTicku + traject_us;
 8001db6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dba:	4b21      	ldr	r3, [pc, #132]	; (8001e40 <main+0x430>)
 8001dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc0:	eb10 0802 	adds.w	r8, r0, r2
 8001dc4:	eb41 0903 	adc.w	r9, r1, r3
 8001dc8:	4b1c      	ldr	r3, [pc, #112]	; (8001e3c <main+0x42c>)
 8001dca:	e9c3 8900 	strd	r8, r9, [r3]
				Trajectory_Eva();
 8001dce:	f001 f833 	bl	8002e38 <Trajectory_Eva>
				read_pos();
 8001dd2:	f7ff f83f 	bl	8000e54 <read_pos>
				PID(x);
 8001dd6:	4b1b      	ldr	r3, [pc, #108]	; (8001e44 <main+0x434>)
 8001dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	f7fe fe66 	bl	8000ab0 <__aeabi_d2f>
 8001de4:	4603      	mov	r3, r0
 8001de6:	ee00 3a10 	vmov	s0, r3
 8001dea:	f000 fc91 	bl	8002710 <PID>
			}
			if (State_PID == 1) {
 8001dee:	4b16      	ldr	r3, [pc, #88]	; (8001e48 <main+0x438>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d118      	bne.n	8001e28 <main+0x418>
				motor(0, 1);
 8001df6:	2101      	movs	r1, #1
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f7ff f851 	bl	8000ea0 <motor>
				State = IDLE;
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <main+0x43c>)
 8001e00:	2206      	movs	r2, #6
 8001e02:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001e04:	e010      	b.n	8001e28 <main+0x418>
		case IDLE:
			motor(0, 1);
 8001e06:	2101      	movs	r1, #1
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7ff f849 	bl	8000ea0 <motor>
			if (State_PID == 0) {
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <main+0x438>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d10a      	bne.n	8001e2c <main+0x41c>
				State = TRAJECT_GEN;
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <main+0x43c>)
 8001e18:	2203      	movs	r2, #3
 8001e1a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001e1c:	e006      	b.n	8001e2c <main+0x41c>
		case EMERGENCY_LIMIT:
			Photo_IT();
 8001e1e:	f000 fc05 	bl	800262c <Photo_IT>
			break;
 8001e22:	e004      	b.n	8001e2e <main+0x41e>
			break;
 8001e24:	bf00      	nop
 8001e26:	e002      	b.n	8001e2e <main+0x41e>
			break;
 8001e28:	bf00      	nop
 8001e2a:	e000      	b.n	8001e2e <main+0x41e>
			break;
 8001e2c:	bf00      	nop
		}

		if (Re == 1) {
 8001e2e:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <main+0x440>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	f47f ae91 	bne.w	8001b5a <main+0x14a>
			NVIC_SystemReset();
 8001e38:	f7ff fdd2 	bl	80019e0 <__NVIC_SystemReset>
 8001e3c:	20000fc0 	.word	0x20000fc0
 8001e40:	20000238 	.word	0x20000238
 8001e44:	20000908 	.word	0x20000908
 8001e48:	20000270 	.word	0x20000270
 8001e4c:	20000fb4 	.word	0x20000fb4
 8001e50:	20000906 	.word	0x20000906

08001e54 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b094      	sub	sp, #80	; 0x50
 8001e58:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001e5a:	f107 0320 	add.w	r3, r7, #32
 8001e5e:	2230      	movs	r2, #48	; 0x30
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f007 fd82 	bl	800996c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <SystemClock_Config+0xc8>)
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	4a26      	ldr	r2, [pc, #152]	; (8001f1c <SystemClock_Config+0xc8>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e86:	6413      	str	r3, [r2, #64]	; 0x40
 8001e88:	4b24      	ldr	r3, [pc, #144]	; (8001f1c <SystemClock_Config+0xc8>)
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e94:	2300      	movs	r3, #0
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a20      	ldr	r2, [pc, #128]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	4b1e      	ldr	r3, [pc, #120]	; (8001f20 <SystemClock_Config+0xcc>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001eac:	607b      	str	r3, [r7, #4]
 8001eae:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001eb4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ebe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 8001ec8:	2364      	movs	r3, #100	; 0x64
 8001eca:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ed0:	2304      	movs	r3, #4
 8001ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ed4:	f107 0320 	add.w	r3, r7, #32
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f003 fd8f 	bl	80059fc <HAL_RCC_OscConfig>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <SystemClock_Config+0x94>
		Error_Handler();
 8001ee4:	f000 fc0c 	bl	8002700 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ee8:	230f      	movs	r3, #15
 8001eea:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eec:	2302      	movs	r3, #2
 8001eee:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8001efe:	f107 030c 	add.w	r3, r7, #12
 8001f02:	2103      	movs	r1, #3
 8001f04:	4618      	mov	r0, r3
 8001f06:	f003 fff1 	bl	8005eec <HAL_RCC_ClockConfig>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <SystemClock_Config+0xc0>
		Error_Handler();
 8001f10:	f000 fbf6 	bl	8002700 <Error_Handler>
	}
}
 8001f14:	bf00      	nop
 8001f16:	3750      	adds	r7, #80	; 0x50
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40007000 	.word	0x40007000

08001f24 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001f28:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f2a:	4a13      	ldr	r2, [pc, #76]	; (8001f78 <MX_I2C2_Init+0x54>)
 8001f2c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 8001f2e:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f30:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <MX_I2C2_Init+0x58>)
 8001f32:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f34:	4b0f      	ldr	r3, [pc, #60]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f46:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f48:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f54:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f5a:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8001f60:	4804      	ldr	r0, [pc, #16]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f62:	f002 fdb5 	bl	8004ad0 <HAL_I2C_Init>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_I2C2_Init+0x4c>
		Error_Handler();
 8001f6c:	f000 fbc8 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000384 	.word	0x20000384
 8001f78:	40005800 	.word	0x40005800
 8001f7c:	000186a0 	.word	0x000186a0

08001f80 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8001f84:	4b17      	ldr	r3, [pc, #92]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001f86:	4a18      	ldr	r2, [pc, #96]	; (8001fe8 <MX_SPI3_Init+0x68>)
 8001f88:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8001f8a:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001f8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f90:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001f92:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f98:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001f9e:	4b11      	ldr	r3, [pc, #68]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8001faa:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fb0:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001fb2:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fb4:	2238      	movs	r2, #56	; 0x38
 8001fb6:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fcc:	220a      	movs	r2, #10
 8001fce:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8001fd0:	4804      	ldr	r0, [pc, #16]	; (8001fe4 <MX_SPI3_Init+0x64>)
 8001fd2:	f004 f9ab 	bl	800632c <HAL_SPI_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_SPI3_Init+0x60>
		Error_Handler();
 8001fdc:	f000 fb90 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	200003d8 	.word	0x200003d8
 8001fe8:	40003c00 	.word	0x40003c00

08001fec <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b096      	sub	sp, #88	; 0x58
 8001ff0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001ff2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]
 8001ffa:	605a      	str	r2, [r3, #4]
 8001ffc:	609a      	str	r2, [r3, #8]
 8001ffe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002000:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800200a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	611a      	str	r2, [r3, #16]
 800201a:	615a      	str	r2, [r3, #20]
 800201c:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	2220      	movs	r2, #32
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f007 fca1 	bl	800996c <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 800202a:	4b3e      	ldr	r3, [pc, #248]	; (8002124 <MX_TIM1_Init+0x138>)
 800202c:	4a3e      	ldr	r2, [pc, #248]	; (8002128 <MX_TIM1_Init+0x13c>)
 800202e:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8002030:	4b3c      	ldr	r3, [pc, #240]	; (8002124 <MX_TIM1_Init+0x138>)
 8002032:	2200      	movs	r2, #0
 8002034:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002036:	4b3b      	ldr	r3, [pc, #236]	; (8002124 <MX_TIM1_Init+0x138>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 800203c:	4b39      	ldr	r3, [pc, #228]	; (8002124 <MX_TIM1_Init+0x138>)
 800203e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002042:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002044:	4b37      	ldr	r3, [pc, #220]	; (8002124 <MX_TIM1_Init+0x138>)
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800204a:	4b36      	ldr	r3, [pc, #216]	; (8002124 <MX_TIM1_Init+0x138>)
 800204c:	2200      	movs	r2, #0
 800204e:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002050:	4b34      	ldr	r3, [pc, #208]	; (8002124 <MX_TIM1_Init+0x138>)
 8002052:	2200      	movs	r2, #0
 8002054:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8002056:	4833      	ldr	r0, [pc, #204]	; (8002124 <MX_TIM1_Init+0x138>)
 8002058:	f004 fc5e 	bl	8006918 <HAL_TIM_Base_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM1_Init+0x7a>
		Error_Handler();
 8002062:	f000 fb4d 	bl	8002700 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206a:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800206c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002070:	4619      	mov	r1, r3
 8002072:	482c      	ldr	r0, [pc, #176]	; (8002124 <MX_TIM1_Init+0x138>)
 8002074:	f005 fb3a 	bl	80076ec <HAL_TIM_ConfigClockSource>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM1_Init+0x96>
		Error_Handler();
 800207e:	f000 fb3f 	bl	8002700 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8002082:	4828      	ldr	r0, [pc, #160]	; (8002124 <MX_TIM1_Init+0x138>)
 8002084:	f004 fdc6 	bl	8006c14 <HAL_TIM_PWM_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM1_Init+0xa6>
		Error_Handler();
 800208e:	f000 fb37 	bl	8002700 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 800209a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800209e:	4619      	mov	r1, r3
 80020a0:	4820      	ldr	r0, [pc, #128]	; (8002124 <MX_TIM1_Init+0x138>)
 80020a2:	f006 f8b3 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 80020ac:	f000 fb28 	bl	8002700 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020b0:	2360      	movs	r3, #96	; 0x60
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b8:	2300      	movs	r3, #0
 80020ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020bc:	2300      	movs	r3, #0
 80020be:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020c4:	2300      	movs	r3, #0
 80020c6:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020c8:	2300      	movs	r3, #0
 80020ca:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80020cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d0:	2200      	movs	r2, #0
 80020d2:	4619      	mov	r1, r3
 80020d4:	4813      	ldr	r0, [pc, #76]	; (8002124 <MX_TIM1_Init+0x138>)
 80020d6:	f005 fa47 	bl	8007568 <HAL_TIM_PWM_ConfigChannel>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 80020e0:	f000 fb0e 	bl	8002700 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020fc:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020fe:	2300      	movs	r3, #0
 8002100:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002102:	1d3b      	adds	r3, r7, #4
 8002104:	4619      	mov	r1, r3
 8002106:	4807      	ldr	r0, [pc, #28]	; (8002124 <MX_TIM1_Init+0x138>)
 8002108:	f006 f8ee 	bl	80082e8 <HAL_TIMEx_ConfigBreakDeadTime>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_TIM1_Init+0x12a>
			!= HAL_OK) {
		Error_Handler();
 8002112:	f000 faf5 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8002116:	4803      	ldr	r0, [pc, #12]	; (8002124 <MX_TIM1_Init+0x138>)
 8002118:	f001 fba8 	bl	800386c <HAL_TIM_MspPostInit>

}
 800211c:	bf00      	nop
 800211e:	3758      	adds	r7, #88	; 0x58
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20000430 	.word	0x20000430
 8002128:	40010000 	.word	0x40010000

0800212c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b08c      	sub	sp, #48	; 0x30
 8002130:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8002132:	f107 030c 	add.w	r3, r7, #12
 8002136:	2224      	movs	r2, #36	; 0x24
 8002138:	2100      	movs	r1, #0
 800213a:	4618      	mov	r0, r3
 800213c:	f007 fc16 	bl	800996c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002140:	1d3b      	adds	r3, r7, #4
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002148:	4b21      	ldr	r3, [pc, #132]	; (80021d0 <MX_TIM2_Init+0xa4>)
 800214a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800214e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8002150:	4b1f      	ldr	r3, [pc, #124]	; (80021d0 <MX_TIM2_Init+0xa4>)
 8002152:	2200      	movs	r2, #0
 8002154:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <MX_TIM2_Init+0xa4>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 800215c:	4b1c      	ldr	r3, [pc, #112]	; (80021d0 <MX_TIM2_Init+0xa4>)
 800215e:	f04f 32ff 	mov.w	r2, #4294967295
 8002162:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002164:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <MX_TIM2_Init+0xa4>)
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216a:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <MX_TIM2_Init+0xa4>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002170:	2303      	movs	r3, #3
 8002172:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002174:	2300      	movs	r3, #0
 8002176:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002178:	2301      	movs	r3, #1
 800217a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 15;
 8002180:	230f      	movs	r3, #15
 8002182:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002188:	2301      	movs	r3, #1
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800218c:	2300      	movs	r3, #0
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 15;
 8002190:	230f      	movs	r3, #15
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	4619      	mov	r1, r3
 800219a:	480d      	ldr	r0, [pc, #52]	; (80021d0 <MX_TIM2_Init+0xa4>)
 800219c:	f004 ff1e 	bl	8006fdc <HAL_TIM_Encoder_Init>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM2_Init+0x7e>
		Error_Handler();
 80021a6:	f000 faab 	bl	8002700 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80021b2:	1d3b      	adds	r3, r7, #4
 80021b4:	4619      	mov	r1, r3
 80021b6:	4806      	ldr	r0, [pc, #24]	; (80021d0 <MX_TIM2_Init+0xa4>)
 80021b8:	f006 f828 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 80021c2:	f000 fa9d 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	3730      	adds	r7, #48	; 0x30
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200004e4 	.word	0x200004e4

080021d4 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80021da:	f107 0308 	add.w	r3, r7, #8
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80021e8:	463b      	mov	r3, r7
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80021f0:	4b1d      	ldr	r3, [pc, #116]	; (8002268 <MX_TIM3_Init+0x94>)
 80021f2:	4a1e      	ldr	r2, [pc, #120]	; (800226c <MX_TIM3_Init+0x98>)
 80021f4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 99;
 80021f6:	4b1c      	ldr	r3, [pc, #112]	; (8002268 <MX_TIM3_Init+0x94>)
 80021f8:	2263      	movs	r2, #99	; 0x63
 80021fa:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fc:	4b1a      	ldr	r3, [pc, #104]	; (8002268 <MX_TIM3_Init+0x94>)
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 9999;
 8002202:	4b19      	ldr	r3, [pc, #100]	; (8002268 <MX_TIM3_Init+0x94>)
 8002204:	f242 720f 	movw	r2, #9999	; 0x270f
 8002208:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800220a:	4b17      	ldr	r3, [pc, #92]	; (8002268 <MX_TIM3_Init+0x94>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002210:	4b15      	ldr	r3, [pc, #84]	; (8002268 <MX_TIM3_Init+0x94>)
 8002212:	2200      	movs	r2, #0
 8002214:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8002216:	4814      	ldr	r0, [pc, #80]	; (8002268 <MX_TIM3_Init+0x94>)
 8002218:	f004 fb7e 	bl	8006918 <HAL_TIM_Base_Init>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM3_Init+0x52>
		Error_Handler();
 8002222:	f000 fa6d 	bl	8002700 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002226:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800222a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800222c:	f107 0308 	add.w	r3, r7, #8
 8002230:	4619      	mov	r1, r3
 8002232:	480d      	ldr	r0, [pc, #52]	; (8002268 <MX_TIM3_Init+0x94>)
 8002234:	f005 fa5a 	bl	80076ec <HAL_TIM_ConfigClockSource>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM3_Init+0x6e>
		Error_Handler();
 800223e:	f000 fa5f 	bl	8002700 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002246:	2300      	movs	r3, #0
 8002248:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800224a:	463b      	mov	r3, r7
 800224c:	4619      	mov	r1, r3
 800224e:	4806      	ldr	r0, [pc, #24]	; (8002268 <MX_TIM3_Init+0x94>)
 8002250:	f005 ffdc 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 800225a:	f000 fa51 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000598 	.word	0x20000598
 800226c:	40000400 	.word	0x40000400

08002270 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002276:	f107 0308 	add.w	r3, r7, #8
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	605a      	str	r2, [r3, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002284:	463b      	mov	r3, r7
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 800228c:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <MX_TIM5_Init+0x94>)
 800228e:	4a1e      	ldr	r2, [pc, #120]	; (8002308 <MX_TIM5_Init+0x98>)
 8002290:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 99;
 8002292:	4b1c      	ldr	r3, [pc, #112]	; (8002304 <MX_TIM5_Init+0x94>)
 8002294:	2263      	movs	r2, #99	; 0x63
 8002296:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002298:	4b1a      	ldr	r3, [pc, #104]	; (8002304 <MX_TIM5_Init+0x94>)
 800229a:	2200      	movs	r2, #0
 800229c:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 800229e:	4b19      	ldr	r3, [pc, #100]	; (8002304 <MX_TIM5_Init+0x94>)
 80022a0:	f04f 32ff 	mov.w	r2, #4294967295
 80022a4:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a6:	4b17      	ldr	r3, [pc, #92]	; (8002304 <MX_TIM5_Init+0x94>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ac:	4b15      	ldr	r3, [pc, #84]	; (8002304 <MX_TIM5_Init+0x94>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 80022b2:	4814      	ldr	r0, [pc, #80]	; (8002304 <MX_TIM5_Init+0x94>)
 80022b4:	f004 fb30 	bl	8006918 <HAL_TIM_Base_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM5_Init+0x52>
		Error_Handler();
 80022be:	f000 fa1f 	bl	8002700 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022c6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 80022c8:	f107 0308 	add.w	r3, r7, #8
 80022cc:	4619      	mov	r1, r3
 80022ce:	480d      	ldr	r0, [pc, #52]	; (8002304 <MX_TIM5_Init+0x94>)
 80022d0:	f005 fa0c 	bl	80076ec <HAL_TIM_ConfigClockSource>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM5_Init+0x6e>
		Error_Handler();
 80022da:	f000 fa11 	bl	8002700 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022de:	2300      	movs	r3, #0
 80022e0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e2:	2300      	movs	r3, #0
 80022e4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 80022e6:	463b      	mov	r3, r7
 80022e8:	4619      	mov	r1, r3
 80022ea:	4806      	ldr	r0, [pc, #24]	; (8002304 <MX_TIM5_Init+0x94>)
 80022ec:	f005 ff8e 	bl	800820c <HAL_TIMEx_MasterConfigSynchronization>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM5_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80022f6:	f000 fa03 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	3718      	adds	r7, #24
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	2000064c 	.word	0x2000064c
 8002308:	40000c00 	.word	0x40000c00

0800230c <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
 8002320:	615a      	str	r2, [r3, #20]
 8002322:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8002324:	4b21      	ldr	r3, [pc, #132]	; (80023ac <MX_TIM11_Init+0xa0>)
 8002326:	4a22      	ldr	r2, [pc, #136]	; (80023b0 <MX_TIM11_Init+0xa4>)
 8002328:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 99;
 800232a:	4b20      	ldr	r3, [pc, #128]	; (80023ac <MX_TIM11_Init+0xa0>)
 800232c:	2263      	movs	r2, #99	; 0x63
 800232e:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002330:	4b1e      	ldr	r3, [pc, #120]	; (80023ac <MX_TIM11_Init+0xa0>)
 8002332:	2200      	movs	r2, #0
 8002334:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 2005;
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <MX_TIM11_Init+0xa0>)
 8002338:	f240 72d5 	movw	r2, #2005	; 0x7d5
 800233c:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800233e:	4b1b      	ldr	r3, [pc, #108]	; (80023ac <MX_TIM11_Init+0xa0>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002344:	4b19      	ldr	r3, [pc, #100]	; (80023ac <MX_TIM11_Init+0xa0>)
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 800234a:	4818      	ldr	r0, [pc, #96]	; (80023ac <MX_TIM11_Init+0xa0>)
 800234c:	f004 fae4 	bl	8006918 <HAL_TIM_Base_Init>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_TIM11_Init+0x4e>
		Error_Handler();
 8002356:	f000 f9d3 	bl	8002700 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 800235a:	4814      	ldr	r0, [pc, #80]	; (80023ac <MX_TIM11_Init+0xa0>)
 800235c:	f004 fbf4 	bl	8006b48 <HAL_TIM_OC_Init>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_TIM11_Init+0x5e>
		Error_Handler();
 8002366:	f000 f9cb 	bl	8002700 <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK) {
 800236a:	2108      	movs	r1, #8
 800236c:	480f      	ldr	r0, [pc, #60]	; (80023ac <MX_TIM11_Init+0xa0>)
 800236e:	f004 fd67 	bl	8006e40 <HAL_TIM_OnePulse_Init>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM11_Init+0x70>
		Error_Handler();
 8002378:	f000 f9c2 	bl	8002700 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800237c:	2310      	movs	r3, #16
 800237e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1433;
 8002380:	f240 5399 	movw	r3, #1433	; 0x599
 8002384:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	2200      	movs	r2, #0
 8002392:	4619      	mov	r1, r3
 8002394:	4805      	ldr	r0, [pc, #20]	; (80023ac <MX_TIM11_Init+0xa0>)
 8002396:	f005 f88b 	bl	80074b0 <HAL_TIM_OC_ConfigChannel>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM11_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 80023a0:	f000 f9ae 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 80023a4:	bf00      	nop
 80023a6:	3720      	adds	r7, #32
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20000700 	.word	0x20000700
 80023b0:	40014800 	.word	0x40014800

080023b4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023ba:	4a13      	ldr	r2, [pc, #76]	; (8002408 <MX_USART2_UART_Init+0x54>)
 80023bc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 19200;
 80023be:	4b11      	ldr	r3, [pc, #68]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023c0:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80023c4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80023c6:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023cc:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80023ce:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_EVEN;
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023da:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80023dc:	4b09      	ldr	r3, [pc, #36]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023de:	220c      	movs	r2, #12
 80023e0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023e2:	4b08      	ldr	r3, [pc, #32]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e8:	4b06      	ldr	r3, [pc, #24]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80023ee:	4805      	ldr	r0, [pc, #20]	; (8002404 <MX_USART2_UART_Init+0x50>)
 80023f0:	f005 ffea 	bl	80083c8 <HAL_UART_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_USART2_UART_Init+0x4a>
		Error_Handler();
 80023fa:	f000 f981 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200007b4 	.word	0x200007b4
 8002408:	40004400 	.word	0x40004400

0800240c <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8002410:	4b12      	ldr	r3, [pc, #72]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002412:	4a13      	ldr	r2, [pc, #76]	; (8002460 <MX_USART6_UART_Init+0x54>)
 8002414:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002418:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800241c:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_9B;
 800241e:	4b0f      	ldr	r3, [pc, #60]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002420:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002424:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002428:	2200      	movs	r2, #0
 800242a:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_EVEN;
 800242c:	4b0b      	ldr	r3, [pc, #44]	; (800245c <MX_USART6_UART_Init+0x50>)
 800242e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002432:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8002434:	4b09      	ldr	r3, [pc, #36]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002436:	220c      	movs	r2, #12
 8002438:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800243a:	4b08      	ldr	r3, [pc, #32]	; (800245c <MX_USART6_UART_Init+0x50>)
 800243c:	2200      	movs	r2, #0
 800243e:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002442:	2200      	movs	r2, #0
 8002444:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8002446:	4805      	ldr	r0, [pc, #20]	; (800245c <MX_USART6_UART_Init+0x50>)
 8002448:	f005 ffbe 	bl	80083c8 <HAL_UART_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_USART6_UART_Init+0x4a>
		Error_Handler();
 8002452:	f000 f955 	bl	8002700 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000828 	.word	0x20000828
 8002460:	40011400 	.word	0x40011400

08002464 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <MX_DMA_Init+0x3c>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <MX_DMA_Init+0x3c>)
 8002474:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <MX_DMA_Init+0x3c>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002482:	607b      	str	r3, [r7, #4]
 8002484:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	2100      	movs	r1, #0
 800248a:	2011      	movs	r0, #17
 800248c:	f001 fd0d 	bl	8003eaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002490:	2011      	movs	r0, #17
 8002492:	f001 fd26 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40023800 	.word	0x40023800

080024a4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	; 0x28
 80024a8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
 80024b4:	609a      	str	r2, [r3, #8]
 80024b6:	60da      	str	r2, [r3, #12]
 80024b8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	4b56      	ldr	r3, [pc, #344]	; (8002618 <MX_GPIO_Init+0x174>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	4a55      	ldr	r2, [pc, #340]	; (8002618 <MX_GPIO_Init+0x174>)
 80024c4:	f043 0304 	orr.w	r3, r3, #4
 80024c8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ca:	4b53      	ldr	r3, [pc, #332]	; (8002618 <MX_GPIO_Init+0x174>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f003 0304 	and.w	r3, r3, #4
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	4b4f      	ldr	r3, [pc, #316]	; (8002618 <MX_GPIO_Init+0x174>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	4a4e      	ldr	r2, [pc, #312]	; (8002618 <MX_GPIO_Init+0x174>)
 80024e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024e4:	6313      	str	r3, [r2, #48]	; 0x30
 80024e6:	4b4c      	ldr	r3, [pc, #304]	; (8002618 <MX_GPIO_Init+0x174>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	60bb      	str	r3, [r7, #8]
 80024f6:	4b48      	ldr	r3, [pc, #288]	; (8002618 <MX_GPIO_Init+0x174>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	4a47      	ldr	r2, [pc, #284]	; (8002618 <MX_GPIO_Init+0x174>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6313      	str	r3, [r2, #48]	; 0x30
 8002502:	4b45      	ldr	r3, [pc, #276]	; (8002618 <MX_GPIO_Init+0x174>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	60bb      	str	r3, [r7, #8]
 800250c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	4b41      	ldr	r3, [pc, #260]	; (8002618 <MX_GPIO_Init+0x174>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	4a40      	ldr	r2, [pc, #256]	; (8002618 <MX_GPIO_Init+0x174>)
 8002518:	f043 0302 	orr.w	r3, r3, #2
 800251c:	6313      	str	r3, [r2, #48]	; 0x30
 800251e:	4b3e      	ldr	r3, [pc, #248]	; (8002618 <MX_GPIO_Init+0x174>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	607b      	str	r3, [r7, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	603b      	str	r3, [r7, #0]
 800252e:	4b3a      	ldr	r3, [pc, #232]	; (8002618 <MX_GPIO_Init+0x174>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	4a39      	ldr	r2, [pc, #228]	; (8002618 <MX_GPIO_Init+0x174>)
 8002534:	f043 0308 	orr.w	r3, r3, #8
 8002538:	6313      	str	r3, [r2, #48]	; 0x30
 800253a:	4b37      	ldr	r3, [pc, #220]	; (8002618 <MX_GPIO_Init+0x174>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	603b      	str	r3, [r7, #0]
 8002544:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8002546:	2200      	movs	r2, #0
 8002548:	f44f 619c 	mov.w	r1, #1248	; 0x4e0
 800254c:	4833      	ldr	r0, [pc, #204]	; (800261c <MX_GPIO_Init+0x178>)
 800254e:	f002 fa8d 	bl	8004a6c <HAL_GPIO_WritePin>
	Switch_Relay_1_Pin | Switch_Relay_2_Pin | Switch_Relay_3_Pin | DIR_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(JoyStick_SS_PIN_GPIO_Port, JoyStick_SS_PIN_Pin,
 8002552:	2200      	movs	r2, #0
 8002554:	2104      	movs	r1, #4
 8002556:	4832      	ldr	r0, [pc, #200]	; (8002620 <MX_GPIO_Init+0x17c>)
 8002558:	f002 fa88 	bl	8004a6c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : B1_Pin Emergency_Pin Photoelectric_sensor_3_Pin */
	GPIO_InitStruct.Pin = B1_Pin | Emergency_Pin | Photoelectric_sensor_3_Pin;
 800255c:	f242 0348 	movw	r3, #8264	; 0x2048
 8002560:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002562:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002566:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	4619      	mov	r1, r3
 8002572:	482c      	ldr	r0, [pc, #176]	; (8002624 <MX_GPIO_Init+0x180>)
 8002574:	f002 f8de 	bl	8004734 <HAL_GPIO_Init>

	/*Configure GPIO pins : Switch_Relay_1_Pin Switch_Relay_2_Pin Switch_Relay_3_Pin DIR_Pin */
	GPIO_InitStruct.Pin = Switch_Relay_1_Pin | Switch_Relay_2_Pin
 8002578:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 800257c:	617b      	str	r3, [r7, #20]
			| Switch_Relay_3_Pin | DIR_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257e:	2301      	movs	r3, #1
 8002580:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002586:	2300      	movs	r3, #0
 8002588:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	4619      	mov	r1, r3
 8002590:	4822      	ldr	r0, [pc, #136]	; (800261c <MX_GPIO_Init+0x178>)
 8002592:	f002 f8cf 	bl	8004734 <HAL_GPIO_Init>

	/*Configure GPIO pins : Photoelectric_sensor_2_Pin Photoelectric_sensor_1_Pin */
	GPIO_InitStruct.Pin = Photoelectric_sensor_2_Pin
 8002596:	f44f 7382 	mov.w	r3, #260	; 0x104
 800259a:	617b      	str	r3, [r7, #20]
			| Photoelectric_sensor_1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800259c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80025a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	2300      	movs	r3, #0
 80025a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a6:	f107 0314 	add.w	r3, r7, #20
 80025aa:	4619      	mov	r1, r3
 80025ac:	481e      	ldr	r0, [pc, #120]	; (8002628 <MX_GPIO_Init+0x184>)
 80025ae:	f002 f8c1 	bl	8004734 <HAL_GPIO_Init>

	/*Configure GPIO pin : JoyStick_SS_PIN_Pin */
	GPIO_InitStruct.Pin = JoyStick_SS_PIN_Pin;
 80025b2:	2304      	movs	r3, #4
 80025b4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(JoyStick_SS_PIN_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	4815      	ldr	r0, [pc, #84]	; (8002620 <MX_GPIO_Init+0x17c>)
 80025ca:	f002 f8b3 	bl	8004734 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	2008      	movs	r0, #8
 80025d4:	f001 fc69 	bl	8003eaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80025d8:	2008      	movs	r0, #8
 80025da:	f001 fc82 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80025de:	2200      	movs	r2, #0
 80025e0:	2100      	movs	r1, #0
 80025e2:	2009      	movs	r0, #9
 80025e4:	f001 fc61 	bl	8003eaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80025e8:	2009      	movs	r0, #9
 80025ea:	f001 fc7a 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2100      	movs	r1, #0
 80025f2:	2017      	movs	r0, #23
 80025f4:	f001 fc59 	bl	8003eaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80025f8:	2017      	movs	r0, #23
 80025fa:	f001 fc72 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025fe:	2200      	movs	r2, #0
 8002600:	2100      	movs	r1, #0
 8002602:	2028      	movs	r0, #40	; 0x28
 8002604:	f001 fc51 	bl	8003eaa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002608:	2028      	movs	r0, #40	; 0x28
 800260a:	f001 fc6a 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800260e:	bf00      	nop
 8002610:	3728      	adds	r7, #40	; 0x28
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40023800 	.word	0x40023800
 800261c:	40020000 	.word	0x40020000
 8002620:	40020c00 	.word	0x40020c00
 8002624:	40020800 	.word	0x40020800
 8002628:	40020400 	.word	0x40020400

0800262c <Photo_IT>:

/* USER CODE BEGIN 4 */
void Photo_IT() {
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
	switch (state_IT) {
 8002630:	4b11      	ldr	r3, [pc, #68]	; (8002678 <Photo_IT+0x4c>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d002      	beq.n	800263e <Photo_IT+0x12>
 8002638:	2b01      	cmp	r3, #1
 800263a:	d011      	beq.n	8002660 <Photo_IT+0x34>
	case 1:
		Dutyfeedback = 0;
		motor(0, 1);
		break;
	}
}
 800263c:	e01a      	b.n	8002674 <Photo_IT+0x48>
		if (state_IT == 0) {
 800263e:	4b0e      	ldr	r3, [pc, #56]	; (8002678 <Photo_IT+0x4c>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d015      	beq.n	8002672 <Photo_IT+0x46>
		} else if (state_IT == 1) {
 8002646:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <Photo_IT+0x4c>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d111      	bne.n	8002672 <Photo_IT+0x46>
			Dutyfeedback = 0;
 800264e:	4b0b      	ldr	r3, [pc, #44]	; (800267c <Photo_IT+0x50>)
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
			motor(0, 1);
 8002656:	2101      	movs	r1, #1
 8002658:	2000      	movs	r0, #0
 800265a:	f7fe fc21 	bl	8000ea0 <motor>
		break;
 800265e:	e008      	b.n	8002672 <Photo_IT+0x46>
		Dutyfeedback = 0;
 8002660:	4b06      	ldr	r3, [pc, #24]	; (800267c <Photo_IT+0x50>)
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
		motor(0, 1);
 8002668:	2101      	movs	r1, #1
 800266a:	2000      	movs	r0, #0
 800266c:	f7fe fc18 	bl	8000ea0 <motor>
		break;
 8002670:	e000      	b.n	8002674 <Photo_IT+0x48>
		break;
 8002672:	bf00      	nop
}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}
 8002678:	20000904 	.word	0x20000904
 800267c:	20000920 	.word	0x20000920

08002680 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	80fb      	strh	r3, [r7, #6]
//		Dutyfeedback = 0;
//		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
//		state_IT = 1;
//		State = EMERGENCY_LIMIT;
//	}
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
	...

08002698 <micros>:

uint64_t micros() {
 8002698:	b4b0      	push	{r4, r5, r7}
 800269a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 800269c:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <micros+0x2c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a2:	2200      	movs	r2, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	4611      	mov	r1, r2
 80026a8:	4b07      	ldr	r3, [pc, #28]	; (80026c8 <micros+0x30>)
 80026aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ae:	1884      	adds	r4, r0, r2
 80026b0:	eb41 0503 	adc.w	r5, r1, r3
 80026b4:	4622      	mov	r2, r4
 80026b6:	462b      	mov	r3, r5
}
 80026b8:	4610      	mov	r0, r2
 80026ba:	4619      	mov	r1, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	bcb0      	pop	{r4, r5, r7}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	2000064c 	.word	0x2000064c
 80026c8:	20000928 	.word	0x20000928

080026cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80026cc:	b4b0      	push	{r4, r5, r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a08      	ldr	r2, [pc, #32]	; (80026f8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d108      	bne.n	80026ee <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 80026dc:	4b07      	ldr	r3, [pc, #28]	; (80026fc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80026de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e2:	1e54      	subs	r4, r2, #1
 80026e4:	f143 0500 	adc.w	r5, r3, #0
 80026e8:	4b04      	ldr	r3, [pc, #16]	; (80026fc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80026ea:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 80026ee:	bf00      	nop
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bcb0      	pop	{r4, r5, r7}
 80026f6:	4770      	bx	lr
 80026f8:	2000064c 	.word	0x2000064c
 80026fc:	20000928 	.word	0x20000928

08002700 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002704:	b672      	cpsid	i
}
 8002706:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002708:	e7fe      	b.n	8002708 <Error_Handler+0x8>
 800270a:	0000      	movs	r0, r0
 800270c:	0000      	movs	r0, r0
	...

08002710 <PID>:

extern enum State_Machine {
	INIT, INIT_HOMING, CALIBRATE, TRAJECT_GEN, PID_STATE, EMERGENCY_LIMIT, IDLE
} State;

void PID(float setposition) {
 8002710:	b5b0      	push	{r4, r5, r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	ed87 0a01 	vstr	s0, [r7, #4]

	current_pos = PosY;
 800271a:	4b9b      	ldr	r3, [pc, #620]	; (8002988 <PID+0x278>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a9b      	ldr	r2, [pc, #620]	; (800298c <PID+0x27c>)
 8002720:	6013      	str	r3, [r2, #0]
	current_velocity = (current_pos - previous_pos) / (pid_us / 1000000.0);
 8002722:	4b9a      	ldr	r3, [pc, #616]	; (800298c <PID+0x27c>)
 8002724:	ed93 7a00 	vldr	s14, [r3]
 8002728:	4b99      	ldr	r3, [pc, #612]	; (8002990 <PID+0x280>)
 800272a:	edd3 7a00 	vldr	s15, [r3]
 800272e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002732:	ee17 0a90 	vmov	r0, s15
 8002736:	f7fd feb3 	bl	80004a0 <__aeabi_f2d>
 800273a:	4604      	mov	r4, r0
 800273c:	460d      	mov	r5, r1
 800273e:	4b95      	ldr	r3, [pc, #596]	; (8002994 <PID+0x284>)
 8002740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002744:	4610      	mov	r0, r2
 8002746:	4619      	mov	r1, r3
 8002748:	f7fd fecc 	bl	80004e4 <__aeabi_ul2d>
 800274c:	a388      	add	r3, pc, #544	; (adr r3, 8002970 <PID+0x260>)
 800274e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002752:	f7fe f827 	bl	80007a4 <__aeabi_ddiv>
 8002756:	4602      	mov	r2, r0
 8002758:	460b      	mov	r3, r1
 800275a:	4620      	mov	r0, r4
 800275c:	4629      	mov	r1, r5
 800275e:	f7fe f821 	bl	80007a4 <__aeabi_ddiv>
 8002762:	4602      	mov	r2, r0
 8002764:	460b      	mov	r3, r1
 8002766:	4610      	mov	r0, r2
 8002768:	4619      	mov	r1, r3
 800276a:	f7fe f9a1 	bl	8000ab0 <__aeabi_d2f>
 800276e:	4603      	mov	r3, r0
 8002770:	4a89      	ldr	r2, [pc, #548]	; (8002998 <PID+0x288>)
 8002772:	6013      	str	r3, [r2, #0]
	previous_pos = current_pos;
 8002774:	4b85      	ldr	r3, [pc, #532]	; (800298c <PID+0x27c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a85      	ldr	r2, [pc, #532]	; (8002990 <PID+0x280>)
 800277a:	6013      	str	r3, [r2, #0]

	if (pos_f < 0) {
 800277c:	4b87      	ldr	r3, [pc, #540]	; (800299c <PID+0x28c>)
 800277e:	edd3 7a00 	vldr	s15, [r3]
 8002782:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278a:	d504      	bpl.n	8002796 <PID+0x86>
		pos_f = 0;
 800278c:	4b83      	ldr	r3, [pc, #524]	; (800299c <PID+0x28c>)
 800278e:	f04f 0200 	mov.w	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	e00c      	b.n	80027b0 <PID+0xa0>
	} else if (pos_f > 700) {
 8002796:	4b81      	ldr	r3, [pc, #516]	; (800299c <PID+0x28c>)
 8002798:	edd3 7a00 	vldr	s15, [r3]
 800279c:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80029a0 <PID+0x290>
 80027a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a8:	dd02      	ble.n	80027b0 <PID+0xa0>
		pos_f = 700;
 80027aa:	4b7c      	ldr	r3, [pc, #496]	; (800299c <PID+0x28c>)
 80027ac:	4a7d      	ldr	r2, [pc, #500]	; (80029a4 <PID+0x294>)
 80027ae:	601a      	str	r2, [r3, #0]
	}

	Error = setposition - PosY;
 80027b0:	4b75      	ldr	r3, [pc, #468]	; (8002988 <PID+0x278>)
 80027b2:	edd3 7a00 	vldr	s15, [r3]
 80027b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80027ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027be:	4b7a      	ldr	r3, [pc, #488]	; (80029a8 <PID+0x298>)
 80027c0:	edc3 7a00 	vstr	s15, [r3]

	if (!((Dutyfeedback >= Max_Counter_PWM)
 80027c4:	4b79      	ldr	r3, [pc, #484]	; (80029ac <PID+0x29c>)
 80027c6:	edd3 7a00 	vldr	s15, [r3]
 80027ca:	ed9f 7a79 	vldr	s14, [pc, #484]	; 80029b0 <PID+0x2a0>
 80027ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d6:	bfac      	ite	ge
 80027d8:	2301      	movge	r3, #1
 80027da:	2300      	movlt	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f083 0301 	eor.w	r3, r3, #1
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d13f      	bne.n	8002868 <PID+0x158>
			&& ((Error >= 0 && Intregral >= 0) || (Error < 0 && Intregral < 0)))) {
 80027e8:	4b6f      	ldr	r3, [pc, #444]	; (80029a8 <PID+0x298>)
 80027ea:	edd3 7a00 	vldr	s15, [r3]
 80027ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f6:	bfac      	ite	ge
 80027f8:	2301      	movge	r3, #1
 80027fa:	2300      	movlt	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	f083 0301 	eor.w	r3, r3, #1
 8002802:	b2db      	uxtb	r3, r3
	if (!((Dutyfeedback >= Max_Counter_PWM)
 8002804:	2b00      	cmp	r3, #0
 8002806:	d10f      	bne.n	8002828 <PID+0x118>
			&& ((Error >= 0 && Intregral >= 0) || (Error < 0 && Intregral < 0)))) {
 8002808:	4b6a      	ldr	r3, [pc, #424]	; (80029b4 <PID+0x2a4>)
 800280a:	edd3 7a00 	vldr	s15, [r3]
 800280e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002816:	bfac      	ite	ge
 8002818:	2301      	movge	r3, #1
 800281a:	2300      	movlt	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	f083 0301 	eor.w	r3, r3, #1
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	d02a      	beq.n	800287e <PID+0x16e>
 8002828:	4b5f      	ldr	r3, [pc, #380]	; (80029a8 <PID+0x298>)
 800282a:	edd3 7a00 	vldr	s15, [r3]
 800282e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002836:	bf4c      	ite	mi
 8002838:	2301      	movmi	r3, #1
 800283a:	2300      	movpl	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f083 0301 	eor.w	r3, r3, #1
 8002842:	b2db      	uxtb	r3, r3
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10f      	bne.n	8002868 <PID+0x158>
 8002848:	4b5a      	ldr	r3, [pc, #360]	; (80029b4 <PID+0x2a4>)
 800284a:	edd3 7a00 	vldr	s15, [r3]
 800284e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002856:	bf4c      	ite	mi
 8002858:	2301      	movmi	r3, #1
 800285a:	2300      	movpl	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	f083 0301 	eor.w	r3, r3, #1
 8002862:	b2db      	uxtb	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d00a      	beq.n	800287e <PID+0x16e>
		Intregral = Intregral + Error;
 8002868:	4b52      	ldr	r3, [pc, #328]	; (80029b4 <PID+0x2a4>)
 800286a:	ed93 7a00 	vldr	s14, [r3]
 800286e:	4b4e      	ldr	r3, [pc, #312]	; (80029a8 <PID+0x298>)
 8002870:	edd3 7a00 	vldr	s15, [r3]
 8002874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002878:	4b4e      	ldr	r3, [pc, #312]	; (80029b4 <PID+0x2a4>)
 800287a:	edc3 7a00 	vstr	s15, [r3]
	}

	Dutyfeedback = (Kp * Error) + (Kd * ((Error - Last_Error) / deltaT))
 800287e:	4b4e      	ldr	r3, [pc, #312]	; (80029b8 <PID+0x2a8>)
 8002880:	ed93 7a00 	vldr	s14, [r3]
 8002884:	4b48      	ldr	r3, [pc, #288]	; (80029a8 <PID+0x298>)
 8002886:	edd3 7a00 	vldr	s15, [r3]
 800288a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800288e:	4b46      	ldr	r3, [pc, #280]	; (80029a8 <PID+0x298>)
 8002890:	edd3 6a00 	vldr	s13, [r3]
 8002894:	4b49      	ldr	r3, [pc, #292]	; (80029bc <PID+0x2ac>)
 8002896:	edd3 7a00 	vldr	s15, [r3]
 800289a:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800289e:	4b48      	ldr	r3, [pc, #288]	; (80029c0 <PID+0x2b0>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80028a8:	4b46      	ldr	r3, [pc, #280]	; (80029c4 <PID+0x2b4>)
 80028aa:	edd3 7a00 	vldr	s15, [r3]
 80028ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b2:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (Intregral * Ki);
 80028b6:	4b3f      	ldr	r3, [pc, #252]	; (80029b4 <PID+0x2a4>)
 80028b8:	edd3 6a00 	vldr	s13, [r3]
 80028bc:	4b42      	ldr	r3, [pc, #264]	; (80029c8 <PID+0x2b8>)
 80028be:	edd3 7a00 	vldr	s15, [r3]
 80028c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028c6:	ee77 7a27 	vadd.f32	s15, s14, s15
	Dutyfeedback = (Kp * Error) + (Kd * ((Error - Last_Error) / deltaT))
 80028ca:	4b38      	ldr	r3, [pc, #224]	; (80029ac <PID+0x29c>)
 80028cc:	edc3 7a00 	vstr	s15, [r3]

	if (Dutyfeedback >= Max_Counter_PWM * 0.7) {
 80028d0:	4b36      	ldr	r3, [pc, #216]	; (80029ac <PID+0x29c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fd fde3 	bl	80004a0 <__aeabi_f2d>
 80028da:	a327      	add	r3, pc, #156	; (adr r3, 8002978 <PID+0x268>)
 80028dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e0:	f7fe f8bc 	bl	8000a5c <__aeabi_dcmpge>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <PID+0x1e2>
		Dutyfeedback = Max_Counter_PWM * 0.7;
 80028ea:	4b30      	ldr	r3, [pc, #192]	; (80029ac <PID+0x29c>)
 80028ec:	4a37      	ldr	r2, [pc, #220]	; (80029cc <PID+0x2bc>)
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	e00f      	b.n	8002912 <PID+0x202>
	} else if (Dutyfeedback <= Max_Counter_PWM * -0.7) {
 80028f2:	4b2e      	ldr	r3, [pc, #184]	; (80029ac <PID+0x29c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fd fdd2 	bl	80004a0 <__aeabi_f2d>
 80028fc:	a320      	add	r3, pc, #128	; (adr r3, 8002980 <PID+0x270>)
 80028fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002902:	f7fe f8a1 	bl	8000a48 <__aeabi_dcmple>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <PID+0x202>
		Dutyfeedback = Max_Counter_PWM * -0.7;
 800290c:	4b27      	ldr	r3, [pc, #156]	; (80029ac <PID+0x29c>)
 800290e:	4a30      	ldr	r2, [pc, #192]	; (80029d0 <PID+0x2c0>)
 8002910:	601a      	str	r2, [r3, #0]
	}

	if (Dutyfeedback < 0) {
 8002912:	4b26      	ldr	r3, [pc, #152]	; (80029ac <PID+0x29c>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800291c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002920:	d503      	bpl.n	800292a <PID+0x21a>
		dir = -1;
 8002922:	4b2c      	ldr	r3, [pc, #176]	; (80029d4 <PID+0x2c4>)
 8002924:	22ff      	movs	r2, #255	; 0xff
 8002926:	701a      	strb	r2, [r3, #0]
 8002928:	e00a      	b.n	8002940 <PID+0x230>
	} else if (Dutyfeedback > 0) {
 800292a:	4b20      	ldr	r3, [pc, #128]	; (80029ac <PID+0x29c>)
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002938:	dd02      	ble.n	8002940 <PID+0x230>
		dir = 1;
 800293a:	4b26      	ldr	r3, [pc, #152]	; (80029d4 <PID+0x2c4>)
 800293c:	2201      	movs	r2, #1
 800293e:	701a      	strb	r2, [r3, #0]
	}

	if (Error > 1.0) {
 8002940:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <PID+0x298>)
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800294a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800294e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002952:	dd41      	ble.n	80029d8 <PID+0x2c8>
		Dutyfeedback += 1 * Kp; //230
 8002954:	4b15      	ldr	r3, [pc, #84]	; (80029ac <PID+0x29c>)
 8002956:	ed93 7a00 	vldr	s14, [r3]
 800295a:	4b17      	ldr	r3, [pc, #92]	; (80029b8 <PID+0x2a8>)
 800295c:	edd3 7a00 	vldr	s15, [r3]
 8002960:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <PID+0x29c>)
 8002966:	edc3 7a00 	vstr	s15, [r3]
 800296a:	e04a      	b.n	8002a02 <PID+0x2f2>
 800296c:	f3af 8000 	nop.w
 8002970:	00000000 	.word	0x00000000
 8002974:	412e8480 	.word	0x412e8480
 8002978:	66666666 	.word	0x66666666
 800297c:	40e66666 	.word	0x40e66666
 8002980:	66666666 	.word	0x66666666
 8002984:	c0e66666 	.word	0xc0e66666
 8002988:	20000fac 	.word	0x20000fac
 800298c:	20000fcc 	.word	0x20000fcc
 8002990:	20000fd0 	.word	0x20000fd0
 8002994:	20000240 	.word	0x20000240
 8002998:	20000fd4 	.word	0x20000fd4
 800299c:	20000900 	.word	0x20000900
 80029a0:	442f0000 	.word	0x442f0000
 80029a4:	442f0000 	.word	0x442f0000
 80029a8:	20000fd8 	.word	0x20000fd8
 80029ac:	20000920 	.word	0x20000920
 80029b0:	47800000 	.word	0x47800000
 80029b4:	20000fe0 	.word	0x20000fe0
 80029b8:	200002bc 	.word	0x200002bc
 80029bc:	20000fdc 	.word	0x20000fdc
 80029c0:	200002c8 	.word	0x200002c8
 80029c4:	200002c4 	.word	0x200002c4
 80029c8:	200002c0 	.word	0x200002c0
 80029cc:	47333333 	.word	0x47333333
 80029d0:	c7333333 	.word	0xc7333333
 80029d4:	20000fc8 	.word	0x20000fc8
	} else if (Error < -1.0) {
 80029d8:	4b5d      	ldr	r3, [pc, #372]	; (8002b50 <PID+0x440>)
 80029da:	edd3 7a00 	vldr	s15, [r3]
 80029de:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80029e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ea:	d50a      	bpl.n	8002a02 <PID+0x2f2>
		Dutyfeedback -= 1 * Kp;
 80029ec:	4b59      	ldr	r3, [pc, #356]	; (8002b54 <PID+0x444>)
 80029ee:	ed93 7a00 	vldr	s14, [r3]
 80029f2:	4b59      	ldr	r3, [pc, #356]	; (8002b58 <PID+0x448>)
 80029f4:	edd3 7a00 	vldr	s15, [r3]
 80029f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029fc:	4b55      	ldr	r3, [pc, #340]	; (8002b54 <PID+0x444>)
 80029fe:	edc3 7a00 	vstr	s15, [r3]
	}

	Dutyfeedback = fabs(Dutyfeedback);
 8002a02:	4b54      	ldr	r3, [pc, #336]	; (8002b54 <PID+0x444>)
 8002a04:	edd3 7a00 	vldr	s15, [r3]
 8002a08:	eef0 7ae7 	vabs.f32	s15, s15
 8002a0c:	4b51      	ldr	r3, [pc, #324]	; (8002b54 <PID+0x444>)
 8002a0e:	edc3 7a00 	vstr	s15, [r3]

	motor(Dutyfeedback, dir);
 8002a12:	4b50      	ldr	r3, [pc, #320]	; (8002b54 <PID+0x444>)
 8002a14:	edd3 7a00 	vldr	s15, [r3]
 8002a18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a1c:	4b4f      	ldr	r3, [pc, #316]	; (8002b5c <PID+0x44c>)
 8002a1e:	f993 3000 	ldrsb.w	r3, [r3]
 8002a22:	4619      	mov	r1, r3
 8002a24:	ee17 0a90 	vmov	r0, s15
 8002a28:	f7fe fa3a 	bl	8000ea0 <motor>
	Last_Error = Error;
 8002a2c:	4b48      	ldr	r3, [pc, #288]	; (8002b50 <PID+0x440>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a4b      	ldr	r2, [pc, #300]	; (8002b60 <PID+0x450>)
 8002a32:	6013      	str	r3, [r2, #0]

	if (pos_f - PosY <= 0.2 && pos_f - PosY >= -0.2) {
 8002a34:	4b4b      	ldr	r3, [pc, #300]	; (8002b64 <PID+0x454>)
 8002a36:	ed93 7a00 	vldr	s14, [r3]
 8002a3a:	4b4b      	ldr	r3, [pc, #300]	; (8002b68 <PID+0x458>)
 8002a3c:	edd3 7a00 	vldr	s15, [r3]
 8002a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a44:	ee17 0a90 	vmov	r0, s15
 8002a48:	f7fd fd2a 	bl	80004a0 <__aeabi_f2d>
 8002a4c:	a33c      	add	r3, pc, #240	; (adr r3, 8002b40 <PID+0x430>)
 8002a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a52:	f7fd fff9 	bl	8000a48 <__aeabi_dcmple>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d100      	bne.n	8002a5e <PID+0x34e>
			State = INIT_HOMING;
		}

	}

}
 8002a5c:	e069      	b.n	8002b32 <PID+0x422>
	if (pos_f - PosY <= 0.2 && pos_f - PosY >= -0.2) {
 8002a5e:	4b41      	ldr	r3, [pc, #260]	; (8002b64 <PID+0x454>)
 8002a60:	ed93 7a00 	vldr	s14, [r3]
 8002a64:	4b40      	ldr	r3, [pc, #256]	; (8002b68 <PID+0x458>)
 8002a66:	edd3 7a00 	vldr	s15, [r3]
 8002a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a6e:	ee17 0a90 	vmov	r0, s15
 8002a72:	f7fd fd15 	bl	80004a0 <__aeabi_f2d>
 8002a76:	a334      	add	r3, pc, #208	; (adr r3, 8002b48 <PID+0x438>)
 8002a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7c:	f7fd ffee 	bl	8000a5c <__aeabi_dcmpge>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d100      	bne.n	8002a88 <PID+0x378>
}
 8002a86:	e054      	b.n	8002b32 <PID+0x422>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002a88:	4b38      	ldr	r3, [pc, #224]	; (8002b6c <PID+0x45c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	635a      	str	r2, [r3, #52]	; 0x34
		Intregral = 0;
 8002a90:	4b37      	ldr	r3, [pc, #220]	; (8002b70 <PID+0x460>)
 8002a92:	f04f 0200 	mov.w	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
		Dutyfeedback = 0;
 8002a98:	4b2e      	ldr	r3, [pc, #184]	; (8002b54 <PID+0x444>)
 8002a9a:	f04f 0200 	mov.w	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
		v = 0;
 8002aa0:	4934      	ldr	r1, [pc, #208]	; (8002b74 <PID+0x464>)
 8002aa2:	f04f 0200 	mov.w	r2, #0
 8002aa6:	f04f 0300 	mov.w	r3, #0
 8002aaa:	e9c1 2300 	strd	r2, r3, [r1]
		a = 0;
 8002aae:	4932      	ldr	r1, [pc, #200]	; (8002b78 <PID+0x468>)
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	e9c1 2300 	strd	r2, r3, [r1]
		if ((position_index + 2) % 2 == 0) {
 8002abc:	4b2f      	ldr	r3, [pc, #188]	; (8002b7c <PID+0x46c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d103      	bne.n	8002ad2 <PID+0x3c2>
			state_laser_test = 3;
 8002aca:	4b2d      	ldr	r3, [pc, #180]	; (8002b80 <PID+0x470>)
 8002acc:	2203      	movs	r2, #3
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	e00c      	b.n	8002aec <PID+0x3dc>
		} else if ((position_index + 2) % 2 == 1) {
 8002ad2:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <PID+0x46c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3302      	adds	r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	bfb8      	it	lt
 8002ae0:	425b      	neglt	r3, r3
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d102      	bne.n	8002aec <PID+0x3dc>
			state_laser_test = 4;
 8002ae6:	4b26      	ldr	r3, [pc, #152]	; (8002b80 <PID+0x470>)
 8002ae8:	2204      	movs	r2, #4
 8002aea:	601a      	str	r2, [r3, #0]
		if (position_index < 17) {
 8002aec:	4b23      	ldr	r3, [pc, #140]	; (8002b7c <PID+0x46c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b10      	cmp	r3, #16
 8002af2:	dc15      	bgt.n	8002b20 <PID+0x410>
			position_index++;
 8002af4:	4b21      	ldr	r3, [pc, #132]	; (8002b7c <PID+0x46c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	3301      	adds	r3, #1
 8002afa:	4a20      	ldr	r2, [pc, #128]	; (8002b7c <PID+0x46c>)
 8002afc:	6013      	str	r3, [r2, #0]
			read_pos();
 8002afe:	f7fe f9a9 	bl	8000e54 <read_pos>
			pos_f = position_test[position_index];
 8002b02:	4b1e      	ldr	r3, [pc, #120]	; (8002b7c <PID+0x46c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a1f      	ldr	r2, [pc, #124]	; (8002b84 <PID+0x474>)
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a15      	ldr	r2, [pc, #84]	; (8002b64 <PID+0x454>)
 8002b10:	6013      	str	r3, [r2, #0]
			State = TRAJECT_GEN;
 8002b12:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <PID+0x478>)
 8002b14:	2203      	movs	r2, #3
 8002b16:	701a      	strb	r2, [r3, #0]
			State_PID = 0;
 8002b18:	4b1c      	ldr	r3, [pc, #112]	; (8002b8c <PID+0x47c>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	701a      	strb	r2, [r3, #0]
}
 8002b1e:	e008      	b.n	8002b32 <PID+0x422>
			State_PID = 2;
 8002b20:	4b1a      	ldr	r3, [pc, #104]	; (8002b8c <PID+0x47c>)
 8002b22:	2202      	movs	r2, #2
 8002b24:	701a      	strb	r2, [r3, #0]
			position_index = 0;
 8002b26:	4b15      	ldr	r3, [pc, #84]	; (8002b7c <PID+0x46c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
			State = INIT_HOMING;
 8002b2c:	4b16      	ldr	r3, [pc, #88]	; (8002b88 <PID+0x478>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	701a      	strb	r2, [r3, #0]
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bdb0      	pop	{r4, r5, r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	f3af 8000 	nop.w
 8002b40:	9999999a 	.word	0x9999999a
 8002b44:	3fc99999 	.word	0x3fc99999
 8002b48:	9999999a 	.word	0x9999999a
 8002b4c:	bfc99999 	.word	0xbfc99999
 8002b50:	20000fd8 	.word	0x20000fd8
 8002b54:	20000920 	.word	0x20000920
 8002b58:	200002bc 	.word	0x200002bc
 8002b5c:	20000fc8 	.word	0x20000fc8
 8002b60:	20000fdc 	.word	0x20000fdc
 8002b64:	20000900 	.word	0x20000900
 8002b68:	20000fac 	.word	0x20000fac
 8002b6c:	20000430 	.word	0x20000430
 8002b70:	20000fe0 	.word	0x20000fe0
 8002b74:	20000910 	.word	0x20000910
 8002b78:	20000918 	.word	0x20000918
 8002b7c:	20000fb0 	.word	0x20000fb0
 8002b80:	20000924 	.word	0x20000924
 8002b84:	20000274 	.word	0x20000274
 8002b88:	20000fb4 	.word	0x20000fb4
 8002b8c:	20000270 	.word	0x20000270

08002b90 <Trajectory_Gen>:

void Trajectory_Gen(double x_init, double x_fi, double v_fi, double Accel) {
 8002b90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b94:	b088      	sub	sp, #32
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	ed87 0b06 	vstr	d0, [r7, #24]
 8002b9c:	ed87 1b04 	vstr	d1, [r7, #16]
 8002ba0:	ed87 2b02 	vstr	d2, [r7, #8]
 8002ba4:	ed87 3b00 	vstr	d3, [r7]
	x_initial = x_init;
 8002ba8:	4993      	ldr	r1, [pc, #588]	; (8002df8 <Trajectory_Gen+0x268>)
 8002baa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bae:	e9c1 2300 	strd	r2, r3, [r1]
	x_final = x_fi;
 8002bb2:	4992      	ldr	r1, [pc, #584]	; (8002dfc <Trajectory_Gen+0x26c>)
 8002bb4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bb8:	e9c1 2300 	strd	r2, r3, [r1]
	v_final = v_fi;
 8002bbc:	4990      	ldr	r1, [pc, #576]	; (8002e00 <Trajectory_Gen+0x270>)
 8002bbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002bc2:	e9c1 2300 	strd	r2, r3, [r1]
	Acceleration = Accel;
 8002bc6:	498f      	ldr	r1, [pc, #572]	; (8002e04 <Trajectory_Gen+0x274>)
 8002bc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bcc:	e9c1 2300 	strd	r2, r3, [r1]
	t_Acce = traject_us / 1000000;
 8002bd0:	4b8d      	ldr	r3, [pc, #564]	; (8002e08 <Trajectory_Gen+0x278>)
 8002bd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bd6:	4a8d      	ldr	r2, [pc, #564]	; (8002e0c <Trajectory_Gen+0x27c>)
 8002bd8:	f04f 0300 	mov.w	r3, #0
 8002bdc:	f7fd ffb8 	bl	8000b50 <__aeabi_uldivmod>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
 8002be4:	4610      	mov	r0, r2
 8002be6:	4619      	mov	r1, r3
 8002be8:	f7fd fc7c 	bl	80004e4 <__aeabi_ul2d>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4987      	ldr	r1, [pc, #540]	; (8002e10 <Trajectory_Gen+0x280>)
 8002bf2:	e9c1 2300 	strd	r2, r3, [r1]
	t_DeAcce = traject_us / 1000000;
 8002bf6:	4b84      	ldr	r3, [pc, #528]	; (8002e08 <Trajectory_Gen+0x278>)
 8002bf8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bfc:	4a83      	ldr	r2, [pc, #524]	; (8002e0c <Trajectory_Gen+0x27c>)
 8002bfe:	f04f 0300 	mov.w	r3, #0
 8002c02:	f7fd ffa5 	bl	8000b50 <__aeabi_uldivmod>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7fd fc69 	bl	80004e4 <__aeabi_ul2d>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	497f      	ldr	r1, [pc, #508]	; (8002e14 <Trajectory_Gen+0x284>)
 8002c18:	e9c1 2300 	strd	r2, r3, [r1]
	t_Cons = traject_us / 1000000;
 8002c1c:	4b7a      	ldr	r3, [pc, #488]	; (8002e08 <Trajectory_Gen+0x278>)
 8002c1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c22:	4a7a      	ldr	r2, [pc, #488]	; (8002e0c <Trajectory_Gen+0x27c>)
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	f7fd ff92 	bl	8000b50 <__aeabi_uldivmod>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4610      	mov	r0, r2
 8002c32:	4619      	mov	r1, r3
 8002c34:	f7fd fc56 	bl	80004e4 <__aeabi_ul2d>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	4976      	ldr	r1, [pc, #472]	; (8002e18 <Trajectory_Gen+0x288>)
 8002c3e:	e9c1 2300 	strd	r2, r3, [r1]
	t_count = traject_us / 1000000;
 8002c42:	4b71      	ldr	r3, [pc, #452]	; (8002e08 <Trajectory_Gen+0x278>)
 8002c44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c48:	4a70      	ldr	r2, [pc, #448]	; (8002e0c <Trajectory_Gen+0x27c>)
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	f7fd ff7f 	bl	8000b50 <__aeabi_uldivmod>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4610      	mov	r0, r2
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f7fd fc43 	bl	80004e4 <__aeabi_ul2d>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	496e      	ldr	r1, [pc, #440]	; (8002e1c <Trajectory_Gen+0x28c>)
 8002c64:	e9c1 2300 	strd	r2, r3, [r1]

	deltaX = fabs(x_final - x_initial);
 8002c68:	4b64      	ldr	r3, [pc, #400]	; (8002dfc <Trajectory_Gen+0x26c>)
 8002c6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c6e:	4b62      	ldr	r3, [pc, #392]	; (8002df8 <Trajectory_Gen+0x268>)
 8002c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c74:	f7fd fab4 	bl	80001e0 <__aeabi_dsub>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	4614      	mov	r4, r2
 8002c7e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002c82:	4b67      	ldr	r3, [pc, #412]	; (8002e20 <Trajectory_Gen+0x290>)
 8002c84:	e9c3 4500 	strd	r4, r5, [r3]
	if (x_final - x_initial > 0) {
 8002c88:	4b5c      	ldr	r3, [pc, #368]	; (8002dfc <Trajectory_Gen+0x26c>)
 8002c8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c8e:	4b5a      	ldr	r3, [pc, #360]	; (8002df8 <Trajectory_Gen+0x268>)
 8002c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c94:	f7fd faa4 	bl	80001e0 <__aeabi_dsub>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	f04f 0300 	mov.w	r3, #0
 8002ca8:	f7fd fee2 	bl	8000a70 <__aeabi_dcmpgt>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d003      	beq.n	8002cba <Trajectory_Gen+0x12a>
		direct = 1;
 8002cb2:	4b5c      	ldr	r3, [pc, #368]	; (8002e24 <Trajectory_Gen+0x294>)
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	e018      	b.n	8002cec <Trajectory_Gen+0x15c>
	} else if (x_final - x_initial < 0) {
 8002cba:	4b50      	ldr	r3, [pc, #320]	; (8002dfc <Trajectory_Gen+0x26c>)
 8002cbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002cc0:	4b4d      	ldr	r3, [pc, #308]	; (8002df8 <Trajectory_Gen+0x268>)
 8002cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc6:	f7fd fa8b 	bl	80001e0 <__aeabi_dsub>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	4610      	mov	r0, r2
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	f7fd feab 	bl	8000a34 <__aeabi_dcmplt>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <Trajectory_Gen+0x15c>
		direct = -1;
 8002ce4:	4b4f      	ldr	r3, [pc, #316]	; (8002e24 <Trajectory_Gen+0x294>)
 8002ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cea:	601a      	str	r2, [r3, #0]
	}

	t_acceleration = v_final / Acceleration;
 8002cec:	4b44      	ldr	r3, [pc, #272]	; (8002e00 <Trajectory_Gen+0x270>)
 8002cee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002cf2:	4b44      	ldr	r3, [pc, #272]	; (8002e04 <Trajectory_Gen+0x274>)
 8002cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf8:	f7fd fd54 	bl	80007a4 <__aeabi_ddiv>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4949      	ldr	r1, [pc, #292]	; (8002e28 <Trajectory_Gen+0x298>)
 8002d02:	e9c1 2300 	strd	r2, r3, [r1]

	t_triangle = sqrt(deltaX / Acceleration);
 8002d06:	4b46      	ldr	r3, [pc, #280]	; (8002e20 <Trajectory_Gen+0x290>)
 8002d08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d0c:	4b3d      	ldr	r3, [pc, #244]	; (8002e04 <Trajectory_Gen+0x274>)
 8002d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d12:	f7fd fd47 	bl	80007a4 <__aeabi_ddiv>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	ec43 2b17 	vmov	d7, r2, r3
 8002d1e:	eeb0 0a47 	vmov.f32	s0, s14
 8002d22:	eef0 0a67 	vmov.f32	s1, s15
 8002d26:	f006 fe29 	bl	800997c <sqrt>
 8002d2a:	eeb0 7a40 	vmov.f32	s14, s0
 8002d2e:	eef0 7a60 	vmov.f32	s15, s1
 8002d32:	4b3e      	ldr	r3, [pc, #248]	; (8002e2c <Trajectory_Gen+0x29c>)
 8002d34:	ed83 7b00 	vstr	d7, [r3]

	if (t_triangle < t_acceleration) {
 8002d38:	4b3c      	ldr	r3, [pc, #240]	; (8002e2c <Trajectory_Gen+0x29c>)
 8002d3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d3e:	4b3a      	ldr	r3, [pc, #232]	; (8002e28 <Trajectory_Gen+0x298>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fe76 	bl	8000a34 <__aeabi_dcmplt>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00f      	beq.n	8002d6e <Trajectory_Gen+0x1de>
		t_final = 2 * (t_triangle);
 8002d4e:	4b37      	ldr	r3, [pc, #220]	; (8002e2c <Trajectory_Gen+0x29c>)
 8002d50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	f7fd fa44 	bl	80001e4 <__adddf3>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	460b      	mov	r3, r1
 8002d60:	4933      	ldr	r1, [pc, #204]	; (8002e30 <Trajectory_Gen+0x2a0>)
 8002d62:	e9c1 2300 	strd	r2, r3, [r1]
		trajectory_type = 1;
 8002d66:	4b33      	ldr	r3, [pc, #204]	; (8002e34 <Trajectory_Gen+0x2a4>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
	} else if (t_triangle >= t_acceleration) {
		t_final = (2 * t_acceleration)
				+ (((deltaX) - (t_acceleration * v_final)) / v_final);
		trajectory_type = 2;
	}
}
 8002d6c:	e03e      	b.n	8002dec <Trajectory_Gen+0x25c>
	} else if (t_triangle >= t_acceleration) {
 8002d6e:	4b2f      	ldr	r3, [pc, #188]	; (8002e2c <Trajectory_Gen+0x29c>)
 8002d70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d74:	4b2c      	ldr	r3, [pc, #176]	; (8002e28 <Trajectory_Gen+0x298>)
 8002d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7a:	f7fd fe6f 	bl	8000a5c <__aeabi_dcmpge>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d100      	bne.n	8002d86 <Trajectory_Gen+0x1f6>
}
 8002d84:	e032      	b.n	8002dec <Trajectory_Gen+0x25c>
		t_final = (2 * t_acceleration)
 8002d86:	4b28      	ldr	r3, [pc, #160]	; (8002e28 <Trajectory_Gen+0x298>)
 8002d88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	f7fd fa28 	bl	80001e4 <__adddf3>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4690      	mov	r8, r2
 8002d9a:	4699      	mov	r9, r3
				+ (((deltaX) - (t_acceleration * v_final)) / v_final);
 8002d9c:	4b20      	ldr	r3, [pc, #128]	; (8002e20 <Trajectory_Gen+0x290>)
 8002d9e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002da2:	4b21      	ldr	r3, [pc, #132]	; (8002e28 <Trajectory_Gen+0x298>)
 8002da4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002da8:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <Trajectory_Gen+0x270>)
 8002daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dae:	f7fd fbcf 	bl	8000550 <__aeabi_dmul>
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	4620      	mov	r0, r4
 8002db8:	4629      	mov	r1, r5
 8002dba:	f7fd fa11 	bl	80001e0 <__aeabi_dsub>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4610      	mov	r0, r2
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4b0e      	ldr	r3, [pc, #56]	; (8002e00 <Trajectory_Gen+0x270>)
 8002dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dcc:	f7fd fcea 	bl	80007a4 <__aeabi_ddiv>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4640      	mov	r0, r8
 8002dd6:	4649      	mov	r1, r9
 8002dd8:	f7fd fa04 	bl	80001e4 <__adddf3>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
		t_final = (2 * t_acceleration)
 8002de0:	4913      	ldr	r1, [pc, #76]	; (8002e30 <Trajectory_Gen+0x2a0>)
 8002de2:	e9c1 2300 	strd	r2, r3, [r1]
		trajectory_type = 2;
 8002de6:	4b13      	ldr	r3, [pc, #76]	; (8002e34 <Trajectory_Gen+0x2a4>)
 8002de8:	2202      	movs	r2, #2
 8002dea:	601a      	str	r2, [r3, #0]
}
 8002dec:	bf00      	nop
 8002dee:	3720      	adds	r7, #32
 8002df0:	46bd      	mov	sp, r7
 8002df2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002df6:	bf00      	nop
 8002df8:	20000ff0 	.word	0x20000ff0
 8002dfc:	20000ff8 	.word	0x20000ff8
 8002e00:	20001000 	.word	0x20001000
 8002e04:	20001008 	.word	0x20001008
 8002e08:	20000238 	.word	0x20000238
 8002e0c:	000f4240 	.word	0x000f4240
 8002e10:	20000248 	.word	0x20000248
 8002e14:	20000250 	.word	0x20000250
 8002e18:	20000258 	.word	0x20000258
 8002e1c:	20000260 	.word	0x20000260
 8002e20:	20001010 	.word	0x20001010
 8002e24:	20000fe8 	.word	0x20000fe8
 8002e28:	20001038 	.word	0x20001038
 8002e2c:	20001048 	.word	0x20001048
 8002e30:	20001040 	.word	0x20001040
 8002e34:	20000fe4 	.word	0x20000fe4

08002e38 <Trajectory_Eva>:

void Trajectory_Eva() {
 8002e38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e3c:	af00      	add	r7, sp, #0
	switch (trajectory_type) {
 8002e3e:	4ba3      	ldr	r3, [pc, #652]	; (80030cc <Trajectory_Eva+0x294>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	f000 8173 	beq.w	800312e <Trajectory_Eva+0x2f6>
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	f300 835e 	bgt.w	800350a <Trajectory_Eva+0x6d2>
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 835a 	beq.w	8003508 <Trajectory_Eva+0x6d0>
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d000      	beq.n	8002e5a <Trajectory_Eva+0x22>
			trajectory_type = 0;
		}
		break;
	}

}
 8002e58:	e357      	b.n	800350a <Trajectory_Eva+0x6d2>
		if (t_count <= t_triangle) {
 8002e5a:	4b9d      	ldr	r3, [pc, #628]	; (80030d0 <Trajectory_Eva+0x298>)
 8002e5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e60:	4b9c      	ldr	r3, [pc, #624]	; (80030d4 <Trajectory_Eva+0x29c>)
 8002e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e66:	f7fd fdef 	bl	8000a48 <__aeabi_dcmple>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 8085 	beq.w	8002f7c <Trajectory_Eva+0x144>
					+ (1.0 / 2.0 * direct * Acceleration * (t_Acce * t_Acce));
 8002e72:	4b99      	ldr	r3, [pc, #612]	; (80030d8 <Trajectory_Eva+0x2a0>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd fb00 	bl	800047c <__aeabi_i2d>
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	4b96      	ldr	r3, [pc, #600]	; (80030dc <Trajectory_Eva+0x2a4>)
 8002e82:	f7fd fb65 	bl	8000550 <__aeabi_dmul>
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4b94      	ldr	r3, [pc, #592]	; (80030e0 <Trajectory_Eva+0x2a8>)
 8002e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e94:	f7fd fb5c 	bl	8000550 <__aeabi_dmul>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4614      	mov	r4, r2
 8002e9e:	461d      	mov	r5, r3
 8002ea0:	4b90      	ldr	r3, [pc, #576]	; (80030e4 <Trajectory_Eva+0x2ac>)
 8002ea2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ea6:	4b8f      	ldr	r3, [pc, #572]	; (80030e4 <Trajectory_Eva+0x2ac>)
 8002ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eac:	f7fd fb50 	bl	8000550 <__aeabi_dmul>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	4629      	mov	r1, r5
 8002eb8:	f7fd fb4a 	bl	8000550 <__aeabi_dmul>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4610      	mov	r0, r2
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4b88      	ldr	r3, [pc, #544]	; (80030e8 <Trajectory_Eva+0x2b0>)
 8002ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eca:	f7fd f98b 	bl	80001e4 <__adddf3>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	460b      	mov	r3, r1
			x = x_initial
 8002ed2:	4986      	ldr	r1, [pc, #536]	; (80030ec <Trajectory_Eva+0x2b4>)
 8002ed4:	e9c1 2300 	strd	r2, r3, [r1]
			v = Acceleration * t_Acce * direct;
 8002ed8:	4b81      	ldr	r3, [pc, #516]	; (80030e0 <Trajectory_Eva+0x2a8>)
 8002eda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ede:	4b81      	ldr	r3, [pc, #516]	; (80030e4 <Trajectory_Eva+0x2ac>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	f7fd fb34 	bl	8000550 <__aeabi_dmul>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4614      	mov	r4, r2
 8002eee:	461d      	mov	r5, r3
 8002ef0:	4b79      	ldr	r3, [pc, #484]	; (80030d8 <Trajectory_Eva+0x2a0>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7fd fac1 	bl	800047c <__aeabi_i2d>
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4620      	mov	r0, r4
 8002f00:	4629      	mov	r1, r5
 8002f02:	f7fd fb25 	bl	8000550 <__aeabi_dmul>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4979      	ldr	r1, [pc, #484]	; (80030f0 <Trajectory_Eva+0x2b8>)
 8002f0c:	e9c1 2300 	strd	r2, r3, [r1]
			a = Acceleration * direct;
 8002f10:	4b71      	ldr	r3, [pc, #452]	; (80030d8 <Trajectory_Eva+0x2a0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7fd fab1 	bl	800047c <__aeabi_i2d>
 8002f1a:	4b71      	ldr	r3, [pc, #452]	; (80030e0 <Trajectory_Eva+0x2a8>)
 8002f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f20:	f7fd fb16 	bl	8000550 <__aeabi_dmul>
 8002f24:	4602      	mov	r2, r0
 8002f26:	460b      	mov	r3, r1
 8002f28:	4972      	ldr	r1, [pc, #456]	; (80030f4 <Trajectory_Eva+0x2bc>)
 8002f2a:	e9c1 2300 	strd	r2, r3, [r1]
			x_final1 = x;
 8002f2e:	4b6f      	ldr	r3, [pc, #444]	; (80030ec <Trajectory_Eva+0x2b4>)
 8002f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f34:	4970      	ldr	r1, [pc, #448]	; (80030f8 <Trajectory_Eva+0x2c0>)
 8002f36:	e9c1 2300 	strd	r2, r3, [r1]
			v_final1 = v;
 8002f3a:	4b6d      	ldr	r3, [pc, #436]	; (80030f0 <Trajectory_Eva+0x2b8>)
 8002f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f40:	496e      	ldr	r1, [pc, #440]	; (80030fc <Trajectory_Eva+0x2c4>)
 8002f42:	e9c1 2300 	strd	r2, r3, [r1]
			t_Acce = t_Acce + t_diff;
 8002f46:	4b67      	ldr	r3, [pc, #412]	; (80030e4 <Trajectory_Eva+0x2ac>)
 8002f48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f4c:	4b6c      	ldr	r3, [pc, #432]	; (8003100 <Trajectory_Eva+0x2c8>)
 8002f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f52:	f7fd f947 	bl	80001e4 <__adddf3>
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	4962      	ldr	r1, [pc, #392]	; (80030e4 <Trajectory_Eva+0x2ac>)
 8002f5c:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 8002f60:	4b5b      	ldr	r3, [pc, #364]	; (80030d0 <Trajectory_Eva+0x298>)
 8002f62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f66:	4b66      	ldr	r3, [pc, #408]	; (8003100 <Trajectory_Eva+0x2c8>)
 8002f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6c:	f7fd f93a 	bl	80001e4 <__adddf3>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	4956      	ldr	r1, [pc, #344]	; (80030d0 <Trajectory_Eva+0x298>)
 8002f76:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8002f7a:	e2c6      	b.n	800350a <Trajectory_Eva+0x6d2>
		} else if (t_count <= t_final) {
 8002f7c:	4b54      	ldr	r3, [pc, #336]	; (80030d0 <Trajectory_Eva+0x298>)
 8002f7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f82:	4b60      	ldr	r3, [pc, #384]	; (8003104 <Trajectory_Eva+0x2cc>)
 8002f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f88:	f7fd fd5e 	bl	8000a48 <__aeabi_dcmple>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f000 80bc 	beq.w	800310c <Trajectory_Eva+0x2d4>
			x = x_final1 + (v_final1 * t_DeAcce)
 8002f94:	4b59      	ldr	r3, [pc, #356]	; (80030fc <Trajectory_Eva+0x2c4>)
 8002f96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f9a:	4b5b      	ldr	r3, [pc, #364]	; (8003108 <Trajectory_Eva+0x2d0>)
 8002f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa0:	f7fd fad6 	bl	8000550 <__aeabi_dmul>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	4b52      	ldr	r3, [pc, #328]	; (80030f8 <Trajectory_Eva+0x2c0>)
 8002fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb2:	f7fd f917 	bl	80001e4 <__adddf3>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4614      	mov	r4, r2
 8002fbc:	461d      	mov	r5, r3
					- (1.0 / 2.0 * direct * Acceleration * t_DeAcce * t_DeAcce);
 8002fbe:	4b46      	ldr	r3, [pc, #280]	; (80030d8 <Trajectory_Eva+0x2a0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fd fa5a 	bl	800047c <__aeabi_i2d>
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	4b43      	ldr	r3, [pc, #268]	; (80030dc <Trajectory_Eva+0x2a4>)
 8002fce:	f7fd fabf 	bl	8000550 <__aeabi_dmul>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4610      	mov	r0, r2
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4b41      	ldr	r3, [pc, #260]	; (80030e0 <Trajectory_Eva+0x2a8>)
 8002fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fe0:	f7fd fab6 	bl	8000550 <__aeabi_dmul>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	4610      	mov	r0, r2
 8002fea:	4619      	mov	r1, r3
 8002fec:	4b46      	ldr	r3, [pc, #280]	; (8003108 <Trajectory_Eva+0x2d0>)
 8002fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff2:	f7fd faad 	bl	8000550 <__aeabi_dmul>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4b42      	ldr	r3, [pc, #264]	; (8003108 <Trajectory_Eva+0x2d0>)
 8003000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003004:	f7fd faa4 	bl	8000550 <__aeabi_dmul>
 8003008:	4602      	mov	r2, r0
 800300a:	460b      	mov	r3, r1
 800300c:	4620      	mov	r0, r4
 800300e:	4629      	mov	r1, r5
 8003010:	f7fd f8e6 	bl	80001e0 <__aeabi_dsub>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
			x = x_final1 + (v_final1 * t_DeAcce)
 8003018:	4934      	ldr	r1, [pc, #208]	; (80030ec <Trajectory_Eva+0x2b4>)
 800301a:	e9c1 2300 	strd	r2, r3, [r1]
			v = v_final1 - (Acceleration * t_DeAcce * direct);
 800301e:	4b37      	ldr	r3, [pc, #220]	; (80030fc <Trajectory_Eva+0x2c4>)
 8003020:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003024:	4b2e      	ldr	r3, [pc, #184]	; (80030e0 <Trajectory_Eva+0x2a8>)
 8003026:	e9d3 0100 	ldrd	r0, r1, [r3]
 800302a:	4b37      	ldr	r3, [pc, #220]	; (8003108 <Trajectory_Eva+0x2d0>)
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f7fd fa8e 	bl	8000550 <__aeabi_dmul>
 8003034:	4602      	mov	r2, r0
 8003036:	460b      	mov	r3, r1
 8003038:	4692      	mov	sl, r2
 800303a:	469b      	mov	fp, r3
 800303c:	4b26      	ldr	r3, [pc, #152]	; (80030d8 <Trajectory_Eva+0x2a0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f7fd fa1b 	bl	800047c <__aeabi_i2d>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4650      	mov	r0, sl
 800304c:	4659      	mov	r1, fp
 800304e:	f7fd fa7f 	bl	8000550 <__aeabi_dmul>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4620      	mov	r0, r4
 8003058:	4629      	mov	r1, r5
 800305a:	f7fd f8c1 	bl	80001e0 <__aeabi_dsub>
 800305e:	4602      	mov	r2, r0
 8003060:	460b      	mov	r3, r1
 8003062:	4923      	ldr	r1, [pc, #140]	; (80030f0 <Trajectory_Eva+0x2b8>)
 8003064:	e9c1 2300 	strd	r2, r3, [r1]
			a = -Acceleration * direct;
 8003068:	4b1d      	ldr	r3, [pc, #116]	; (80030e0 <Trajectory_Eva+0x2a8>)
 800306a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800306e:	4690      	mov	r8, r2
 8003070:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003074:	4b18      	ldr	r3, [pc, #96]	; (80030d8 <Trajectory_Eva+0x2a0>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd f9ff 	bl	800047c <__aeabi_i2d>
 800307e:	4602      	mov	r2, r0
 8003080:	460b      	mov	r3, r1
 8003082:	4640      	mov	r0, r8
 8003084:	4649      	mov	r1, r9
 8003086:	f7fd fa63 	bl	8000550 <__aeabi_dmul>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4919      	ldr	r1, [pc, #100]	; (80030f4 <Trajectory_Eva+0x2bc>)
 8003090:	e9c1 2300 	strd	r2, r3, [r1]
			t_DeAcce = t_DeAcce + t_diff;
 8003094:	4b1c      	ldr	r3, [pc, #112]	; (8003108 <Trajectory_Eva+0x2d0>)
 8003096:	e9d3 0100 	ldrd	r0, r1, [r3]
 800309a:	4b19      	ldr	r3, [pc, #100]	; (8003100 <Trajectory_Eva+0x2c8>)
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	f7fd f8a0 	bl	80001e4 <__adddf3>
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4917      	ldr	r1, [pc, #92]	; (8003108 <Trajectory_Eva+0x2d0>)
 80030aa:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 80030ae:	4b08      	ldr	r3, [pc, #32]	; (80030d0 <Trajectory_Eva+0x298>)
 80030b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030b4:	4b12      	ldr	r3, [pc, #72]	; (8003100 <Trajectory_Eva+0x2c8>)
 80030b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ba:	f7fd f893 	bl	80001e4 <__adddf3>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4903      	ldr	r1, [pc, #12]	; (80030d0 <Trajectory_Eva+0x298>)
 80030c4:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 80030c8:	e21f      	b.n	800350a <Trajectory_Eva+0x6d2>
 80030ca:	bf00      	nop
 80030cc:	20000fe4 	.word	0x20000fe4
 80030d0:	20000260 	.word	0x20000260
 80030d4:	20001048 	.word	0x20001048
 80030d8:	20000fe8 	.word	0x20000fe8
 80030dc:	3fe00000 	.word	0x3fe00000
 80030e0:	20001008 	.word	0x20001008
 80030e4:	20000248 	.word	0x20000248
 80030e8:	20000ff0 	.word	0x20000ff0
 80030ec:	20000908 	.word	0x20000908
 80030f0:	20000910 	.word	0x20000910
 80030f4:	20000918 	.word	0x20000918
 80030f8:	20001018 	.word	0x20001018
 80030fc:	20001028 	.word	0x20001028
 8003100:	20000268 	.word	0x20000268
 8003104:	20001040 	.word	0x20001040
 8003108:	20000250 	.word	0x20000250
			x = x_final;
 800310c:	4b8e      	ldr	r3, [pc, #568]	; (8003348 <Trajectory_Eva+0x510>)
 800310e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003112:	498e      	ldr	r1, [pc, #568]	; (800334c <Trajectory_Eva+0x514>)
 8003114:	e9c1 2300 	strd	r2, r3, [r1]
			v = 0;
 8003118:	498d      	ldr	r1, [pc, #564]	; (8003350 <Trajectory_Eva+0x518>)
 800311a:	f04f 0200 	mov.w	r2, #0
 800311e:	f04f 0300 	mov.w	r3, #0
 8003122:	e9c1 2300 	strd	r2, r3, [r1]
			trajectory_type = 0;
 8003126:	4b8b      	ldr	r3, [pc, #556]	; (8003354 <Trajectory_Eva+0x51c>)
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
		break;
 800312c:	e1ed      	b.n	800350a <Trajectory_Eva+0x6d2>
		if (t_count <= t_acceleration) {
 800312e:	4b8a      	ldr	r3, [pc, #552]	; (8003358 <Trajectory_Eva+0x520>)
 8003130:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003134:	4b89      	ldr	r3, [pc, #548]	; (800335c <Trajectory_Eva+0x524>)
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	f7fd fc85 	bl	8000a48 <__aeabi_dcmple>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 8089 	beq.w	8003258 <Trajectory_Eva+0x420>
			x = x_initial + 1.0 / 2.0 * Acceleration * direct * t_Acce * t_Acce;
 8003146:	4b86      	ldr	r3, [pc, #536]	; (8003360 <Trajectory_Eva+0x528>)
 8003148:	e9d3 0100 	ldrd	r0, r1, [r3]
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	4b84      	ldr	r3, [pc, #528]	; (8003364 <Trajectory_Eva+0x52c>)
 8003152:	f7fd f9fd 	bl	8000550 <__aeabi_dmul>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4614      	mov	r4, r2
 800315c:	461d      	mov	r5, r3
 800315e:	4b82      	ldr	r3, [pc, #520]	; (8003368 <Trajectory_Eva+0x530>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7fd f98a 	bl	800047c <__aeabi_i2d>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4620      	mov	r0, r4
 800316e:	4629      	mov	r1, r5
 8003170:	f7fd f9ee 	bl	8000550 <__aeabi_dmul>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	4b7b      	ldr	r3, [pc, #492]	; (800336c <Trajectory_Eva+0x534>)
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	f7fd f9e5 	bl	8000550 <__aeabi_dmul>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4610      	mov	r0, r2
 800318c:	4619      	mov	r1, r3
 800318e:	4b77      	ldr	r3, [pc, #476]	; (800336c <Trajectory_Eva+0x534>)
 8003190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003194:	f7fd f9dc 	bl	8000550 <__aeabi_dmul>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4610      	mov	r0, r2
 800319e:	4619      	mov	r1, r3
 80031a0:	4b73      	ldr	r3, [pc, #460]	; (8003370 <Trajectory_Eva+0x538>)
 80031a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a6:	f7fd f81d 	bl	80001e4 <__adddf3>
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	4967      	ldr	r1, [pc, #412]	; (800334c <Trajectory_Eva+0x514>)
 80031b0:	e9c1 2300 	strd	r2, r3, [r1]
			v = Acceleration * t_Acce * direct;
 80031b4:	4b6a      	ldr	r3, [pc, #424]	; (8003360 <Trajectory_Eva+0x528>)
 80031b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031ba:	4b6c      	ldr	r3, [pc, #432]	; (800336c <Trajectory_Eva+0x534>)
 80031bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c0:	f7fd f9c6 	bl	8000550 <__aeabi_dmul>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4614      	mov	r4, r2
 80031ca:	461d      	mov	r5, r3
 80031cc:	4b66      	ldr	r3, [pc, #408]	; (8003368 <Trajectory_Eva+0x530>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fd f953 	bl	800047c <__aeabi_i2d>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4620      	mov	r0, r4
 80031dc:	4629      	mov	r1, r5
 80031de:	f7fd f9b7 	bl	8000550 <__aeabi_dmul>
 80031e2:	4602      	mov	r2, r0
 80031e4:	460b      	mov	r3, r1
 80031e6:	495a      	ldr	r1, [pc, #360]	; (8003350 <Trajectory_Eva+0x518>)
 80031e8:	e9c1 2300 	strd	r2, r3, [r1]
			a = Acceleration * direct;
 80031ec:	4b5e      	ldr	r3, [pc, #376]	; (8003368 <Trajectory_Eva+0x530>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fd f943 	bl	800047c <__aeabi_i2d>
 80031f6:	4b5a      	ldr	r3, [pc, #360]	; (8003360 <Trajectory_Eva+0x528>)
 80031f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fc:	f7fd f9a8 	bl	8000550 <__aeabi_dmul>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	495b      	ldr	r1, [pc, #364]	; (8003374 <Trajectory_Eva+0x53c>)
 8003206:	e9c1 2300 	strd	r2, r3, [r1]
			x_final1 = x;
 800320a:	4b50      	ldr	r3, [pc, #320]	; (800334c <Trajectory_Eva+0x514>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	4959      	ldr	r1, [pc, #356]	; (8003378 <Trajectory_Eva+0x540>)
 8003212:	e9c1 2300 	strd	r2, r3, [r1]
			v_final1 = v;
 8003216:	4b4e      	ldr	r3, [pc, #312]	; (8003350 <Trajectory_Eva+0x518>)
 8003218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321c:	4957      	ldr	r1, [pc, #348]	; (800337c <Trajectory_Eva+0x544>)
 800321e:	e9c1 2300 	strd	r2, r3, [r1]
			t_Acce = t_Acce + t_diff;
 8003222:	4b52      	ldr	r3, [pc, #328]	; (800336c <Trajectory_Eva+0x534>)
 8003224:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003228:	4b55      	ldr	r3, [pc, #340]	; (8003380 <Trajectory_Eva+0x548>)
 800322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322e:	f7fc ffd9 	bl	80001e4 <__adddf3>
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	494d      	ldr	r1, [pc, #308]	; (800336c <Trajectory_Eva+0x534>)
 8003238:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 800323c:	4b46      	ldr	r3, [pc, #280]	; (8003358 <Trajectory_Eva+0x520>)
 800323e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003242:	4b4f      	ldr	r3, [pc, #316]	; (8003380 <Trajectory_Eva+0x548>)
 8003244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003248:	f7fc ffcc 	bl	80001e4 <__adddf3>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	4941      	ldr	r1, [pc, #260]	; (8003358 <Trajectory_Eva+0x520>)
 8003252:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8003256:	e158      	b.n	800350a <Trajectory_Eva+0x6d2>
		} else if (t_count <= t_final - t_acceleration) {
 8003258:	4b4a      	ldr	r3, [pc, #296]	; (8003384 <Trajectory_Eva+0x54c>)
 800325a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800325e:	4b3f      	ldr	r3, [pc, #252]	; (800335c <Trajectory_Eva+0x524>)
 8003260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003264:	f7fc ffbc 	bl	80001e0 <__aeabi_dsub>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4610      	mov	r0, r2
 800326e:	4619      	mov	r1, r3
 8003270:	4b39      	ldr	r3, [pc, #228]	; (8003358 <Trajectory_Eva+0x520>)
 8003272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003276:	f7fd fbf1 	bl	8000a5c <__aeabi_dcmpge>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 808b 	beq.w	8003398 <Trajectory_Eva+0x560>
			x = (v_final * t_Cons * direct) + x_final1;
 8003282:	4b41      	ldr	r3, [pc, #260]	; (8003388 <Trajectory_Eva+0x550>)
 8003284:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003288:	4b40      	ldr	r3, [pc, #256]	; (800338c <Trajectory_Eva+0x554>)
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	f7fd f95f 	bl	8000550 <__aeabi_dmul>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	4614      	mov	r4, r2
 8003298:	461d      	mov	r5, r3
 800329a:	4b33      	ldr	r3, [pc, #204]	; (8003368 <Trajectory_Eva+0x530>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fd f8ec 	bl	800047c <__aeabi_i2d>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4620      	mov	r0, r4
 80032aa:	4629      	mov	r1, r5
 80032ac:	f7fd f950 	bl	8000550 <__aeabi_dmul>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4610      	mov	r0, r2
 80032b6:	4619      	mov	r1, r3
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <Trajectory_Eva+0x540>)
 80032ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032be:	f7fc ff91 	bl	80001e4 <__adddf3>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4921      	ldr	r1, [pc, #132]	; (800334c <Trajectory_Eva+0x514>)
 80032c8:	e9c1 2300 	strd	r2, r3, [r1]
			v = v_final * direct;
 80032cc:	4b26      	ldr	r3, [pc, #152]	; (8003368 <Trajectory_Eva+0x530>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7fd f8d3 	bl	800047c <__aeabi_i2d>
 80032d6:	4b2c      	ldr	r3, [pc, #176]	; (8003388 <Trajectory_Eva+0x550>)
 80032d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032dc:	f7fd f938 	bl	8000550 <__aeabi_dmul>
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	491a      	ldr	r1, [pc, #104]	; (8003350 <Trajectory_Eva+0x518>)
 80032e6:	e9c1 2300 	strd	r2, r3, [r1]
			a = 0;
 80032ea:	4922      	ldr	r1, [pc, #136]	; (8003374 <Trajectory_Eva+0x53c>)
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	e9c1 2300 	strd	r2, r3, [r1]
			x_final2 = x;
 80032f8:	4b14      	ldr	r3, [pc, #80]	; (800334c <Trajectory_Eva+0x514>)
 80032fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fe:	4924      	ldr	r1, [pc, #144]	; (8003390 <Trajectory_Eva+0x558>)
 8003300:	e9c1 2300 	strd	r2, r3, [r1]
			v_final2 = v;
 8003304:	4b12      	ldr	r3, [pc, #72]	; (8003350 <Trajectory_Eva+0x518>)
 8003306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330a:	4922      	ldr	r1, [pc, #136]	; (8003394 <Trajectory_Eva+0x55c>)
 800330c:	e9c1 2300 	strd	r2, r3, [r1]
			t_Cons = t_Cons + t_diff;
 8003310:	4b1e      	ldr	r3, [pc, #120]	; (800338c <Trajectory_Eva+0x554>)
 8003312:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003316:	4b1a      	ldr	r3, [pc, #104]	; (8003380 <Trajectory_Eva+0x548>)
 8003318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800331c:	f7fc ff62 	bl	80001e4 <__adddf3>
 8003320:	4602      	mov	r2, r0
 8003322:	460b      	mov	r3, r1
 8003324:	4919      	ldr	r1, [pc, #100]	; (800338c <Trajectory_Eva+0x554>)
 8003326:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 800332a:	4b0b      	ldr	r3, [pc, #44]	; (8003358 <Trajectory_Eva+0x520>)
 800332c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003330:	4b13      	ldr	r3, [pc, #76]	; (8003380 <Trajectory_Eva+0x548>)
 8003332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003336:	f7fc ff55 	bl	80001e4 <__adddf3>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	4906      	ldr	r1, [pc, #24]	; (8003358 <Trajectory_Eva+0x520>)
 8003340:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8003344:	e0e1      	b.n	800350a <Trajectory_Eva+0x6d2>
 8003346:	bf00      	nop
 8003348:	20000ff8 	.word	0x20000ff8
 800334c:	20000908 	.word	0x20000908
 8003350:	20000910 	.word	0x20000910
 8003354:	20000fe4 	.word	0x20000fe4
 8003358:	20000260 	.word	0x20000260
 800335c:	20001038 	.word	0x20001038
 8003360:	20001008 	.word	0x20001008
 8003364:	3fe00000 	.word	0x3fe00000
 8003368:	20000fe8 	.word	0x20000fe8
 800336c:	20000248 	.word	0x20000248
 8003370:	20000ff0 	.word	0x20000ff0
 8003374:	20000918 	.word	0x20000918
 8003378:	20001018 	.word	0x20001018
 800337c:	20001028 	.word	0x20001028
 8003380:	20000268 	.word	0x20000268
 8003384:	20001040 	.word	0x20001040
 8003388:	20001000 	.word	0x20001000
 800338c:	20000258 	.word	0x20000258
 8003390:	20001020 	.word	0x20001020
 8003394:	20001030 	.word	0x20001030
		} else if (t_count <= t_final) {
 8003398:	4b5d      	ldr	r3, [pc, #372]	; (8003510 <Trajectory_Eva+0x6d8>)
 800339a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800339e:	4b5d      	ldr	r3, [pc, #372]	; (8003514 <Trajectory_Eva+0x6dc>)
 80033a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a4:	f7fd fb50 	bl	8000a48 <__aeabi_dcmple>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 809b 	beq.w	80034e6 <Trajectory_Eva+0x6ae>
					x_final2 + (v_final2 * (t_DeAcce))
 80033b0:	4b59      	ldr	r3, [pc, #356]	; (8003518 <Trajectory_Eva+0x6e0>)
 80033b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033b6:	4b59      	ldr	r3, [pc, #356]	; (800351c <Trajectory_Eva+0x6e4>)
 80033b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033bc:	f7fd f8c8 	bl	8000550 <__aeabi_dmul>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4610      	mov	r0, r2
 80033c6:	4619      	mov	r1, r3
 80033c8:	4b55      	ldr	r3, [pc, #340]	; (8003520 <Trajectory_Eva+0x6e8>)
 80033ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ce:	f7fc ff09 	bl	80001e4 <__adddf3>
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	4690      	mov	r8, r2
 80033d8:	4699      	mov	r9, r3
							- (1.0 / 2.0 * direct * Acceleration
 80033da:	4b52      	ldr	r3, [pc, #328]	; (8003524 <Trajectory_Eva+0x6ec>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fd f84c 	bl	800047c <__aeabi_i2d>
 80033e4:	f04f 0200 	mov.w	r2, #0
 80033e8:	4b4f      	ldr	r3, [pc, #316]	; (8003528 <Trajectory_Eva+0x6f0>)
 80033ea:	f7fd f8b1 	bl	8000550 <__aeabi_dmul>
 80033ee:	4602      	mov	r2, r0
 80033f0:	460b      	mov	r3, r1
 80033f2:	4610      	mov	r0, r2
 80033f4:	4619      	mov	r1, r3
 80033f6:	4b4d      	ldr	r3, [pc, #308]	; (800352c <Trajectory_Eva+0x6f4>)
 80033f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fc:	f7fd f8a8 	bl	8000550 <__aeabi_dmul>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	4692      	mov	sl, r2
 8003406:	469b      	mov	fp, r3
									* (t_DeAcce * t_DeAcce));
 8003408:	4b44      	ldr	r3, [pc, #272]	; (800351c <Trajectory_Eva+0x6e4>)
 800340a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800340e:	4b43      	ldr	r3, [pc, #268]	; (800351c <Trajectory_Eva+0x6e4>)
 8003410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003414:	f7fd f89c 	bl	8000550 <__aeabi_dmul>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	4650      	mov	r0, sl
 800341e:	4659      	mov	r1, fp
 8003420:	f7fd f896 	bl	8000550 <__aeabi_dmul>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
							- (1.0 / 2.0 * direct * Acceleration
 8003428:	4640      	mov	r0, r8
 800342a:	4649      	mov	r1, r9
 800342c:	f7fc fed8 	bl	80001e0 <__aeabi_dsub>
 8003430:	4602      	mov	r2, r0
 8003432:	460b      	mov	r3, r1
			x =
 8003434:	493e      	ldr	r1, [pc, #248]	; (8003530 <Trajectory_Eva+0x6f8>)
 8003436:	e9c1 2300 	strd	r2, r3, [r1]
			v = v_final2 - (Acceleration * t_DeAcce * direct);
 800343a:	4b37      	ldr	r3, [pc, #220]	; (8003518 <Trajectory_Eva+0x6e0>)
 800343c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003440:	4b3a      	ldr	r3, [pc, #232]	; (800352c <Trajectory_Eva+0x6f4>)
 8003442:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003446:	4b35      	ldr	r3, [pc, #212]	; (800351c <Trajectory_Eva+0x6e4>)
 8003448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344c:	f7fd f880 	bl	8000550 <__aeabi_dmul>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4692      	mov	sl, r2
 8003456:	469b      	mov	fp, r3
 8003458:	4b32      	ldr	r3, [pc, #200]	; (8003524 <Trajectory_Eva+0x6ec>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f7fd f80d 	bl	800047c <__aeabi_i2d>
 8003462:	4602      	mov	r2, r0
 8003464:	460b      	mov	r3, r1
 8003466:	4650      	mov	r0, sl
 8003468:	4659      	mov	r1, fp
 800346a:	f7fd f871 	bl	8000550 <__aeabi_dmul>
 800346e:	4602      	mov	r2, r0
 8003470:	460b      	mov	r3, r1
 8003472:	4640      	mov	r0, r8
 8003474:	4649      	mov	r1, r9
 8003476:	f7fc feb3 	bl	80001e0 <__aeabi_dsub>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	492d      	ldr	r1, [pc, #180]	; (8003534 <Trajectory_Eva+0x6fc>)
 8003480:	e9c1 2300 	strd	r2, r3, [r1]
			a = -Acceleration * direct;
 8003484:	4b29      	ldr	r3, [pc, #164]	; (800352c <Trajectory_Eva+0x6f4>)
 8003486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348a:	4614      	mov	r4, r2
 800348c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003490:	4b24      	ldr	r3, [pc, #144]	; (8003524 <Trajectory_Eva+0x6ec>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7fc fff1 	bl	800047c <__aeabi_i2d>
 800349a:	4602      	mov	r2, r0
 800349c:	460b      	mov	r3, r1
 800349e:	4620      	mov	r0, r4
 80034a0:	4629      	mov	r1, r5
 80034a2:	f7fd f855 	bl	8000550 <__aeabi_dmul>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	4923      	ldr	r1, [pc, #140]	; (8003538 <Trajectory_Eva+0x700>)
 80034ac:	e9c1 2300 	strd	r2, r3, [r1]
			t_DeAcce = t_DeAcce + t_diff;
 80034b0:	4b1a      	ldr	r3, [pc, #104]	; (800351c <Trajectory_Eva+0x6e4>)
 80034b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034b6:	4b21      	ldr	r3, [pc, #132]	; (800353c <Trajectory_Eva+0x704>)
 80034b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034bc:	f7fc fe92 	bl	80001e4 <__adddf3>
 80034c0:	4602      	mov	r2, r0
 80034c2:	460b      	mov	r3, r1
 80034c4:	4915      	ldr	r1, [pc, #84]	; (800351c <Trajectory_Eva+0x6e4>)
 80034c6:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 80034ca:	4b11      	ldr	r3, [pc, #68]	; (8003510 <Trajectory_Eva+0x6d8>)
 80034cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034d0:	4b1a      	ldr	r3, [pc, #104]	; (800353c <Trajectory_Eva+0x704>)
 80034d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d6:	f7fc fe85 	bl	80001e4 <__adddf3>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	490c      	ldr	r1, [pc, #48]	; (8003510 <Trajectory_Eva+0x6d8>)
 80034e0:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 80034e4:	e011      	b.n	800350a <Trajectory_Eva+0x6d2>
			x = x_final;
 80034e6:	4b16      	ldr	r3, [pc, #88]	; (8003540 <Trajectory_Eva+0x708>)
 80034e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ec:	4910      	ldr	r1, [pc, #64]	; (8003530 <Trajectory_Eva+0x6f8>)
 80034ee:	e9c1 2300 	strd	r2, r3, [r1]
			v = 0;
 80034f2:	4910      	ldr	r1, [pc, #64]	; (8003534 <Trajectory_Eva+0x6fc>)
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9c1 2300 	strd	r2, r3, [r1]
			trajectory_type = 0;
 8003500:	4b10      	ldr	r3, [pc, #64]	; (8003544 <Trajectory_Eva+0x70c>)
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
		break;
 8003506:	e000      	b.n	800350a <Trajectory_Eva+0x6d2>
		break;
 8003508:	bf00      	nop
}
 800350a:	bf00      	nop
 800350c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003510:	20000260 	.word	0x20000260
 8003514:	20001040 	.word	0x20001040
 8003518:	20001030 	.word	0x20001030
 800351c:	20000250 	.word	0x20000250
 8003520:	20001020 	.word	0x20001020
 8003524:	20000fe8 	.word	0x20000fe8
 8003528:	3fe00000 	.word	0x3fe00000
 800352c:	20001008 	.word	0x20001008
 8003530:	20000908 	.word	0x20000908
 8003534:	20000910 	.word	0x20000910
 8003538:	20000918 	.word	0x20000918
 800353c:	20000268 	.word	0x20000268
 8003540:	20000ff8 	.word	0x20000ff8
 8003544:	20000fe4 	.word	0x20000fe4

08003548 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	607b      	str	r3, [r7, #4]
 8003552:	4b10      	ldr	r3, [pc, #64]	; (8003594 <HAL_MspInit+0x4c>)
 8003554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003556:	4a0f      	ldr	r2, [pc, #60]	; (8003594 <HAL_MspInit+0x4c>)
 8003558:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800355c:	6453      	str	r3, [r2, #68]	; 0x44
 800355e:	4b0d      	ldr	r3, [pc, #52]	; (8003594 <HAL_MspInit+0x4c>)
 8003560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003566:	607b      	str	r3, [r7, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	603b      	str	r3, [r7, #0]
 800356e:	4b09      	ldr	r3, [pc, #36]	; (8003594 <HAL_MspInit+0x4c>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	4a08      	ldr	r2, [pc, #32]	; (8003594 <HAL_MspInit+0x4c>)
 8003574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003578:	6413      	str	r3, [r2, #64]	; 0x40
 800357a:	4b06      	ldr	r3, [pc, #24]	; (8003594 <HAL_MspInit+0x4c>)
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003582:	603b      	str	r3, [r7, #0]
 8003584:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003586:	2007      	movs	r0, #7
 8003588:	f000 fc84 	bl	8003e94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800358c:	bf00      	nop
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40023800 	.word	0x40023800

08003598 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b08a      	sub	sp, #40	; 0x28
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a0:	f107 0314 	add.w	r3, r7, #20
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a22      	ldr	r2, [pc, #136]	; (8003640 <HAL_I2C_MspInit+0xa8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d13d      	bne.n	8003636 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	4b21      	ldr	r3, [pc, #132]	; (8003644 <HAL_I2C_MspInit+0xac>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a20      	ldr	r2, [pc, #128]	; (8003644 <HAL_I2C_MspInit+0xac>)
 80035c4:	f043 0302 	orr.w	r3, r3, #2
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b1e      	ldr	r3, [pc, #120]	; (8003644 <HAL_I2C_MspInit+0xac>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	613b      	str	r3, [r7, #16]
 80035d4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80035d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035dc:	2312      	movs	r3, #18
 80035de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035e0:	2301      	movs	r3, #1
 80035e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e4:	2303      	movs	r3, #3
 80035e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80035e8:	2304      	movs	r3, #4
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ec:	f107 0314 	add.w	r3, r7, #20
 80035f0:	4619      	mov	r1, r3
 80035f2:	4815      	ldr	r0, [pc, #84]	; (8003648 <HAL_I2C_MspInit+0xb0>)
 80035f4:	f001 f89e 	bl	8004734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80035f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035fe:	2312      	movs	r3, #18
 8003600:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003602:	2301      	movs	r3, #1
 8003604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003606:	2303      	movs	r3, #3
 8003608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800360a:	2309      	movs	r3, #9
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360e:	f107 0314 	add.w	r3, r7, #20
 8003612:	4619      	mov	r1, r3
 8003614:	480c      	ldr	r0, [pc, #48]	; (8003648 <HAL_I2C_MspInit+0xb0>)
 8003616:	f001 f88d 	bl	8004734 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	4b09      	ldr	r3, [pc, #36]	; (8003644 <HAL_I2C_MspInit+0xac>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003622:	4a08      	ldr	r2, [pc, #32]	; (8003644 <HAL_I2C_MspInit+0xac>)
 8003624:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003628:	6413      	str	r3, [r2, #64]	; 0x40
 800362a:	4b06      	ldr	r3, [pc, #24]	; (8003644 <HAL_I2C_MspInit+0xac>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003636:	bf00      	nop
 8003638:	3728      	adds	r7, #40	; 0x28
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40005800 	.word	0x40005800
 8003644:	40023800 	.word	0x40023800
 8003648:	40020400 	.word	0x40020400

0800364c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b08a      	sub	sp, #40	; 0x28
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003654:	f107 0314 	add.w	r3, r7, #20
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a19      	ldr	r2, [pc, #100]	; (80036d0 <HAL_SPI_MspInit+0x84>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d12c      	bne.n	80036c8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	4b18      	ldr	r3, [pc, #96]	; (80036d4 <HAL_SPI_MspInit+0x88>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003676:	4a17      	ldr	r2, [pc, #92]	; (80036d4 <HAL_SPI_MspInit+0x88>)
 8003678:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800367c:	6413      	str	r3, [r2, #64]	; 0x40
 800367e:	4b15      	ldr	r3, [pc, #84]	; (80036d4 <HAL_SPI_MspInit+0x88>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <HAL_SPI_MspInit+0x88>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003692:	4a10      	ldr	r2, [pc, #64]	; (80036d4 <HAL_SPI_MspInit+0x88>)
 8003694:	f043 0304 	orr.w	r3, r3, #4
 8003698:	6313      	str	r3, [r2, #48]	; 0x30
 800369a:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <HAL_SPI_MspInit+0x88>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	f003 0304 	and.w	r3, r3, #4
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80036a6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80036aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ac:	2302      	movs	r3, #2
 80036ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b0:	2300      	movs	r3, #0
 80036b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b4:	2303      	movs	r3, #3
 80036b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80036b8:	2306      	movs	r3, #6
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036bc:	f107 0314 	add.w	r3, r7, #20
 80036c0:	4619      	mov	r1, r3
 80036c2:	4805      	ldr	r0, [pc, #20]	; (80036d8 <HAL_SPI_MspInit+0x8c>)
 80036c4:	f001 f836 	bl	8004734 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80036c8:	bf00      	nop
 80036ca:	3728      	adds	r7, #40	; 0x28
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40003c00 	.word	0x40003c00
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40020800 	.word	0x40020800

080036dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a38      	ldr	r2, [pc, #224]	; (80037cc <HAL_TIM_Base_MspInit+0xf0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d116      	bne.n	800371c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
 80036f2:	4b37      	ldr	r3, [pc, #220]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 80036f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f6:	4a36      	ldr	r2, [pc, #216]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 80036f8:	f043 0301 	orr.w	r3, r3, #1
 80036fc:	6453      	str	r3, [r2, #68]	; 0x44
 80036fe:	4b34      	ldr	r3, [pc, #208]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 8003700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800370a:	2200      	movs	r2, #0
 800370c:	2100      	movs	r1, #0
 800370e:	201a      	movs	r0, #26
 8003710:	f000 fbcb 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003714:	201a      	movs	r0, #26
 8003716:	f000 fbe4 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800371a:	e052      	b.n	80037c2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a2c      	ldr	r2, [pc, #176]	; (80037d4 <HAL_TIM_Base_MspInit+0xf8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d116      	bne.n	8003754 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	613b      	str	r3, [r7, #16]
 800372a:	4b29      	ldr	r3, [pc, #164]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	4a28      	ldr	r2, [pc, #160]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 8003730:	f043 0302 	orr.w	r3, r3, #2
 8003734:	6413      	str	r3, [r2, #64]	; 0x40
 8003736:	4b26      	ldr	r3, [pc, #152]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 8003738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003742:	2200      	movs	r2, #0
 8003744:	2100      	movs	r1, #0
 8003746:	201d      	movs	r0, #29
 8003748:	f000 fbaf 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800374c:	201d      	movs	r0, #29
 800374e:	f000 fbc8 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
}
 8003752:	e036      	b.n	80037c2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a1f      	ldr	r2, [pc, #124]	; (80037d8 <HAL_TIM_Base_MspInit+0xfc>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d116      	bne.n	800378c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
 8003762:	4b1b      	ldr	r3, [pc, #108]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	4a1a      	ldr	r2, [pc, #104]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 8003768:	f043 0308 	orr.w	r3, r3, #8
 800376c:	6413      	str	r3, [r2, #64]	; 0x40
 800376e:	4b18      	ldr	r3, [pc, #96]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800377a:	2200      	movs	r2, #0
 800377c:	2100      	movs	r1, #0
 800377e:	2032      	movs	r0, #50	; 0x32
 8003780:	f000 fb93 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003784:	2032      	movs	r0, #50	; 0x32
 8003786:	f000 fbac 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
}
 800378a:	e01a      	b.n	80037c2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM11)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a12      	ldr	r2, [pc, #72]	; (80037dc <HAL_TIM_Base_MspInit+0x100>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d115      	bne.n	80037c2 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	60bb      	str	r3, [r7, #8]
 800379a:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 800379c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379e:	4a0c      	ldr	r2, [pc, #48]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 80037a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037a4:	6453      	str	r3, [r2, #68]	; 0x44
 80037a6:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <HAL_TIM_Base_MspInit+0xf4>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037ae:	60bb      	str	r3, [r7, #8]
 80037b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80037b2:	2200      	movs	r2, #0
 80037b4:	2100      	movs	r1, #0
 80037b6:	201a      	movs	r0, #26
 80037b8:	f000 fb77 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80037bc:	201a      	movs	r0, #26
 80037be:	f000 fb90 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
}
 80037c2:	bf00      	nop
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40010000 	.word	0x40010000
 80037d0:	40023800 	.word	0x40023800
 80037d4:	40000400 	.word	0x40000400
 80037d8:	40000c00 	.word	0x40000c00
 80037dc:	40014800 	.word	0x40014800

080037e0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08a      	sub	sp, #40	; 0x28
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e8:	f107 0314 	add.w	r3, r7, #20
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003800:	d12b      	bne.n	800385a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	4b17      	ldr	r3, [pc, #92]	; (8003864 <HAL_TIM_Encoder_MspInit+0x84>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	4a16      	ldr	r2, [pc, #88]	; (8003864 <HAL_TIM_Encoder_MspInit+0x84>)
 800380c:	f043 0301 	orr.w	r3, r3, #1
 8003810:	6413      	str	r3, [r2, #64]	; 0x40
 8003812:	4b14      	ldr	r3, [pc, #80]	; (8003864 <HAL_TIM_Encoder_MspInit+0x84>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	4b10      	ldr	r3, [pc, #64]	; (8003864 <HAL_TIM_Encoder_MspInit+0x84>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	4a0f      	ldr	r2, [pc, #60]	; (8003864 <HAL_TIM_Encoder_MspInit+0x84>)
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	6313      	str	r3, [r2, #48]	; 0x30
 800382e:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <HAL_TIM_Encoder_MspInit+0x84>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800383a:	2303      	movs	r3, #3
 800383c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383e:	2302      	movs	r3, #2
 8003840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003846:	2300      	movs	r3, #0
 8003848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800384a:	2301      	movs	r3, #1
 800384c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800384e:	f107 0314 	add.w	r3, r7, #20
 8003852:	4619      	mov	r1, r3
 8003854:	4804      	ldr	r0, [pc, #16]	; (8003868 <HAL_TIM_Encoder_MspInit+0x88>)
 8003856:	f000 ff6d 	bl	8004734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800385a:	bf00      	nop
 800385c:	3728      	adds	r7, #40	; 0x28
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800
 8003868:	40020000 	.word	0x40020000

0800386c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003874:	f107 030c 	add.w	r3, r7, #12
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	60da      	str	r2, [r3, #12]
 8003882:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a12      	ldr	r2, [pc, #72]	; (80038d4 <HAL_TIM_MspPostInit+0x68>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d11e      	bne.n	80038cc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	60bb      	str	r3, [r7, #8]
 8003892:	4b11      	ldr	r3, [pc, #68]	; (80038d8 <HAL_TIM_MspPostInit+0x6c>)
 8003894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003896:	4a10      	ldr	r2, [pc, #64]	; (80038d8 <HAL_TIM_MspPostInit+0x6c>)
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	6313      	str	r3, [r2, #48]	; 0x30
 800389e:	4b0e      	ldr	r3, [pc, #56]	; (80038d8 <HAL_TIM_MspPostInit+0x6c>)
 80038a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	60bb      	str	r3, [r7, #8]
 80038a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80038aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b0:	2302      	movs	r3, #2
 80038b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b8:	2300      	movs	r3, #0
 80038ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038bc:	2301      	movs	r3, #1
 80038be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c0:	f107 030c 	add.w	r3, r7, #12
 80038c4:	4619      	mov	r1, r3
 80038c6:	4805      	ldr	r0, [pc, #20]	; (80038dc <HAL_TIM_MspPostInit+0x70>)
 80038c8:	f000 ff34 	bl	8004734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80038cc:	bf00      	nop
 80038ce:	3720      	adds	r7, #32
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40010000 	.word	0x40010000
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40020000 	.word	0x40020000

080038e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b08c      	sub	sp, #48	; 0x30
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e8:	f107 031c 	add.w	r3, r7, #28
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	609a      	str	r2, [r3, #8]
 80038f4:	60da      	str	r2, [r3, #12]
 80038f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a4d      	ldr	r2, [pc, #308]	; (8003a34 <HAL_UART_MspInit+0x154>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d162      	bne.n	80039c8 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003902:	2300      	movs	r3, #0
 8003904:	61bb      	str	r3, [r7, #24]
 8003906:	4b4c      	ldr	r3, [pc, #304]	; (8003a38 <HAL_UART_MspInit+0x158>)
 8003908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390a:	4a4b      	ldr	r2, [pc, #300]	; (8003a38 <HAL_UART_MspInit+0x158>)
 800390c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003910:	6413      	str	r3, [r2, #64]	; 0x40
 8003912:	4b49      	ldr	r3, [pc, #292]	; (8003a38 <HAL_UART_MspInit+0x158>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391a:	61bb      	str	r3, [r7, #24]
 800391c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	4b45      	ldr	r3, [pc, #276]	; (8003a38 <HAL_UART_MspInit+0x158>)
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	4a44      	ldr	r2, [pc, #272]	; (8003a38 <HAL_UART_MspInit+0x158>)
 8003928:	f043 0301 	orr.w	r3, r3, #1
 800392c:	6313      	str	r3, [r2, #48]	; 0x30
 800392e:	4b42      	ldr	r3, [pc, #264]	; (8003a38 <HAL_UART_MspInit+0x158>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800393a:	230c      	movs	r3, #12
 800393c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800393e:	2302      	movs	r3, #2
 8003940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003942:	2300      	movs	r3, #0
 8003944:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003946:	2303      	movs	r3, #3
 8003948:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800394a:	2307      	movs	r3, #7
 800394c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394e:	f107 031c 	add.w	r3, r7, #28
 8003952:	4619      	mov	r1, r3
 8003954:	4839      	ldr	r0, [pc, #228]	; (8003a3c <HAL_UART_MspInit+0x15c>)
 8003956:	f000 feed 	bl	8004734 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800395a:	4b39      	ldr	r3, [pc, #228]	; (8003a40 <HAL_UART_MspInit+0x160>)
 800395c:	4a39      	ldr	r2, [pc, #228]	; (8003a44 <HAL_UART_MspInit+0x164>)
 800395e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003960:	4b37      	ldr	r3, [pc, #220]	; (8003a40 <HAL_UART_MspInit+0x160>)
 8003962:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003966:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003968:	4b35      	ldr	r3, [pc, #212]	; (8003a40 <HAL_UART_MspInit+0x160>)
 800396a:	2240      	movs	r2, #64	; 0x40
 800396c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800396e:	4b34      	ldr	r3, [pc, #208]	; (8003a40 <HAL_UART_MspInit+0x160>)
 8003970:	2200      	movs	r2, #0
 8003972:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003974:	4b32      	ldr	r3, [pc, #200]	; (8003a40 <HAL_UART_MspInit+0x160>)
 8003976:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800397a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800397c:	4b30      	ldr	r3, [pc, #192]	; (8003a40 <HAL_UART_MspInit+0x160>)
 800397e:	2200      	movs	r2, #0
 8003980:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003982:	4b2f      	ldr	r3, [pc, #188]	; (8003a40 <HAL_UART_MspInit+0x160>)
 8003984:	2200      	movs	r2, #0
 8003986:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003988:	4b2d      	ldr	r3, [pc, #180]	; (8003a40 <HAL_UART_MspInit+0x160>)
 800398a:	2200      	movs	r2, #0
 800398c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800398e:	4b2c      	ldr	r3, [pc, #176]	; (8003a40 <HAL_UART_MspInit+0x160>)
 8003990:	2200      	movs	r2, #0
 8003992:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003994:	4b2a      	ldr	r3, [pc, #168]	; (8003a40 <HAL_UART_MspInit+0x160>)
 8003996:	2200      	movs	r2, #0
 8003998:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800399a:	4829      	ldr	r0, [pc, #164]	; (8003a40 <HAL_UART_MspInit+0x160>)
 800399c:	f000 fabc 	bl	8003f18 <HAL_DMA_Init>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80039a6:	f7fe feab 	bl	8002700 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a24      	ldr	r2, [pc, #144]	; (8003a40 <HAL_UART_MspInit+0x160>)
 80039ae:	635a      	str	r2, [r3, #52]	; 0x34
 80039b0:	4a23      	ldr	r2, [pc, #140]	; (8003a40 <HAL_UART_MspInit+0x160>)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80039b6:	2200      	movs	r2, #0
 80039b8:	2100      	movs	r1, #0
 80039ba:	2026      	movs	r0, #38	; 0x26
 80039bc:	f000 fa75 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80039c0:	2026      	movs	r0, #38	; 0x26
 80039c2:	f000 fa8e 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80039c6:	e031      	b.n	8003a2c <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART6)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a1e      	ldr	r2, [pc, #120]	; (8003a48 <HAL_UART_MspInit+0x168>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d12c      	bne.n	8003a2c <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART6_CLK_ENABLE();
 80039d2:	2300      	movs	r3, #0
 80039d4:	613b      	str	r3, [r7, #16]
 80039d6:	4b18      	ldr	r3, [pc, #96]	; (8003a38 <HAL_UART_MspInit+0x158>)
 80039d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039da:	4a17      	ldr	r2, [pc, #92]	; (8003a38 <HAL_UART_MspInit+0x158>)
 80039dc:	f043 0320 	orr.w	r3, r3, #32
 80039e0:	6453      	str	r3, [r2, #68]	; 0x44
 80039e2:	4b15      	ldr	r3, [pc, #84]	; (8003a38 <HAL_UART_MspInit+0x158>)
 80039e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e6:	f003 0320 	and.w	r3, r3, #32
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ee:	2300      	movs	r3, #0
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	4b11      	ldr	r3, [pc, #68]	; (8003a38 <HAL_UART_MspInit+0x158>)
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	4a10      	ldr	r2, [pc, #64]	; (8003a38 <HAL_UART_MspInit+0x158>)
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	6313      	str	r3, [r2, #48]	; 0x30
 80039fe:	4b0e      	ldr	r3, [pc, #56]	; (8003a38 <HAL_UART_MspInit+0x158>)
 8003a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003a0a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a10:	2302      	movs	r3, #2
 8003a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a14:	2300      	movs	r3, #0
 8003a16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003a1c:	2308      	movs	r3, #8
 8003a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a20:	f107 031c 	add.w	r3, r7, #28
 8003a24:	4619      	mov	r1, r3
 8003a26:	4805      	ldr	r0, [pc, #20]	; (8003a3c <HAL_UART_MspInit+0x15c>)
 8003a28:	f000 fe84 	bl	8004734 <HAL_GPIO_Init>
}
 8003a2c:	bf00      	nop
 8003a2e:	3730      	adds	r7, #48	; 0x30
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40004400 	.word	0x40004400
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	40020000 	.word	0x40020000
 8003a40:	2000089c 	.word	0x2000089c
 8003a44:	400260a0 	.word	0x400260a0
 8003a48:	40011400 	.word	0x40011400

08003a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a50:	e7fe      	b.n	8003a50 <NMI_Handler+0x4>

08003a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a52:	b480      	push	{r7}
 8003a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a56:	e7fe      	b.n	8003a56 <HardFault_Handler+0x4>

08003a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a5c:	e7fe      	b.n	8003a5c <MemManage_Handler+0x4>

08003a5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a62:	e7fe      	b.n	8003a62 <BusFault_Handler+0x4>

08003a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a68:	e7fe      	b.n	8003a68 <UsageFault_Handler+0x4>

08003a6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a6e:	bf00      	nop
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a7c:	bf00      	nop
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a98:	f000 f8e8 	bl	8003c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a9c:	bf00      	nop
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Photoelectric_sensor_2_Pin);
 8003aa4:	2004      	movs	r0, #4
 8003aa6:	f000 fffb 	bl	8004aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003aaa:	bf00      	nop
 8003aac:	bd80      	pop	{r7, pc}

08003aae <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Emergency_Pin);
 8003ab2:	2008      	movs	r0, #8
 8003ab4:	f000 fff4 	bl	8004aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003ab8:	bf00      	nop
 8003aba:	bd80      	pop	{r7, pc}

08003abc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003ac0:	4802      	ldr	r0, [pc, #8]	; (8003acc <DMA1_Stream6_IRQHandler+0x10>)
 8003ac2:	f000 fbc1 	bl	8004248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003ac6:	bf00      	nop
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	2000089c 	.word	0x2000089c

08003ad0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Photoelectric_sensor_3_Pin);
 8003ad4:	2040      	movs	r0, #64	; 0x40
 8003ad6:	f000 ffe3 	bl	8004aa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Photoelectric_sensor_1_Pin);
 8003ada:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003ade:	f000 ffdf 	bl	8004aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003aec:	4803      	ldr	r0, [pc, #12]	; (8003afc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003aee:	f003 fbb7 	bl	8007260 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003af2:	4803      	ldr	r0, [pc, #12]	; (8003b00 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003af4:	f003 fbb4 	bl	8007260 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003af8:	bf00      	nop
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	20000430 	.word	0x20000430
 8003b00:	20000700 	.word	0x20000700

08003b04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003b08:	4802      	ldr	r0, [pc, #8]	; (8003b14 <TIM3_IRQHandler+0x10>)
 8003b0a:	f003 fba9 	bl	8007260 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003b0e:	bf00      	nop
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20000598 	.word	0x20000598

08003b18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b1c:	4802      	ldr	r0, [pc, #8]	; (8003b28 <USART2_IRQHandler+0x10>)
 8003b1e:	f004 fea7 	bl	8008870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	200007b4 	.word	0x200007b4

08003b2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003b30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003b34:	f000 ffb4 	bl	8004aa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003b38:	bf00      	nop
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003b40:	4802      	ldr	r0, [pc, #8]	; (8003b4c <TIM5_IRQHandler+0x10>)
 8003b42:	f003 fb8d 	bl	8007260 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003b46:	bf00      	nop
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	2000064c 	.word	0x2000064c

08003b50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b54:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <SystemInit+0x20>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5a:	4a05      	ldr	r2, [pc, #20]	; (8003b70 <SystemInit+0x20>)
 8003b5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b64:	bf00      	nop
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	e000ed00 	.word	0xe000ed00

08003b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b78:	480d      	ldr	r0, [pc, #52]	; (8003bb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003b7a:	490e      	ldr	r1, [pc, #56]	; (8003bb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003b7c:	4a0e      	ldr	r2, [pc, #56]	; (8003bb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b80:	e002      	b.n	8003b88 <LoopCopyDataInit>

08003b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b86:	3304      	adds	r3, #4

08003b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b8c:	d3f9      	bcc.n	8003b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b8e:	4a0b      	ldr	r2, [pc, #44]	; (8003bbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b90:	4c0b      	ldr	r4, [pc, #44]	; (8003bc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b94:	e001      	b.n	8003b9a <LoopFillZerobss>

08003b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b98:	3204      	adds	r2, #4

08003b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b9c:	d3fb      	bcc.n	8003b96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b9e:	f7ff ffd7 	bl	8003b50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ba2:	f005 feb1 	bl	8009908 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ba6:	f7fd ff33 	bl	8001a10 <main>
  bx  lr    
 8003baa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bb4:	2000033c 	.word	0x2000033c
  ldr r2, =_sidata
 8003bb8:	08009b80 	.word	0x08009b80
  ldr r2, =_sbss
 8003bbc:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8003bc0:	20001054 	.word	0x20001054

08003bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bc4:	e7fe      	b.n	8003bc4 <ADC_IRQHandler>
	...

08003bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_Init+0x40>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	; (8003c08 <HAL_Init+0x40>)
 8003bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <HAL_Init+0x40>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0a      	ldr	r2, [pc, #40]	; (8003c08 <HAL_Init+0x40>)
 8003bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be4:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <HAL_Init+0x40>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a07      	ldr	r2, [pc, #28]	; (8003c08 <HAL_Init+0x40>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf0:	2003      	movs	r0, #3
 8003bf2:	f000 f94f 	bl	8003e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f000 f808 	bl	8003c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bfc:	f7ff fca4 	bl	8003548 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40023c00 	.word	0x40023c00

08003c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c14:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_InitTick+0x54>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	4b12      	ldr	r3, [pc, #72]	; (8003c64 <HAL_InitTick+0x58>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 f967 	bl	8003efe <HAL_SYSTICK_Config>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e00e      	b.n	8003c58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b0f      	cmp	r3, #15
 8003c3e:	d80a      	bhi.n	8003c56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c40:	2200      	movs	r2, #0
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295
 8003c48:	f000 f92f 	bl	8003eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c4c:	4a06      	ldr	r2, [pc, #24]	; (8003c68 <HAL_InitTick+0x5c>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e000      	b.n	8003c58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	200002cc 	.word	0x200002cc
 8003c64:	200002d4 	.word	0x200002d4
 8003c68:	200002d0 	.word	0x200002d0

08003c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c70:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <HAL_IncTick+0x20>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <HAL_IncTick+0x24>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	4a04      	ldr	r2, [pc, #16]	; (8003c90 <HAL_IncTick+0x24>)
 8003c7e:	6013      	str	r3, [r2, #0]
}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	200002d4 	.word	0x200002d4
 8003c90:	20001050 	.word	0x20001050

08003c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return uwTick;
 8003c98:	4b03      	ldr	r3, [pc, #12]	; (8003ca8 <HAL_GetTick+0x14>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	20001050 	.word	0x20001050

08003cac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cb4:	f7ff ffee 	bl	8003c94 <HAL_GetTick>
 8003cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc4:	d005      	beq.n	8003cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cc6:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <HAL_Delay+0x44>)
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4413      	add	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cd2:	bf00      	nop
 8003cd4:	f7ff ffde 	bl	8003c94 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d8f7      	bhi.n	8003cd4 <HAL_Delay+0x28>
  {
  }
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	200002d4 	.word	0x200002d4

08003cf4 <__NVIC_SetPriorityGrouping>:
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d10:	4013      	ands	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d26:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	60d3      	str	r3, [r2, #12]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	e000ed00 	.word	0xe000ed00

08003d3c <__NVIC_GetPriorityGrouping>:
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <__NVIC_GetPriorityGrouping+0x18>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	0a1b      	lsrs	r3, r3, #8
 8003d46:	f003 0307 	and.w	r3, r3, #7
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <__NVIC_EnableIRQ>:
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	db0b      	blt.n	8003d82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d6a:	79fb      	ldrb	r3, [r7, #7]
 8003d6c:	f003 021f 	and.w	r2, r3, #31
 8003d70:	4907      	ldr	r1, [pc, #28]	; (8003d90 <__NVIC_EnableIRQ+0x38>)
 8003d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d76:	095b      	lsrs	r3, r3, #5
 8003d78:	2001      	movs	r0, #1
 8003d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	e000e100 	.word	0xe000e100

08003d94 <__NVIC_SetPriority>:
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	6039      	str	r1, [r7, #0]
 8003d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	db0a      	blt.n	8003dbe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	490c      	ldr	r1, [pc, #48]	; (8003de0 <__NVIC_SetPriority+0x4c>)
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	0112      	lsls	r2, r2, #4
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	440b      	add	r3, r1
 8003db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003dbc:	e00a      	b.n	8003dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	4908      	ldr	r1, [pc, #32]	; (8003de4 <__NVIC_SetPriority+0x50>)
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	3b04      	subs	r3, #4
 8003dcc:	0112      	lsls	r2, r2, #4
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	761a      	strb	r2, [r3, #24]
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	e000e100 	.word	0xe000e100
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <NVIC_EncodePriority>:
{
 8003de8:	b480      	push	{r7}
 8003dea:	b089      	sub	sp, #36	; 0x24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f1c3 0307 	rsb	r3, r3, #7
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	bf28      	it	cs
 8003e06:	2304      	movcs	r3, #4
 8003e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	2b06      	cmp	r3, #6
 8003e10:	d902      	bls.n	8003e18 <NVIC_EncodePriority+0x30>
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3b03      	subs	r3, #3
 8003e16:	e000      	b.n	8003e1a <NVIC_EncodePriority+0x32>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	43da      	mvns	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e30:	f04f 31ff 	mov.w	r1, #4294967295
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	fa01 f303 	lsl.w	r3, r1, r3
 8003e3a:	43d9      	mvns	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e40:	4313      	orrs	r3, r2
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3724      	adds	r7, #36	; 0x24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
	...

08003e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e60:	d301      	bcc.n	8003e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e62:	2301      	movs	r3, #1
 8003e64:	e00f      	b.n	8003e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e66:	4a0a      	ldr	r2, [pc, #40]	; (8003e90 <SysTick_Config+0x40>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e6e:	210f      	movs	r1, #15
 8003e70:	f04f 30ff 	mov.w	r0, #4294967295
 8003e74:	f7ff ff8e 	bl	8003d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <SysTick_Config+0x40>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e7e:	4b04      	ldr	r3, [pc, #16]	; (8003e90 <SysTick_Config+0x40>)
 8003e80:	2207      	movs	r2, #7
 8003e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	e000e010 	.word	0xe000e010

08003e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ff29 	bl	8003cf4 <__NVIC_SetPriorityGrouping>
}
 8003ea2:	bf00      	nop
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b086      	sub	sp, #24
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ebc:	f7ff ff3e 	bl	8003d3c <__NVIC_GetPriorityGrouping>
 8003ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68b9      	ldr	r1, [r7, #8]
 8003ec6:	6978      	ldr	r0, [r7, #20]
 8003ec8:	f7ff ff8e 	bl	8003de8 <NVIC_EncodePriority>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff ff5d 	bl	8003d94 <__NVIC_SetPriority>
}
 8003eda:	bf00      	nop
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	4603      	mov	r3, r0
 8003eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff ff31 	bl	8003d58 <__NVIC_EnableIRQ>
}
 8003ef6:	bf00      	nop
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b082      	sub	sp, #8
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ffa2 	bl	8003e50 <SysTick_Config>
 8003f0c:	4603      	mov	r3, r0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f24:	f7ff feb6 	bl	8003c94 <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e099      	b.n	8004068 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2202      	movs	r2, #2
 8003f38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f54:	e00f      	b.n	8003f76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f56:	f7ff fe9d 	bl	8003c94 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b05      	cmp	r3, #5
 8003f62:	d908      	bls.n	8003f76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2220      	movs	r2, #32
 8003f68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2203      	movs	r2, #3
 8003f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e078      	b.n	8004068 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1e8      	bne.n	8003f56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4b38      	ldr	r3, [pc, #224]	; (8004070 <HAL_DMA_Init+0x158>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d107      	bne.n	8003fe0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	f023 0307 	bic.w	r3, r3, #7
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	2b04      	cmp	r3, #4
 8004008:	d117      	bne.n	800403a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00e      	beq.n	800403a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 fb0d 	bl	800463c <DMA_CheckFifoParam>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d008      	beq.n	800403a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2240      	movs	r2, #64	; 0x40
 800402c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004036:	2301      	movs	r3, #1
 8004038:	e016      	b.n	8004068 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fac4 	bl	80045d0 <DMA_CalcBaseAndBitshift>
 8004048:	4603      	mov	r3, r0
 800404a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004050:	223f      	movs	r2, #63	; 0x3f
 8004052:	409a      	lsls	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3718      	adds	r7, #24
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	f010803f 	.word	0xf010803f

08004074 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800408a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004092:	2b01      	cmp	r3, #1
 8004094:	d101      	bne.n	800409a <HAL_DMA_Start_IT+0x26>
 8004096:	2302      	movs	r3, #2
 8004098:	e040      	b.n	800411c <HAL_DMA_Start_IT+0xa8>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d12f      	bne.n	800410e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2202      	movs	r2, #2
 80040b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	68b9      	ldr	r1, [r7, #8]
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 fa56 	bl	8004574 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040cc:	223f      	movs	r2, #63	; 0x3f
 80040ce:	409a      	lsls	r2, r3
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0216 	orr.w	r2, r2, #22
 80040e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d007      	beq.n	80040fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f042 0208 	orr.w	r2, r2, #8
 80040fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	e005      	b.n	800411a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004116:	2302      	movs	r3, #2
 8004118:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800411a:	7dfb      	ldrb	r3, [r7, #23]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004130:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004132:	f7ff fdaf 	bl	8003c94 <HAL_GetTick>
 8004136:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d008      	beq.n	8004156 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2280      	movs	r2, #128	; 0x80
 8004148:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e052      	b.n	80041fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0216 	bic.w	r2, r2, #22
 8004164:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695a      	ldr	r2, [r3, #20]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004174:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	2b00      	cmp	r3, #0
 800417c:	d103      	bne.n	8004186 <HAL_DMA_Abort+0x62>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004182:	2b00      	cmp	r3, #0
 8004184:	d007      	beq.n	8004196 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0208 	bic.w	r2, r2, #8
 8004194:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0201 	bic.w	r2, r2, #1
 80041a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041a6:	e013      	b.n	80041d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041a8:	f7ff fd74 	bl	8003c94 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b05      	cmp	r3, #5
 80041b4:	d90c      	bls.n	80041d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2220      	movs	r2, #32
 80041ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2203      	movs	r2, #3
 80041c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e015      	b.n	80041fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1e4      	bne.n	80041a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e2:	223f      	movs	r2, #63	; 0x3f
 80041e4:	409a      	lsls	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d004      	beq.n	8004222 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2280      	movs	r2, #128	; 0x80
 800421c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e00c      	b.n	800423c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2205      	movs	r2, #5
 8004226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0201 	bic.w	r2, r2, #1
 8004238:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004254:	4b8e      	ldr	r3, [pc, #568]	; (8004490 <HAL_DMA_IRQHandler+0x248>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a8e      	ldr	r2, [pc, #568]	; (8004494 <HAL_DMA_IRQHandler+0x24c>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	0a9b      	lsrs	r3, r3, #10
 8004260:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004266:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004272:	2208      	movs	r2, #8
 8004274:	409a      	lsls	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	4013      	ands	r3, r2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d01a      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d013      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0204 	bic.w	r2, r2, #4
 800429a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a0:	2208      	movs	r2, #8
 80042a2:	409a      	lsls	r2, r3
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ac:	f043 0201 	orr.w	r2, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b8:	2201      	movs	r2, #1
 80042ba:	409a      	lsls	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4013      	ands	r3, r2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d012      	beq.n	80042ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00b      	beq.n	80042ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d6:	2201      	movs	r2, #1
 80042d8:	409a      	lsls	r2, r3
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042e2:	f043 0202 	orr.w	r2, r3, #2
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ee:	2204      	movs	r2, #4
 80042f0:	409a      	lsls	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	4013      	ands	r3, r2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d012      	beq.n	8004320 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00b      	beq.n	8004320 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430c:	2204      	movs	r2, #4
 800430e:	409a      	lsls	r2, r3
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004318:	f043 0204 	orr.w	r2, r3, #4
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004324:	2210      	movs	r2, #16
 8004326:	409a      	lsls	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4013      	ands	r3, r2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d043      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0308 	and.w	r3, r3, #8
 800433a:	2b00      	cmp	r3, #0
 800433c:	d03c      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004342:	2210      	movs	r2, #16
 8004344:	409a      	lsls	r2, r3
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d018      	beq.n	800438a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d108      	bne.n	8004378 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d024      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
 8004376:	e01f      	b.n	80043b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01b      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	4798      	blx	r3
 8004388:	e016      	b.n	80043b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d107      	bne.n	80043a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0208 	bic.w	r2, r2, #8
 80043a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043bc:	2220      	movs	r2, #32
 80043be:	409a      	lsls	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	4013      	ands	r3, r2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 808f 	beq.w	80044e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0310 	and.w	r3, r3, #16
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 8087 	beq.w	80044e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043de:	2220      	movs	r2, #32
 80043e0:	409a      	lsls	r2, r3
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b05      	cmp	r3, #5
 80043f0:	d136      	bne.n	8004460 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0216 	bic.w	r2, r2, #22
 8004400:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004410:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	2b00      	cmp	r3, #0
 8004418:	d103      	bne.n	8004422 <HAL_DMA_IRQHandler+0x1da>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800441e:	2b00      	cmp	r3, #0
 8004420:	d007      	beq.n	8004432 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0208 	bic.w	r2, r2, #8
 8004430:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004436:	223f      	movs	r2, #63	; 0x3f
 8004438:	409a      	lsls	r2, r3
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004452:	2b00      	cmp	r3, #0
 8004454:	d07e      	beq.n	8004554 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	4798      	blx	r3
        }
        return;
 800445e:	e079      	b.n	8004554 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d01d      	beq.n	80044aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10d      	bne.n	8004498 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004480:	2b00      	cmp	r3, #0
 8004482:	d031      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	4798      	blx	r3
 800448c:	e02c      	b.n	80044e8 <HAL_DMA_IRQHandler+0x2a0>
 800448e:	bf00      	nop
 8004490:	200002cc 	.word	0x200002cc
 8004494:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800449c:	2b00      	cmp	r3, #0
 800449e:	d023      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	4798      	blx	r3
 80044a8:	e01e      	b.n	80044e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10f      	bne.n	80044d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0210 	bic.w	r2, r2, #16
 80044c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d003      	beq.n	80044e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d032      	beq.n	8004556 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d022      	beq.n	8004542 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2205      	movs	r2, #5
 8004500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0201 	bic.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	3301      	adds	r3, #1
 8004518:	60bb      	str	r3, [r7, #8]
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	429a      	cmp	r2, r3
 800451e:	d307      	bcc.n	8004530 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1f2      	bne.n	8004514 <HAL_DMA_IRQHandler+0x2cc>
 800452e:	e000      	b.n	8004532 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004530:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004546:	2b00      	cmp	r3, #0
 8004548:	d005      	beq.n	8004556 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	4798      	blx	r3
 8004552:	e000      	b.n	8004556 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004554:	bf00      	nop
    }
  }
}
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004568:	4618      	mov	r0, r3
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004590:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	2b40      	cmp	r3, #64	; 0x40
 80045a0:	d108      	bne.n	80045b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045b2:	e007      	b.n	80045c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	60da      	str	r2, [r3, #12]
}
 80045c4:	bf00      	nop
 80045c6:	3714      	adds	r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	3b10      	subs	r3, #16
 80045e0:	4a14      	ldr	r2, [pc, #80]	; (8004634 <DMA_CalcBaseAndBitshift+0x64>)
 80045e2:	fba2 2303 	umull	r2, r3, r2, r3
 80045e6:	091b      	lsrs	r3, r3, #4
 80045e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80045ea:	4a13      	ldr	r2, [pc, #76]	; (8004638 <DMA_CalcBaseAndBitshift+0x68>)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4413      	add	r3, r2
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	461a      	mov	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b03      	cmp	r3, #3
 80045fc:	d909      	bls.n	8004612 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004606:	f023 0303 	bic.w	r3, r3, #3
 800460a:	1d1a      	adds	r2, r3, #4
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	659a      	str	r2, [r3, #88]	; 0x58
 8004610:	e007      	b.n	8004622 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800461a:	f023 0303 	bic.w	r3, r3, #3
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004626:	4618      	mov	r0, r3
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	aaaaaaab 	.word	0xaaaaaaab
 8004638:	08009b68 	.word	0x08009b68

0800463c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004644:	2300      	movs	r3, #0
 8004646:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800464c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d11f      	bne.n	8004696 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	2b03      	cmp	r3, #3
 800465a:	d856      	bhi.n	800470a <DMA_CheckFifoParam+0xce>
 800465c:	a201      	add	r2, pc, #4	; (adr r2, 8004664 <DMA_CheckFifoParam+0x28>)
 800465e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004662:	bf00      	nop
 8004664:	08004675 	.word	0x08004675
 8004668:	08004687 	.word	0x08004687
 800466c:	08004675 	.word	0x08004675
 8004670:	0800470b 	.word	0x0800470b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d046      	beq.n	800470e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004684:	e043      	b.n	800470e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800468e:	d140      	bne.n	8004712 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004694:	e03d      	b.n	8004712 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800469e:	d121      	bne.n	80046e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2b03      	cmp	r3, #3
 80046a4:	d837      	bhi.n	8004716 <DMA_CheckFifoParam+0xda>
 80046a6:	a201      	add	r2, pc, #4	; (adr r2, 80046ac <DMA_CheckFifoParam+0x70>)
 80046a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ac:	080046bd 	.word	0x080046bd
 80046b0:	080046c3 	.word	0x080046c3
 80046b4:	080046bd 	.word	0x080046bd
 80046b8:	080046d5 	.word	0x080046d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
      break;
 80046c0:	e030      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d025      	beq.n	800471a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d2:	e022      	b.n	800471a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046dc:	d11f      	bne.n	800471e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80046e2:	e01c      	b.n	800471e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d903      	bls.n	80046f2 <DMA_CheckFifoParam+0xb6>
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2b03      	cmp	r3, #3
 80046ee:	d003      	beq.n	80046f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80046f0:	e018      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	73fb      	strb	r3, [r7, #15]
      break;
 80046f6:	e015      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00e      	beq.n	8004722 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	73fb      	strb	r3, [r7, #15]
      break;
 8004708:	e00b      	b.n	8004722 <DMA_CheckFifoParam+0xe6>
      break;
 800470a:	bf00      	nop
 800470c:	e00a      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      break;
 800470e:	bf00      	nop
 8004710:	e008      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      break;
 8004712:	bf00      	nop
 8004714:	e006      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      break;
 8004716:	bf00      	nop
 8004718:	e004      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      break;
 800471a:	bf00      	nop
 800471c:	e002      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      break;   
 800471e:	bf00      	nop
 8004720:	e000      	b.n	8004724 <DMA_CheckFifoParam+0xe8>
      break;
 8004722:	bf00      	nop
    }
  } 
  
  return status; 
 8004724:	7bfb      	ldrb	r3, [r7, #15]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop

08004734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004734:	b480      	push	{r7}
 8004736:	b089      	sub	sp, #36	; 0x24
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800473e:	2300      	movs	r3, #0
 8004740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004742:	2300      	movs	r3, #0
 8004744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004746:	2300      	movs	r3, #0
 8004748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800474a:	2300      	movs	r3, #0
 800474c:	61fb      	str	r3, [r7, #28]
 800474e:	e159      	b.n	8004a04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004750:	2201      	movs	r2, #1
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	4013      	ands	r3, r2
 8004762:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	429a      	cmp	r2, r3
 800476a:	f040 8148 	bne.w	80049fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f003 0303 	and.w	r3, r3, #3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d005      	beq.n	8004786 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004782:	2b02      	cmp	r3, #2
 8004784:	d130      	bne.n	80047e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	2203      	movs	r2, #3
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	43db      	mvns	r3, r3
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	4013      	ands	r3, r2
 800479c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	fa02 f303 	lsl.w	r3, r2, r3
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047bc:	2201      	movs	r2, #1
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	43db      	mvns	r3, r3
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	4013      	ands	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	091b      	lsrs	r3, r3, #4
 80047d2:	f003 0201 	and.w	r2, r3, #1
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f003 0303 	and.w	r3, r3, #3
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d017      	beq.n	8004824 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	2203      	movs	r2, #3
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4313      	orrs	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0303 	and.w	r3, r3, #3
 800482c:	2b02      	cmp	r3, #2
 800482e:	d123      	bne.n	8004878 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	08da      	lsrs	r2, r3, #3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3208      	adds	r2, #8
 8004838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800483c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	220f      	movs	r2, #15
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	4013      	ands	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	691a      	ldr	r2, [r3, #16]
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4313      	orrs	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	08da      	lsrs	r2, r3, #3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	3208      	adds	r2, #8
 8004872:	69b9      	ldr	r1, [r7, #24]
 8004874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	2203      	movs	r2, #3
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	43db      	mvns	r3, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4013      	ands	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f003 0203 	and.w	r2, r3, #3
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80a2 	beq.w	80049fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ba:	2300      	movs	r3, #0
 80048bc:	60fb      	str	r3, [r7, #12]
 80048be:	4b57      	ldr	r3, [pc, #348]	; (8004a1c <HAL_GPIO_Init+0x2e8>)
 80048c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c2:	4a56      	ldr	r2, [pc, #344]	; (8004a1c <HAL_GPIO_Init+0x2e8>)
 80048c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048c8:	6453      	str	r3, [r2, #68]	; 0x44
 80048ca:	4b54      	ldr	r3, [pc, #336]	; (8004a1c <HAL_GPIO_Init+0x2e8>)
 80048cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048d6:	4a52      	ldr	r2, [pc, #328]	; (8004a20 <HAL_GPIO_Init+0x2ec>)
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	089b      	lsrs	r3, r3, #2
 80048dc:	3302      	adds	r3, #2
 80048de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f003 0303 	and.w	r3, r3, #3
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	220f      	movs	r2, #15
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	43db      	mvns	r3, r3
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	4013      	ands	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a49      	ldr	r2, [pc, #292]	; (8004a24 <HAL_GPIO_Init+0x2f0>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d019      	beq.n	8004936 <HAL_GPIO_Init+0x202>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a48      	ldr	r2, [pc, #288]	; (8004a28 <HAL_GPIO_Init+0x2f4>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d013      	beq.n	8004932 <HAL_GPIO_Init+0x1fe>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a47      	ldr	r2, [pc, #284]	; (8004a2c <HAL_GPIO_Init+0x2f8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d00d      	beq.n	800492e <HAL_GPIO_Init+0x1fa>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a46      	ldr	r2, [pc, #280]	; (8004a30 <HAL_GPIO_Init+0x2fc>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d007      	beq.n	800492a <HAL_GPIO_Init+0x1f6>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a45      	ldr	r2, [pc, #276]	; (8004a34 <HAL_GPIO_Init+0x300>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d101      	bne.n	8004926 <HAL_GPIO_Init+0x1f2>
 8004922:	2304      	movs	r3, #4
 8004924:	e008      	b.n	8004938 <HAL_GPIO_Init+0x204>
 8004926:	2307      	movs	r3, #7
 8004928:	e006      	b.n	8004938 <HAL_GPIO_Init+0x204>
 800492a:	2303      	movs	r3, #3
 800492c:	e004      	b.n	8004938 <HAL_GPIO_Init+0x204>
 800492e:	2302      	movs	r3, #2
 8004930:	e002      	b.n	8004938 <HAL_GPIO_Init+0x204>
 8004932:	2301      	movs	r3, #1
 8004934:	e000      	b.n	8004938 <HAL_GPIO_Init+0x204>
 8004936:	2300      	movs	r3, #0
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	f002 0203 	and.w	r2, r2, #3
 800493e:	0092      	lsls	r2, r2, #2
 8004940:	4093      	lsls	r3, r2
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	4313      	orrs	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004948:	4935      	ldr	r1, [pc, #212]	; (8004a20 <HAL_GPIO_Init+0x2ec>)
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	089b      	lsrs	r3, r3, #2
 800494e:	3302      	adds	r3, #2
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004956:	4b38      	ldr	r3, [pc, #224]	; (8004a38 <HAL_GPIO_Init+0x304>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	43db      	mvns	r3, r3
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	4013      	ands	r3, r2
 8004964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800497a:	4a2f      	ldr	r2, [pc, #188]	; (8004a38 <HAL_GPIO_Init+0x304>)
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004980:	4b2d      	ldr	r3, [pc, #180]	; (8004a38 <HAL_GPIO_Init+0x304>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	43db      	mvns	r3, r3
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	4013      	ands	r3, r2
 800498e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049a4:	4a24      	ldr	r2, [pc, #144]	; (8004a38 <HAL_GPIO_Init+0x304>)
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049aa:	4b23      	ldr	r3, [pc, #140]	; (8004a38 <HAL_GPIO_Init+0x304>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	43db      	mvns	r3, r3
 80049b4:	69ba      	ldr	r2, [r7, #24]
 80049b6:	4013      	ands	r3, r2
 80049b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049ce:	4a1a      	ldr	r2, [pc, #104]	; (8004a38 <HAL_GPIO_Init+0x304>)
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049d4:	4b18      	ldr	r3, [pc, #96]	; (8004a38 <HAL_GPIO_Init+0x304>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	43db      	mvns	r3, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	4013      	ands	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d003      	beq.n	80049f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049f8:	4a0f      	ldr	r2, [pc, #60]	; (8004a38 <HAL_GPIO_Init+0x304>)
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	3301      	adds	r3, #1
 8004a02:	61fb      	str	r3, [r7, #28]
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	2b0f      	cmp	r3, #15
 8004a08:	f67f aea2 	bls.w	8004750 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a0c:	bf00      	nop
 8004a0e:	bf00      	nop
 8004a10:	3724      	adds	r7, #36	; 0x24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	40013800 	.word	0x40013800
 8004a24:	40020000 	.word	0x40020000
 8004a28:	40020400 	.word	0x40020400
 8004a2c:	40020800 	.word	0x40020800
 8004a30:	40020c00 	.word	0x40020c00
 8004a34:	40021000 	.word	0x40021000
 8004a38:	40013c00 	.word	0x40013c00

08004a3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	460b      	mov	r3, r1
 8004a46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	887b      	ldrh	r3, [r7, #2]
 8004a4e:	4013      	ands	r3, r2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]
 8004a58:	e001      	b.n	8004a5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	460b      	mov	r3, r1
 8004a76:	807b      	strh	r3, [r7, #2]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a7c:	787b      	ldrb	r3, [r7, #1]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d003      	beq.n	8004a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a82:	887a      	ldrh	r2, [r7, #2]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a88:	e003      	b.n	8004a92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a8a:	887b      	ldrh	r3, [r7, #2]
 8004a8c:	041a      	lsls	r2, r3, #16
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	619a      	str	r2, [r3, #24]
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
	...

08004aa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004aaa:	4b08      	ldr	r3, [pc, #32]	; (8004acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004aac:	695a      	ldr	r2, [r3, #20]
 8004aae:	88fb      	ldrh	r3, [r7, #6]
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d006      	beq.n	8004ac4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ab6:	4a05      	ldr	r2, [pc, #20]	; (8004acc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ab8:	88fb      	ldrh	r3, [r7, #6]
 8004aba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004abc:	88fb      	ldrh	r3, [r7, #6]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7fd fdde 	bl	8002680 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ac4:	bf00      	nop
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40013c00 	.word	0x40013c00

08004ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e12b      	b.n	8004d3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d106      	bne.n	8004afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fe fd4e 	bl	8003598 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2224      	movs	r2, #36	; 0x24
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0201 	bic.w	r2, r2, #1
 8004b12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b34:	f001 fbd2 	bl	80062dc <HAL_RCC_GetPCLK1Freq>
 8004b38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	4a81      	ldr	r2, [pc, #516]	; (8004d44 <HAL_I2C_Init+0x274>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d807      	bhi.n	8004b54 <HAL_I2C_Init+0x84>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4a80      	ldr	r2, [pc, #512]	; (8004d48 <HAL_I2C_Init+0x278>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	bf94      	ite	ls
 8004b4c:	2301      	movls	r3, #1
 8004b4e:	2300      	movhi	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	e006      	b.n	8004b62 <HAL_I2C_Init+0x92>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4a7d      	ldr	r2, [pc, #500]	; (8004d4c <HAL_I2C_Init+0x27c>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	bf94      	ite	ls
 8004b5c:	2301      	movls	r3, #1
 8004b5e:	2300      	movhi	r3, #0
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e0e7      	b.n	8004d3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4a78      	ldr	r2, [pc, #480]	; (8004d50 <HAL_I2C_Init+0x280>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	0c9b      	lsrs	r3, r3, #18
 8004b74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	4a6a      	ldr	r2, [pc, #424]	; (8004d44 <HAL_I2C_Init+0x274>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d802      	bhi.n	8004ba4 <HAL_I2C_Init+0xd4>
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	e009      	b.n	8004bb8 <HAL_I2C_Init+0xe8>
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004baa:	fb02 f303 	mul.w	r3, r2, r3
 8004bae:	4a69      	ldr	r2, [pc, #420]	; (8004d54 <HAL_I2C_Init+0x284>)
 8004bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb4:	099b      	lsrs	r3, r3, #6
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6812      	ldr	r2, [r2, #0]
 8004bbc:	430b      	orrs	r3, r1
 8004bbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004bca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	495c      	ldr	r1, [pc, #368]	; (8004d44 <HAL_I2C_Init+0x274>)
 8004bd4:	428b      	cmp	r3, r1
 8004bd6:	d819      	bhi.n	8004c0c <HAL_I2C_Init+0x13c>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	1e59      	subs	r1, r3, #1
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004be6:	1c59      	adds	r1, r3, #1
 8004be8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004bec:	400b      	ands	r3, r1
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00a      	beq.n	8004c08 <HAL_I2C_Init+0x138>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	1e59      	subs	r1, r3, #1
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c00:	3301      	adds	r3, #1
 8004c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c06:	e051      	b.n	8004cac <HAL_I2C_Init+0x1dc>
 8004c08:	2304      	movs	r3, #4
 8004c0a:	e04f      	b.n	8004cac <HAL_I2C_Init+0x1dc>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d111      	bne.n	8004c38 <HAL_I2C_Init+0x168>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1e58      	subs	r0, r3, #1
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6859      	ldr	r1, [r3, #4]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	005b      	lsls	r3, r3, #1
 8004c20:	440b      	add	r3, r1
 8004c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c26:	3301      	adds	r3, #1
 8004c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	bf0c      	ite	eq
 8004c30:	2301      	moveq	r3, #1
 8004c32:	2300      	movne	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	e012      	b.n	8004c5e <HAL_I2C_Init+0x18e>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	1e58      	subs	r0, r3, #1
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6859      	ldr	r1, [r3, #4]
 8004c40:	460b      	mov	r3, r1
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	0099      	lsls	r1, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c4e:	3301      	adds	r3, #1
 8004c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bf0c      	ite	eq
 8004c58:	2301      	moveq	r3, #1
 8004c5a:	2300      	movne	r3, #0
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_I2C_Init+0x196>
 8004c62:	2301      	movs	r3, #1
 8004c64:	e022      	b.n	8004cac <HAL_I2C_Init+0x1dc>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10e      	bne.n	8004c8c <HAL_I2C_Init+0x1bc>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	1e58      	subs	r0, r3, #1
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6859      	ldr	r1, [r3, #4]
 8004c76:	460b      	mov	r3, r1
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	440b      	add	r3, r1
 8004c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c80:	3301      	adds	r3, #1
 8004c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c8a:	e00f      	b.n	8004cac <HAL_I2C_Init+0x1dc>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	1e58      	subs	r0, r3, #1
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6859      	ldr	r1, [r3, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	0099      	lsls	r1, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cac:	6879      	ldr	r1, [r7, #4]
 8004cae:	6809      	ldr	r1, [r1, #0]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	69da      	ldr	r2, [r3, #28]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	6911      	ldr	r1, [r2, #16]
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	68d2      	ldr	r2, [r2, #12]
 8004ce6:	4311      	orrs	r1, r2
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	6812      	ldr	r2, [r2, #0]
 8004cec:	430b      	orrs	r3, r1
 8004cee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695a      	ldr	r2, [r3, #20]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	431a      	orrs	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f042 0201 	orr.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2220      	movs	r2, #32
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	000186a0 	.word	0x000186a0
 8004d48:	001e847f 	.word	0x001e847f
 8004d4c:	003d08ff 	.word	0x003d08ff
 8004d50:	431bde83 	.word	0x431bde83
 8004d54:	10624dd3 	.word	0x10624dd3

08004d58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	607a      	str	r2, [r7, #4]
 8004d62:	461a      	mov	r2, r3
 8004d64:	460b      	mov	r3, r1
 8004d66:	817b      	strh	r3, [r7, #10]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d6c:	f7fe ff92 	bl	8003c94 <HAL_GetTick>
 8004d70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b20      	cmp	r3, #32
 8004d7c:	f040 80e0 	bne.w	8004f40 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	2319      	movs	r3, #25
 8004d86:	2201      	movs	r2, #1
 8004d88:	4970      	ldr	r1, [pc, #448]	; (8004f4c <HAL_I2C_Master_Transmit+0x1f4>)
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f000 fc58 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d96:	2302      	movs	r3, #2
 8004d98:	e0d3      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d101      	bne.n	8004da8 <HAL_I2C_Master_Transmit+0x50>
 8004da4:	2302      	movs	r3, #2
 8004da6:	e0cc      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x1ea>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d007      	beq.n	8004dce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f042 0201 	orr.w	r2, r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ddc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2221      	movs	r2, #33	; 0x21
 8004de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2210      	movs	r2, #16
 8004dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	893a      	ldrh	r2, [r7, #8]
 8004dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	4a50      	ldr	r2, [pc, #320]	; (8004f50 <HAL_I2C_Master_Transmit+0x1f8>)
 8004e0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e10:	8979      	ldrh	r1, [r7, #10]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	6a3a      	ldr	r2, [r7, #32]
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f000 fac2 	bl	80053a0 <I2C_MasterRequestWrite>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e08d      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e26:	2300      	movs	r3, #0
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e3c:	e066      	b.n	8004f0c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	6a39      	ldr	r1, [r7, #32]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fcd2 	bl	80057ec <I2C_WaitOnTXEFlagUntilTimeout>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00d      	beq.n	8004e6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d107      	bne.n	8004e66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e06b      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	781a      	ldrb	r2, [r3, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	3b01      	subs	r3, #1
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	f003 0304 	and.w	r3, r3, #4
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d11b      	bne.n	8004ee0 <HAL_I2C_Master_Transmit+0x188>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d017      	beq.n	8004ee0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	781a      	ldrb	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec0:	1c5a      	adds	r2, r3, #1
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	6a39      	ldr	r1, [r7, #32]
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 fcc2 	bl	800586e <I2C_WaitOnBTFFlagUntilTimeout>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00d      	beq.n	8004f0c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d107      	bne.n	8004f08 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f06:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e01a      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d194      	bne.n	8004e3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	e000      	b.n	8004f42 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f40:	2302      	movs	r3, #2
  }
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	00100002 	.word	0x00100002
 8004f50:	ffff0000 	.word	0xffff0000

08004f54 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b08c      	sub	sp, #48	; 0x30
 8004f58:	af02      	add	r7, sp, #8
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	607a      	str	r2, [r7, #4]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	460b      	mov	r3, r1
 8004f62:	817b      	strh	r3, [r7, #10]
 8004f64:	4613      	mov	r3, r2
 8004f66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f68:	f7fe fe94 	bl	8003c94 <HAL_GetTick>
 8004f6c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	f040 820b 	bne.w	8005392 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	2319      	movs	r3, #25
 8004f82:	2201      	movs	r2, #1
 8004f84:	497c      	ldr	r1, [pc, #496]	; (8005178 <HAL_I2C_Master_Receive+0x224>)
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 fb5a 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004f92:	2302      	movs	r3, #2
 8004f94:	e1fe      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d101      	bne.n	8004fa4 <HAL_I2C_Master_Receive+0x50>
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	e1f7      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d007      	beq.n	8004fca <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f042 0201 	orr.w	r2, r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fd8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2222      	movs	r2, #34	; 0x22
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2210      	movs	r2, #16
 8004fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	893a      	ldrh	r2, [r7, #8]
 8004ffa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	4a5c      	ldr	r2, [pc, #368]	; (800517c <HAL_I2C_Master_Receive+0x228>)
 800500a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800500c:	8979      	ldrh	r1, [r7, #10]
 800500e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005010:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fa46 	bl	80054a4 <I2C_MasterRequestRead>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e1b8      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005026:	2b00      	cmp	r3, #0
 8005028:	d113      	bne.n	8005052 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800502a:	2300      	movs	r3, #0
 800502c:	623b      	str	r3, [r7, #32]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	623b      	str	r3, [r7, #32]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	623b      	str	r3, [r7, #32]
 800503e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	e18c      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005056:	2b01      	cmp	r3, #1
 8005058:	d11b      	bne.n	8005092 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005068:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800506a:	2300      	movs	r3, #0
 800506c:	61fb      	str	r3, [r7, #28]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	61fb      	str	r3, [r7, #28]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	61fb      	str	r3, [r7, #28]
 800507e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e16c      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005096:	2b02      	cmp	r3, #2
 8005098:	d11b      	bne.n	80050d2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ba:	2300      	movs	r3, #0
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	61bb      	str	r3, [r7, #24]
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	e14c      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050e2:	2300      	movs	r3, #0
 80050e4:	617b      	str	r3, [r7, #20]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	617b      	str	r3, [r7, #20]
 80050f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050f8:	e138      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050fe:	2b03      	cmp	r3, #3
 8005100:	f200 80f1 	bhi.w	80052e6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005108:	2b01      	cmp	r3, #1
 800510a:	d123      	bne.n	8005154 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800510c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800510e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f000 fbed 	bl	80058f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e139      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005148:	b29b      	uxth	r3, r3
 800514a:	3b01      	subs	r3, #1
 800514c:	b29a      	uxth	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005152:	e10b      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005158:	2b02      	cmp	r3, #2
 800515a:	d14e      	bne.n	80051fa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005162:	2200      	movs	r2, #0
 8005164:	4906      	ldr	r1, [pc, #24]	; (8005180 <HAL_I2C_Master_Receive+0x22c>)
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 fa6a 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d008      	beq.n	8005184 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e10e      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
 8005176:	bf00      	nop
 8005178:	00100002 	.word	0x00100002
 800517c:	ffff0000 	.word	0xffff0000
 8005180:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005192:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	691a      	ldr	r2, [r3, #16]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a6:	1c5a      	adds	r2, r3, #1
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051bc:	b29b      	uxth	r3, r3
 80051be:	3b01      	subs	r3, #1
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	691a      	ldr	r2, [r3, #16]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	b2d2      	uxtb	r2, r2
 80051d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d8:	1c5a      	adds	r2, r3, #1
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e2:	3b01      	subs	r3, #1
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051f8:	e0b8      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005200:	2200      	movs	r2, #0
 8005202:	4966      	ldr	r1, [pc, #408]	; (800539c <HAL_I2C_Master_Receive+0x448>)
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fa1b 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e0bf      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005222:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691a      	ldr	r2, [r3, #16]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522e:	b2d2      	uxtb	r2, r2
 8005230:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	1c5a      	adds	r2, r3, #1
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005240:	3b01      	subs	r3, #1
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800524c:	b29b      	uxth	r3, r3
 800524e:	3b01      	subs	r3, #1
 8005250:	b29a      	uxth	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525c:	2200      	movs	r2, #0
 800525e:	494f      	ldr	r1, [pc, #316]	; (800539c <HAL_I2C_Master_Receive+0x448>)
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 f9ed 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e091      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800527e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	1c5a      	adds	r2, r3, #1
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052e4:	e042      	b.n	800536c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fb00 	bl	80058f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e04c      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	691a      	ldr	r2, [r3, #16]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005316:	3b01      	subs	r3, #1
 8005318:	b29a      	uxth	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005322:	b29b      	uxth	r3, r3
 8005324:	3b01      	subs	r3, #1
 8005326:	b29a      	uxth	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b04      	cmp	r3, #4
 8005338:	d118      	bne.n	800536c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	691a      	ldr	r2, [r3, #16]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005344:	b2d2      	uxtb	r2, r2
 8005346:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534c:	1c5a      	adds	r2, r3, #1
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005362:	b29b      	uxth	r3, r3
 8005364:	3b01      	subs	r3, #1
 8005366:	b29a      	uxth	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005370:	2b00      	cmp	r3, #0
 8005372:	f47f aec2 	bne.w	80050fa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2220      	movs	r2, #32
 800537a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800538e:	2300      	movs	r3, #0
 8005390:	e000      	b.n	8005394 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005392:	2302      	movs	r3, #2
  }
}
 8005394:	4618      	mov	r0, r3
 8005396:	3728      	adds	r7, #40	; 0x28
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	00010004 	.word	0x00010004

080053a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	607a      	str	r2, [r7, #4]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	460b      	mov	r3, r1
 80053ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b08      	cmp	r3, #8
 80053ba:	d006      	beq.n	80053ca <I2C_MasterRequestWrite+0x2a>
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d003      	beq.n	80053ca <I2C_MasterRequestWrite+0x2a>
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053c8:	d108      	bne.n	80053dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	e00b      	b.n	80053f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e0:	2b12      	cmp	r3, #18
 80053e2:	d107      	bne.n	80053f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	9300      	str	r3, [sp, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f91d 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00d      	beq.n	8005428 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005416:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800541a:	d103      	bne.n	8005424 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005422:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e035      	b.n	8005494 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005430:	d108      	bne.n	8005444 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005432:	897b      	ldrh	r3, [r7, #10]
 8005434:	b2db      	uxtb	r3, r3
 8005436:	461a      	mov	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005440:	611a      	str	r2, [r3, #16]
 8005442:	e01b      	b.n	800547c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005444:	897b      	ldrh	r3, [r7, #10]
 8005446:	11db      	asrs	r3, r3, #7
 8005448:	b2db      	uxtb	r3, r3
 800544a:	f003 0306 	and.w	r3, r3, #6
 800544e:	b2db      	uxtb	r3, r3
 8005450:	f063 030f 	orn	r3, r3, #15
 8005454:	b2da      	uxtb	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	490e      	ldr	r1, [pc, #56]	; (800549c <I2C_MasterRequestWrite+0xfc>)
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 f943 	bl	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e010      	b.n	8005494 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005472:	897b      	ldrh	r3, [r7, #10]
 8005474:	b2da      	uxtb	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	4907      	ldr	r1, [pc, #28]	; (80054a0 <I2C_MasterRequestWrite+0x100>)
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 f933 	bl	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	00010008 	.word	0x00010008
 80054a0:	00010002 	.word	0x00010002

080054a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b088      	sub	sp, #32
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	607a      	str	r2, [r7, #4]
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	460b      	mov	r3, r1
 80054b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d006      	beq.n	80054de <I2C_MasterRequestRead+0x3a>
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d003      	beq.n	80054de <I2C_MasterRequestRead+0x3a>
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054dc:	d108      	bne.n	80054f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	e00b      	b.n	8005508 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f4:	2b11      	cmp	r3, #17
 80054f6:	d107      	bne.n	8005508 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005506:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	f000 f893 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00d      	beq.n	800553c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800552a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800552e:	d103      	bne.n	8005538 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005536:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e079      	b.n	8005630 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005544:	d108      	bne.n	8005558 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005546:	897b      	ldrh	r3, [r7, #10]
 8005548:	b2db      	uxtb	r3, r3
 800554a:	f043 0301 	orr.w	r3, r3, #1
 800554e:	b2da      	uxtb	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	611a      	str	r2, [r3, #16]
 8005556:	e05f      	b.n	8005618 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005558:	897b      	ldrh	r3, [r7, #10]
 800555a:	11db      	asrs	r3, r3, #7
 800555c:	b2db      	uxtb	r3, r3
 800555e:	f003 0306 	and.w	r3, r3, #6
 8005562:	b2db      	uxtb	r3, r3
 8005564:	f063 030f 	orn	r3, r3, #15
 8005568:	b2da      	uxtb	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	4930      	ldr	r1, [pc, #192]	; (8005638 <I2C_MasterRequestRead+0x194>)
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f000 f8b9 	bl	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e054      	b.n	8005630 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005586:	897b      	ldrh	r3, [r7, #10]
 8005588:	b2da      	uxtb	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	4929      	ldr	r1, [pc, #164]	; (800563c <I2C_MasterRequestRead+0x198>)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 f8a9 	bl	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e044      	b.n	8005630 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055a6:	2300      	movs	r3, #0
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	699b      	ldr	r3, [r3, #24]
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	9300      	str	r3, [sp, #0]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f000 f831 	bl	8005640 <I2C_WaitOnFlagUntilTimeout>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00d      	beq.n	8005600 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055f2:	d103      	bne.n	80055fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e017      	b.n	8005630 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005600:	897b      	ldrh	r3, [r7, #10]
 8005602:	11db      	asrs	r3, r3, #7
 8005604:	b2db      	uxtb	r3, r3
 8005606:	f003 0306 	and.w	r3, r3, #6
 800560a:	b2db      	uxtb	r3, r3
 800560c:	f063 030e 	orn	r3, r3, #14
 8005610:	b2da      	uxtb	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	4907      	ldr	r1, [pc, #28]	; (800563c <I2C_MasterRequestRead+0x198>)
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 f865 	bl	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e000      	b.n	8005630 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	00010008 	.word	0x00010008
 800563c:	00010002 	.word	0x00010002

08005640 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	4613      	mov	r3, r2
 800564e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005650:	e025      	b.n	800569e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005658:	d021      	beq.n	800569e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565a:	f7fe fb1b 	bl	8003c94 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	683a      	ldr	r2, [r7, #0]
 8005666:	429a      	cmp	r2, r3
 8005668:	d302      	bcc.n	8005670 <I2C_WaitOnFlagUntilTimeout+0x30>
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d116      	bne.n	800569e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2200      	movs	r2, #0
 8005674:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568a:	f043 0220 	orr.w	r2, r3, #32
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e023      	b.n	80056e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	0c1b      	lsrs	r3, r3, #16
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d10d      	bne.n	80056c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	43da      	mvns	r2, r3
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	4013      	ands	r3, r2
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	bf0c      	ite	eq
 80056ba:	2301      	moveq	r3, #1
 80056bc:	2300      	movne	r3, #0
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	461a      	mov	r2, r3
 80056c2:	e00c      	b.n	80056de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	43da      	mvns	r2, r3
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4013      	ands	r3, r2
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	bf0c      	ite	eq
 80056d6:	2301      	moveq	r3, #1
 80056d8:	2300      	movne	r3, #0
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	461a      	mov	r2, r3
 80056de:	79fb      	ldrb	r3, [r7, #7]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d0b6      	beq.n	8005652 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b084      	sub	sp, #16
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	60f8      	str	r0, [r7, #12]
 80056f6:	60b9      	str	r1, [r7, #8]
 80056f8:	607a      	str	r2, [r7, #4]
 80056fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056fc:	e051      	b.n	80057a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695b      	ldr	r3, [r3, #20]
 8005704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005708:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800570c:	d123      	bne.n	8005756 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800571c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005726:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	f043 0204 	orr.w	r2, r3, #4
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e046      	b.n	80057e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575c:	d021      	beq.n	80057a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800575e:	f7fe fa99 	bl	8003c94 <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	429a      	cmp	r2, r3
 800576c:	d302      	bcc.n	8005774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d116      	bne.n	80057a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2220      	movs	r2, #32
 800577e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	f043 0220 	orr.w	r2, r3, #32
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e020      	b.n	80057e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	0c1b      	lsrs	r3, r3, #16
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d10c      	bne.n	80057c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	43da      	mvns	r2, r3
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	4013      	ands	r3, r2
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	bf14      	ite	ne
 80057be:	2301      	movne	r3, #1
 80057c0:	2300      	moveq	r3, #0
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	e00b      	b.n	80057de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	43da      	mvns	r2, r3
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	4013      	ands	r3, r2
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	bf14      	ite	ne
 80057d8:	2301      	movne	r3, #1
 80057da:	2300      	moveq	r3, #0
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d18d      	bne.n	80056fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057f8:	e02d      	b.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 f8ce 	bl	800599c <I2C_IsAcknowledgeFailed>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e02d      	b.n	8005866 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005810:	d021      	beq.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005812:	f7fe fa3f 	bl	8003c94 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	429a      	cmp	r2, r3
 8005820:	d302      	bcc.n	8005828 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d116      	bne.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2220      	movs	r2, #32
 8005832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005842:	f043 0220 	orr.w	r2, r3, #32
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e007      	b.n	8005866 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005860:	2b80      	cmp	r3, #128	; 0x80
 8005862:	d1ca      	bne.n	80057fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b084      	sub	sp, #16
 8005872:	af00      	add	r7, sp, #0
 8005874:	60f8      	str	r0, [r7, #12]
 8005876:	60b9      	str	r1, [r7, #8]
 8005878:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800587a:	e02d      	b.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f000 f88d 	bl	800599c <I2C_IsAcknowledgeFailed>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e02d      	b.n	80058e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005892:	d021      	beq.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005894:	f7fe f9fe 	bl	8003c94 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d302      	bcc.n	80058aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d116      	bne.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c4:	f043 0220 	orr.w	r2, r3, #32
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e007      	b.n	80058e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	f003 0304 	and.w	r3, r3, #4
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	d1ca      	bne.n	800587c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058fc:	e042      	b.n	8005984 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	f003 0310 	and.w	r3, r3, #16
 8005908:	2b10      	cmp	r3, #16
 800590a:	d119      	bne.n	8005940 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0210 	mvn.w	r2, #16
 8005914:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2220      	movs	r2, #32
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e029      	b.n	8005994 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005940:	f7fe f9a8 	bl	8003c94 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	429a      	cmp	r2, r3
 800594e:	d302      	bcc.n	8005956 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d116      	bne.n	8005984 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	f043 0220 	orr.w	r2, r3, #32
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e007      	b.n	8005994 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598e:	2b40      	cmp	r3, #64	; 0x40
 8005990:	d1b5      	bne.n	80058fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059b2:	d11b      	bne.n	80059ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d8:	f043 0204 	orr.w	r2, r3, #4
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e000      	b.n	80059ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
	...

080059fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b086      	sub	sp, #24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e267      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d075      	beq.n	8005b06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a1a:	4b88      	ldr	r3, [pc, #544]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 030c 	and.w	r3, r3, #12
 8005a22:	2b04      	cmp	r3, #4
 8005a24:	d00c      	beq.n	8005a40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a26:	4b85      	ldr	r3, [pc, #532]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a2e:	2b08      	cmp	r3, #8
 8005a30:	d112      	bne.n	8005a58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a32:	4b82      	ldr	r3, [pc, #520]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a3e:	d10b      	bne.n	8005a58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a40:	4b7e      	ldr	r3, [pc, #504]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d05b      	beq.n	8005b04 <HAL_RCC_OscConfig+0x108>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d157      	bne.n	8005b04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e242      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a60:	d106      	bne.n	8005a70 <HAL_RCC_OscConfig+0x74>
 8005a62:	4b76      	ldr	r3, [pc, #472]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a75      	ldr	r2, [pc, #468]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a6c:	6013      	str	r3, [r2, #0]
 8005a6e:	e01d      	b.n	8005aac <HAL_RCC_OscConfig+0xb0>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a78:	d10c      	bne.n	8005a94 <HAL_RCC_OscConfig+0x98>
 8005a7a:	4b70      	ldr	r3, [pc, #448]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a6f      	ldr	r2, [pc, #444]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a84:	6013      	str	r3, [r2, #0]
 8005a86:	4b6d      	ldr	r3, [pc, #436]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a6c      	ldr	r2, [pc, #432]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	e00b      	b.n	8005aac <HAL_RCC_OscConfig+0xb0>
 8005a94:	4b69      	ldr	r3, [pc, #420]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a68      	ldr	r2, [pc, #416]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a9e:	6013      	str	r3, [r2, #0]
 8005aa0:	4b66      	ldr	r3, [pc, #408]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a65      	ldr	r2, [pc, #404]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005aa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d013      	beq.n	8005adc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab4:	f7fe f8ee 	bl	8003c94 <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005abc:	f7fe f8ea 	bl	8003c94 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b64      	cmp	r3, #100	; 0x64
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e207      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ace:	4b5b      	ldr	r3, [pc, #364]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d0f0      	beq.n	8005abc <HAL_RCC_OscConfig+0xc0>
 8005ada:	e014      	b.n	8005b06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005adc:	f7fe f8da 	bl	8003c94 <HAL_GetTick>
 8005ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ae2:	e008      	b.n	8005af6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ae4:	f7fe f8d6 	bl	8003c94 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b64      	cmp	r3, #100	; 0x64
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e1f3      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005af6:	4b51      	ldr	r3, [pc, #324]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1f0      	bne.n	8005ae4 <HAL_RCC_OscConfig+0xe8>
 8005b02:	e000      	b.n	8005b06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d063      	beq.n	8005bda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b12:	4b4a      	ldr	r3, [pc, #296]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 030c 	and.w	r3, r3, #12
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00b      	beq.n	8005b36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b1e:	4b47      	ldr	r3, [pc, #284]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b26:	2b08      	cmp	r3, #8
 8005b28:	d11c      	bne.n	8005b64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b2a:	4b44      	ldr	r3, [pc, #272]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d116      	bne.n	8005b64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b36:	4b41      	ldr	r3, [pc, #260]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d005      	beq.n	8005b4e <HAL_RCC_OscConfig+0x152>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d001      	beq.n	8005b4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e1c7      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b4e:	4b3b      	ldr	r3, [pc, #236]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	00db      	lsls	r3, r3, #3
 8005b5c:	4937      	ldr	r1, [pc, #220]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b62:	e03a      	b.n	8005bda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d020      	beq.n	8005bae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b6c:	4b34      	ldr	r3, [pc, #208]	; (8005c40 <HAL_RCC_OscConfig+0x244>)
 8005b6e:	2201      	movs	r2, #1
 8005b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b72:	f7fe f88f 	bl	8003c94 <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b78:	e008      	b.n	8005b8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b7a:	f7fe f88b 	bl	8003c94 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e1a8      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b8c:	4b2b      	ldr	r3, [pc, #172]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0f0      	beq.n	8005b7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b98:	4b28      	ldr	r3, [pc, #160]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	00db      	lsls	r3, r3, #3
 8005ba6:	4925      	ldr	r1, [pc, #148]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	600b      	str	r3, [r1, #0]
 8005bac:	e015      	b.n	8005bda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bae:	4b24      	ldr	r3, [pc, #144]	; (8005c40 <HAL_RCC_OscConfig+0x244>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb4:	f7fe f86e 	bl	8003c94 <HAL_GetTick>
 8005bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bba:	e008      	b.n	8005bce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bbc:	f7fe f86a 	bl	8003c94 <HAL_GetTick>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	2b02      	cmp	r3, #2
 8005bc8:	d901      	bls.n	8005bce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e187      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bce:	4b1b      	ldr	r3, [pc, #108]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1f0      	bne.n	8005bbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0308 	and.w	r3, r3, #8
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d036      	beq.n	8005c54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d016      	beq.n	8005c1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bee:	4b15      	ldr	r3, [pc, #84]	; (8005c44 <HAL_RCC_OscConfig+0x248>)
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf4:	f7fe f84e 	bl	8003c94 <HAL_GetTick>
 8005bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bfa:	e008      	b.n	8005c0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bfc:	f7fe f84a 	bl	8003c94 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d901      	bls.n	8005c0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e167      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c0e:	4b0b      	ldr	r3, [pc, #44]	; (8005c3c <HAL_RCC_OscConfig+0x240>)
 8005c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0f0      	beq.n	8005bfc <HAL_RCC_OscConfig+0x200>
 8005c1a:	e01b      	b.n	8005c54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c1c:	4b09      	ldr	r3, [pc, #36]	; (8005c44 <HAL_RCC_OscConfig+0x248>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c22:	f7fe f837 	bl	8003c94 <HAL_GetTick>
 8005c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c28:	e00e      	b.n	8005c48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c2a:	f7fe f833 	bl	8003c94 <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d907      	bls.n	8005c48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e150      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	42470000 	.word	0x42470000
 8005c44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c48:	4b88      	ldr	r3, [pc, #544]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005c4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1ea      	bne.n	8005c2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 8097 	beq.w	8005d90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c62:	2300      	movs	r3, #0
 8005c64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c66:	4b81      	ldr	r3, [pc, #516]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10f      	bne.n	8005c92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c72:	2300      	movs	r3, #0
 8005c74:	60bb      	str	r3, [r7, #8]
 8005c76:	4b7d      	ldr	r3, [pc, #500]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7a:	4a7c      	ldr	r2, [pc, #496]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c80:	6413      	str	r3, [r2, #64]	; 0x40
 8005c82:	4b7a      	ldr	r3, [pc, #488]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c8a:	60bb      	str	r3, [r7, #8]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c92:	4b77      	ldr	r3, [pc, #476]	; (8005e70 <HAL_RCC_OscConfig+0x474>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d118      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c9e:	4b74      	ldr	r3, [pc, #464]	; (8005e70 <HAL_RCC_OscConfig+0x474>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a73      	ldr	r2, [pc, #460]	; (8005e70 <HAL_RCC_OscConfig+0x474>)
 8005ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ca8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005caa:	f7fd fff3 	bl	8003c94 <HAL_GetTick>
 8005cae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cb0:	e008      	b.n	8005cc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cb2:	f7fd ffef 	bl	8003c94 <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d901      	bls.n	8005cc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e10c      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc4:	4b6a      	ldr	r3, [pc, #424]	; (8005e70 <HAL_RCC_OscConfig+0x474>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d0f0      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d106      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x2ea>
 8005cd8:	4b64      	ldr	r3, [pc, #400]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cdc:	4a63      	ldr	r2, [pc, #396]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005cde:	f043 0301 	orr.w	r3, r3, #1
 8005ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ce4:	e01c      	b.n	8005d20 <HAL_RCC_OscConfig+0x324>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	2b05      	cmp	r3, #5
 8005cec:	d10c      	bne.n	8005d08 <HAL_RCC_OscConfig+0x30c>
 8005cee:	4b5f      	ldr	r3, [pc, #380]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf2:	4a5e      	ldr	r2, [pc, #376]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005cf4:	f043 0304 	orr.w	r3, r3, #4
 8005cf8:	6713      	str	r3, [r2, #112]	; 0x70
 8005cfa:	4b5c      	ldr	r3, [pc, #368]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cfe:	4a5b      	ldr	r2, [pc, #364]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d00:	f043 0301 	orr.w	r3, r3, #1
 8005d04:	6713      	str	r3, [r2, #112]	; 0x70
 8005d06:	e00b      	b.n	8005d20 <HAL_RCC_OscConfig+0x324>
 8005d08:	4b58      	ldr	r3, [pc, #352]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d0c:	4a57      	ldr	r2, [pc, #348]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d0e:	f023 0301 	bic.w	r3, r3, #1
 8005d12:	6713      	str	r3, [r2, #112]	; 0x70
 8005d14:	4b55      	ldr	r3, [pc, #340]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d18:	4a54      	ldr	r2, [pc, #336]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d1a:	f023 0304 	bic.w	r3, r3, #4
 8005d1e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d015      	beq.n	8005d54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d28:	f7fd ffb4 	bl	8003c94 <HAL_GetTick>
 8005d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d2e:	e00a      	b.n	8005d46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d30:	f7fd ffb0 	bl	8003c94 <HAL_GetTick>
 8005d34:	4602      	mov	r2, r0
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e0cb      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d46:	4b49      	ldr	r3, [pc, #292]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0ee      	beq.n	8005d30 <HAL_RCC_OscConfig+0x334>
 8005d52:	e014      	b.n	8005d7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d54:	f7fd ff9e 	bl	8003c94 <HAL_GetTick>
 8005d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d5a:	e00a      	b.n	8005d72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d5c:	f7fd ff9a 	bl	8003c94 <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e0b5      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d72:	4b3e      	ldr	r3, [pc, #248]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1ee      	bne.n	8005d5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d7e:	7dfb      	ldrb	r3, [r7, #23]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d105      	bne.n	8005d90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d84:	4b39      	ldr	r3, [pc, #228]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d88:	4a38      	ldr	r2, [pc, #224]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d8e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 80a1 	beq.w	8005edc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d9a:	4b34      	ldr	r3, [pc, #208]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f003 030c 	and.w	r3, r3, #12
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d05c      	beq.n	8005e60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d141      	bne.n	8005e32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dae:	4b31      	ldr	r3, [pc, #196]	; (8005e74 <HAL_RCC_OscConfig+0x478>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db4:	f7fd ff6e 	bl	8003c94 <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dbc:	f7fd ff6a 	bl	8003c94 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e087      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dce:	4b27      	ldr	r3, [pc, #156]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1f0      	bne.n	8005dbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	69da      	ldr	r2, [r3, #28]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	019b      	lsls	r3, r3, #6
 8005dea:	431a      	orrs	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df0:	085b      	lsrs	r3, r3, #1
 8005df2:	3b01      	subs	r3, #1
 8005df4:	041b      	lsls	r3, r3, #16
 8005df6:	431a      	orrs	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfc:	061b      	lsls	r3, r3, #24
 8005dfe:	491b      	ldr	r1, [pc, #108]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e04:	4b1b      	ldr	r3, [pc, #108]	; (8005e74 <HAL_RCC_OscConfig+0x478>)
 8005e06:	2201      	movs	r2, #1
 8005e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e0a:	f7fd ff43 	bl	8003c94 <HAL_GetTick>
 8005e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e10:	e008      	b.n	8005e24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e12:	f7fd ff3f 	bl	8003c94 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e05c      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e24:	4b11      	ldr	r3, [pc, #68]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d0f0      	beq.n	8005e12 <HAL_RCC_OscConfig+0x416>
 8005e30:	e054      	b.n	8005edc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e32:	4b10      	ldr	r3, [pc, #64]	; (8005e74 <HAL_RCC_OscConfig+0x478>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e38:	f7fd ff2c 	bl	8003c94 <HAL_GetTick>
 8005e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e3e:	e008      	b.n	8005e52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e40:	f7fd ff28 	bl	8003c94 <HAL_GetTick>
 8005e44:	4602      	mov	r2, r0
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d901      	bls.n	8005e52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e4e:	2303      	movs	r3, #3
 8005e50:	e045      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e52:	4b06      	ldr	r3, [pc, #24]	; (8005e6c <HAL_RCC_OscConfig+0x470>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1f0      	bne.n	8005e40 <HAL_RCC_OscConfig+0x444>
 8005e5e:	e03d      	b.n	8005edc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d107      	bne.n	8005e78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e038      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	40007000 	.word	0x40007000
 8005e74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e78:	4b1b      	ldr	r3, [pc, #108]	; (8005ee8 <HAL_RCC_OscConfig+0x4ec>)
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d028      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d121      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d11a      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005eae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d111      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ebe:	085b      	lsrs	r3, r3, #1
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d107      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d001      	beq.n	8005edc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e000      	b.n	8005ede <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3718      	adds	r7, #24
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	40023800 	.word	0x40023800

08005eec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e0cc      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f00:	4b68      	ldr	r3, [pc, #416]	; (80060a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d90c      	bls.n	8005f28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f0e:	4b65      	ldr	r3, [pc, #404]	; (80060a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	b2d2      	uxtb	r2, r2
 8005f14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f16:	4b63      	ldr	r3, [pc, #396]	; (80060a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0307 	and.w	r3, r3, #7
 8005f1e:	683a      	ldr	r2, [r7, #0]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d001      	beq.n	8005f28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e0b8      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d020      	beq.n	8005f76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0304 	and.w	r3, r3, #4
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d005      	beq.n	8005f4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f40:	4b59      	ldr	r3, [pc, #356]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	4a58      	ldr	r2, [pc, #352]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f58:	4b53      	ldr	r3, [pc, #332]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	4a52      	ldr	r2, [pc, #328]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f64:	4b50      	ldr	r3, [pc, #320]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	494d      	ldr	r1, [pc, #308]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0301 	and.w	r3, r3, #1
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d044      	beq.n	800600c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d107      	bne.n	8005f9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f8a:	4b47      	ldr	r3, [pc, #284]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d119      	bne.n	8005fca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e07f      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d003      	beq.n	8005faa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d107      	bne.n	8005fba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005faa:	4b3f      	ldr	r3, [pc, #252]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d109      	bne.n	8005fca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e06f      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fba:	4b3b      	ldr	r3, [pc, #236]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e067      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fca:	4b37      	ldr	r3, [pc, #220]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f023 0203 	bic.w	r2, r3, #3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	4934      	ldr	r1, [pc, #208]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fdc:	f7fd fe5a 	bl	8003c94 <HAL_GetTick>
 8005fe0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fe2:	e00a      	b.n	8005ffa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fe4:	f7fd fe56 	bl	8003c94 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d901      	bls.n	8005ffa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e04f      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ffa:	4b2b      	ldr	r3, [pc, #172]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f003 020c 	and.w	r2, r3, #12
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	429a      	cmp	r2, r3
 800600a:	d1eb      	bne.n	8005fe4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800600c:	4b25      	ldr	r3, [pc, #148]	; (80060a4 <HAL_RCC_ClockConfig+0x1b8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d20c      	bcs.n	8006034 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601a:	4b22      	ldr	r3, [pc, #136]	; (80060a4 <HAL_RCC_ClockConfig+0x1b8>)
 800601c:	683a      	ldr	r2, [r7, #0]
 800601e:	b2d2      	uxtb	r2, r2
 8006020:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006022:	4b20      	ldr	r3, [pc, #128]	; (80060a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0307 	and.w	r3, r3, #7
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	429a      	cmp	r2, r3
 800602e:	d001      	beq.n	8006034 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e032      	b.n	800609a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	d008      	beq.n	8006052 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006040:	4b19      	ldr	r3, [pc, #100]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	4916      	ldr	r1, [pc, #88]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 800604e:	4313      	orrs	r3, r2
 8006050:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 0308 	and.w	r3, r3, #8
 800605a:	2b00      	cmp	r3, #0
 800605c:	d009      	beq.n	8006072 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800605e:	4b12      	ldr	r3, [pc, #72]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	00db      	lsls	r3, r3, #3
 800606c:	490e      	ldr	r1, [pc, #56]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 800606e:	4313      	orrs	r3, r2
 8006070:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006072:	f000 f821 	bl	80060b8 <HAL_RCC_GetSysClockFreq>
 8006076:	4602      	mov	r2, r0
 8006078:	4b0b      	ldr	r3, [pc, #44]	; (80060a8 <HAL_RCC_ClockConfig+0x1bc>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	091b      	lsrs	r3, r3, #4
 800607e:	f003 030f 	and.w	r3, r3, #15
 8006082:	490a      	ldr	r1, [pc, #40]	; (80060ac <HAL_RCC_ClockConfig+0x1c0>)
 8006084:	5ccb      	ldrb	r3, [r1, r3]
 8006086:	fa22 f303 	lsr.w	r3, r2, r3
 800608a:	4a09      	ldr	r2, [pc, #36]	; (80060b0 <HAL_RCC_ClockConfig+0x1c4>)
 800608c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800608e:	4b09      	ldr	r3, [pc, #36]	; (80060b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4618      	mov	r0, r3
 8006094:	f7fd fdba 	bl	8003c0c <HAL_InitTick>

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	40023c00 	.word	0x40023c00
 80060a8:	40023800 	.word	0x40023800
 80060ac:	08009b50 	.word	0x08009b50
 80060b0:	200002cc 	.word	0x200002cc
 80060b4:	200002d0 	.word	0x200002d0

080060b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060bc:	b094      	sub	sp, #80	; 0x50
 80060be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	647b      	str	r3, [r7, #68]	; 0x44
 80060c4:	2300      	movs	r3, #0
 80060c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060c8:	2300      	movs	r3, #0
 80060ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060d0:	4b79      	ldr	r3, [pc, #484]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f003 030c 	and.w	r3, r3, #12
 80060d8:	2b08      	cmp	r3, #8
 80060da:	d00d      	beq.n	80060f8 <HAL_RCC_GetSysClockFreq+0x40>
 80060dc:	2b08      	cmp	r3, #8
 80060de:	f200 80e1 	bhi.w	80062a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d002      	beq.n	80060ec <HAL_RCC_GetSysClockFreq+0x34>
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	d003      	beq.n	80060f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80060ea:	e0db      	b.n	80062a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060ec:	4b73      	ldr	r3, [pc, #460]	; (80062bc <HAL_RCC_GetSysClockFreq+0x204>)
 80060ee:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80060f0:	e0db      	b.n	80062aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060f2:	4b73      	ldr	r3, [pc, #460]	; (80062c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80060f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060f6:	e0d8      	b.n	80062aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060f8:	4b6f      	ldr	r3, [pc, #444]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006100:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006102:	4b6d      	ldr	r3, [pc, #436]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d063      	beq.n	80061d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800610e:	4b6a      	ldr	r3, [pc, #424]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	099b      	lsrs	r3, r3, #6
 8006114:	2200      	movs	r2, #0
 8006116:	63bb      	str	r3, [r7, #56]	; 0x38
 8006118:	63fa      	str	r2, [r7, #60]	; 0x3c
 800611a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006120:	633b      	str	r3, [r7, #48]	; 0x30
 8006122:	2300      	movs	r3, #0
 8006124:	637b      	str	r3, [r7, #52]	; 0x34
 8006126:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800612a:	4622      	mov	r2, r4
 800612c:	462b      	mov	r3, r5
 800612e:	f04f 0000 	mov.w	r0, #0
 8006132:	f04f 0100 	mov.w	r1, #0
 8006136:	0159      	lsls	r1, r3, #5
 8006138:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800613c:	0150      	lsls	r0, r2, #5
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	4621      	mov	r1, r4
 8006144:	1a51      	subs	r1, r2, r1
 8006146:	6139      	str	r1, [r7, #16]
 8006148:	4629      	mov	r1, r5
 800614a:	eb63 0301 	sbc.w	r3, r3, r1
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	f04f 0200 	mov.w	r2, #0
 8006154:	f04f 0300 	mov.w	r3, #0
 8006158:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800615c:	4659      	mov	r1, fp
 800615e:	018b      	lsls	r3, r1, #6
 8006160:	4651      	mov	r1, sl
 8006162:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006166:	4651      	mov	r1, sl
 8006168:	018a      	lsls	r2, r1, #6
 800616a:	4651      	mov	r1, sl
 800616c:	ebb2 0801 	subs.w	r8, r2, r1
 8006170:	4659      	mov	r1, fp
 8006172:	eb63 0901 	sbc.w	r9, r3, r1
 8006176:	f04f 0200 	mov.w	r2, #0
 800617a:	f04f 0300 	mov.w	r3, #0
 800617e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006182:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006186:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800618a:	4690      	mov	r8, r2
 800618c:	4699      	mov	r9, r3
 800618e:	4623      	mov	r3, r4
 8006190:	eb18 0303 	adds.w	r3, r8, r3
 8006194:	60bb      	str	r3, [r7, #8]
 8006196:	462b      	mov	r3, r5
 8006198:	eb49 0303 	adc.w	r3, r9, r3
 800619c:	60fb      	str	r3, [r7, #12]
 800619e:	f04f 0200 	mov.w	r2, #0
 80061a2:	f04f 0300 	mov.w	r3, #0
 80061a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80061aa:	4629      	mov	r1, r5
 80061ac:	024b      	lsls	r3, r1, #9
 80061ae:	4621      	mov	r1, r4
 80061b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80061b4:	4621      	mov	r1, r4
 80061b6:	024a      	lsls	r2, r1, #9
 80061b8:	4610      	mov	r0, r2
 80061ba:	4619      	mov	r1, r3
 80061bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061be:	2200      	movs	r2, #0
 80061c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80061c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061c8:	f7fa fcc2 	bl	8000b50 <__aeabi_uldivmod>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4613      	mov	r3, r2
 80061d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061d4:	e058      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061d6:	4b38      	ldr	r3, [pc, #224]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	099b      	lsrs	r3, r3, #6
 80061dc:	2200      	movs	r2, #0
 80061de:	4618      	mov	r0, r3
 80061e0:	4611      	mov	r1, r2
 80061e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061e6:	623b      	str	r3, [r7, #32]
 80061e8:	2300      	movs	r3, #0
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
 80061ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061f0:	4642      	mov	r2, r8
 80061f2:	464b      	mov	r3, r9
 80061f4:	f04f 0000 	mov.w	r0, #0
 80061f8:	f04f 0100 	mov.w	r1, #0
 80061fc:	0159      	lsls	r1, r3, #5
 80061fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006202:	0150      	lsls	r0, r2, #5
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	4641      	mov	r1, r8
 800620a:	ebb2 0a01 	subs.w	sl, r2, r1
 800620e:	4649      	mov	r1, r9
 8006210:	eb63 0b01 	sbc.w	fp, r3, r1
 8006214:	f04f 0200 	mov.w	r2, #0
 8006218:	f04f 0300 	mov.w	r3, #0
 800621c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006220:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006224:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006228:	ebb2 040a 	subs.w	r4, r2, sl
 800622c:	eb63 050b 	sbc.w	r5, r3, fp
 8006230:	f04f 0200 	mov.w	r2, #0
 8006234:	f04f 0300 	mov.w	r3, #0
 8006238:	00eb      	lsls	r3, r5, #3
 800623a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800623e:	00e2      	lsls	r2, r4, #3
 8006240:	4614      	mov	r4, r2
 8006242:	461d      	mov	r5, r3
 8006244:	4643      	mov	r3, r8
 8006246:	18e3      	adds	r3, r4, r3
 8006248:	603b      	str	r3, [r7, #0]
 800624a:	464b      	mov	r3, r9
 800624c:	eb45 0303 	adc.w	r3, r5, r3
 8006250:	607b      	str	r3, [r7, #4]
 8006252:	f04f 0200 	mov.w	r2, #0
 8006256:	f04f 0300 	mov.w	r3, #0
 800625a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800625e:	4629      	mov	r1, r5
 8006260:	028b      	lsls	r3, r1, #10
 8006262:	4621      	mov	r1, r4
 8006264:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006268:	4621      	mov	r1, r4
 800626a:	028a      	lsls	r2, r1, #10
 800626c:	4610      	mov	r0, r2
 800626e:	4619      	mov	r1, r3
 8006270:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006272:	2200      	movs	r2, #0
 8006274:	61bb      	str	r3, [r7, #24]
 8006276:	61fa      	str	r2, [r7, #28]
 8006278:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800627c:	f7fa fc68 	bl	8000b50 <__aeabi_uldivmod>
 8006280:	4602      	mov	r2, r0
 8006282:	460b      	mov	r3, r1
 8006284:	4613      	mov	r3, r2
 8006286:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006288:	4b0b      	ldr	r3, [pc, #44]	; (80062b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	0c1b      	lsrs	r3, r3, #16
 800628e:	f003 0303 	and.w	r3, r3, #3
 8006292:	3301      	adds	r3, #1
 8006294:	005b      	lsls	r3, r3, #1
 8006296:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006298:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800629a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800629c:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062a2:	e002      	b.n	80062aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062a4:	4b05      	ldr	r3, [pc, #20]	; (80062bc <HAL_RCC_GetSysClockFreq+0x204>)
 80062a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3750      	adds	r7, #80	; 0x50
 80062b0:	46bd      	mov	sp, r7
 80062b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062b6:	bf00      	nop
 80062b8:	40023800 	.word	0x40023800
 80062bc:	00f42400 	.word	0x00f42400
 80062c0:	007a1200 	.word	0x007a1200

080062c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062c4:	b480      	push	{r7}
 80062c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062c8:	4b03      	ldr	r3, [pc, #12]	; (80062d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80062ca:	681b      	ldr	r3, [r3, #0]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	200002cc 	.word	0x200002cc

080062dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062e0:	f7ff fff0 	bl	80062c4 <HAL_RCC_GetHCLKFreq>
 80062e4:	4602      	mov	r2, r0
 80062e6:	4b05      	ldr	r3, [pc, #20]	; (80062fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	0a9b      	lsrs	r3, r3, #10
 80062ec:	f003 0307 	and.w	r3, r3, #7
 80062f0:	4903      	ldr	r1, [pc, #12]	; (8006300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062f2:	5ccb      	ldrb	r3, [r1, r3]
 80062f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	40023800 	.word	0x40023800
 8006300:	08009b60 	.word	0x08009b60

08006304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006308:	f7ff ffdc 	bl	80062c4 <HAL_RCC_GetHCLKFreq>
 800630c:	4602      	mov	r2, r0
 800630e:	4b05      	ldr	r3, [pc, #20]	; (8006324 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	0b5b      	lsrs	r3, r3, #13
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	4903      	ldr	r1, [pc, #12]	; (8006328 <HAL_RCC_GetPCLK2Freq+0x24>)
 800631a:	5ccb      	ldrb	r3, [r1, r3]
 800631c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006320:	4618      	mov	r0, r3
 8006322:	bd80      	pop	{r7, pc}
 8006324:	40023800 	.word	0x40023800
 8006328:	08009b60 	.word	0x08009b60

0800632c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d101      	bne.n	800633e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e07b      	b.n	8006436 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006342:	2b00      	cmp	r3, #0
 8006344:	d108      	bne.n	8006358 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800634e:	d009      	beq.n	8006364 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	61da      	str	r2, [r3, #28]
 8006356:	e005      	b.n	8006364 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d106      	bne.n	8006384 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f7fd f964 	bl	800364c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800639a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80063ac:	431a      	orrs	r2, r3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063b6:	431a      	orrs	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	431a      	orrs	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	431a      	orrs	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063d4:	431a      	orrs	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	69db      	ldr	r3, [r3, #28]
 80063da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063de:	431a      	orrs	r2, r3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e8:	ea42 0103 	orr.w	r1, r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	430a      	orrs	r2, r1
 80063fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	0c1b      	lsrs	r3, r3, #16
 8006402:	f003 0104 	and.w	r1, r3, #4
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640a:	f003 0210 	and.w	r2, r3, #16
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	69da      	ldr	r2, [r3, #28]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006424:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3708      	adds	r7, #8
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800643e:	b580      	push	{r7, lr}
 8006440:	b08c      	sub	sp, #48	; 0x30
 8006442:	af00      	add	r7, sp, #0
 8006444:	60f8      	str	r0, [r7, #12]
 8006446:	60b9      	str	r1, [r7, #8]
 8006448:	607a      	str	r2, [r7, #4]
 800644a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800644c:	2301      	movs	r3, #1
 800644e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800645c:	2b01      	cmp	r3, #1
 800645e:	d101      	bne.n	8006464 <HAL_SPI_TransmitReceive+0x26>
 8006460:	2302      	movs	r3, #2
 8006462:	e18a      	b.n	800677a <HAL_SPI_TransmitReceive+0x33c>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800646c:	f7fd fc12 	bl	8003c94 <HAL_GetTick>
 8006470:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006478:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006482:	887b      	ldrh	r3, [r7, #2]
 8006484:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006486:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800648a:	2b01      	cmp	r3, #1
 800648c:	d00f      	beq.n	80064ae <HAL_SPI_TransmitReceive+0x70>
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006494:	d107      	bne.n	80064a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d103      	bne.n	80064a6 <HAL_SPI_TransmitReceive+0x68>
 800649e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064a2:	2b04      	cmp	r3, #4
 80064a4:	d003      	beq.n	80064ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80064a6:	2302      	movs	r3, #2
 80064a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064ac:	e15b      	b.n	8006766 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d005      	beq.n	80064c0 <HAL_SPI_TransmitReceive+0x82>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_SPI_TransmitReceive+0x82>
 80064ba:	887b      	ldrh	r3, [r7, #2]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d103      	bne.n	80064c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064c6:	e14e      	b.n	8006766 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b04      	cmp	r3, #4
 80064d2:	d003      	beq.n	80064dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2205      	movs	r2, #5
 80064d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	887a      	ldrh	r2, [r7, #2]
 80064ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	887a      	ldrh	r2, [r7, #2]
 80064f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	68ba      	ldr	r2, [r7, #8]
 80064f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	887a      	ldrh	r2, [r7, #2]
 80064fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	887a      	ldrh	r2, [r7, #2]
 8006504:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2200      	movs	r2, #0
 8006510:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800651c:	2b40      	cmp	r3, #64	; 0x40
 800651e:	d007      	beq.n	8006530 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800652e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006538:	d178      	bne.n	800662c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d002      	beq.n	8006548 <HAL_SPI_TransmitReceive+0x10a>
 8006542:	8b7b      	ldrh	r3, [r7, #26]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d166      	bne.n	8006616 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654c:	881a      	ldrh	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006558:	1c9a      	adds	r2, r3, #2
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006562:	b29b      	uxth	r3, r3
 8006564:	3b01      	subs	r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800656c:	e053      	b.n	8006616 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b02      	cmp	r3, #2
 800657a:	d11b      	bne.n	80065b4 <HAL_SPI_TransmitReceive+0x176>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d016      	beq.n	80065b4 <HAL_SPI_TransmitReceive+0x176>
 8006586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006588:	2b01      	cmp	r3, #1
 800658a:	d113      	bne.n	80065b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006590:	881a      	ldrh	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659c:	1c9a      	adds	r2, r3, #2
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	3b01      	subs	r3, #1
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065b0:	2300      	movs	r3, #0
 80065b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 0301 	and.w	r3, r3, #1
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d119      	bne.n	80065f6 <HAL_SPI_TransmitReceive+0x1b8>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d014      	beq.n	80065f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d6:	b292      	uxth	r2, r2
 80065d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065de:	1c9a      	adds	r2, r3, #2
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	3b01      	subs	r3, #1
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065f2:	2301      	movs	r3, #1
 80065f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80065f6:	f7fd fb4d 	bl	8003c94 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006602:	429a      	cmp	r2, r3
 8006604:	d807      	bhi.n	8006616 <HAL_SPI_TransmitReceive+0x1d8>
 8006606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d003      	beq.n	8006616 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006614:	e0a7      	b.n	8006766 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800661a:	b29b      	uxth	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1a6      	bne.n	800656e <HAL_SPI_TransmitReceive+0x130>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006624:	b29b      	uxth	r3, r3
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1a1      	bne.n	800656e <HAL_SPI_TransmitReceive+0x130>
 800662a:	e07c      	b.n	8006726 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d002      	beq.n	800663a <HAL_SPI_TransmitReceive+0x1fc>
 8006634:	8b7b      	ldrh	r3, [r7, #26]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d16b      	bne.n	8006712 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	330c      	adds	r3, #12
 8006644:	7812      	ldrb	r2, [r2, #0]
 8006646:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664c:	1c5a      	adds	r2, r3, #1
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006656:	b29b      	uxth	r3, r3
 8006658:	3b01      	subs	r3, #1
 800665a:	b29a      	uxth	r2, r3
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006660:	e057      	b.n	8006712 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f003 0302 	and.w	r3, r3, #2
 800666c:	2b02      	cmp	r3, #2
 800666e:	d11c      	bne.n	80066aa <HAL_SPI_TransmitReceive+0x26c>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006674:	b29b      	uxth	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d017      	beq.n	80066aa <HAL_SPI_TransmitReceive+0x26c>
 800667a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800667c:	2b01      	cmp	r3, #1
 800667e:	d114      	bne.n	80066aa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	330c      	adds	r3, #12
 800668a:	7812      	ldrb	r2, [r2, #0]
 800668c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800669c:	b29b      	uxth	r3, r3
 800669e:	3b01      	subs	r3, #1
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d119      	bne.n	80066ec <HAL_SPI_TransmitReceive+0x2ae>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066bc:	b29b      	uxth	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d014      	beq.n	80066ec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68da      	ldr	r2, [r3, #12]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066cc:	b2d2      	uxtb	r2, r2
 80066ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d4:	1c5a      	adds	r2, r3, #1
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066de:	b29b      	uxth	r3, r3
 80066e0:	3b01      	subs	r3, #1
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066e8:	2301      	movs	r3, #1
 80066ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80066ec:	f7fd fad2 	bl	8003c94 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d803      	bhi.n	8006704 <HAL_SPI_TransmitReceive+0x2c6>
 80066fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006702:	d102      	bne.n	800670a <HAL_SPI_TransmitReceive+0x2cc>
 8006704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006706:	2b00      	cmp	r3, #0
 8006708:	d103      	bne.n	8006712 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006710:	e029      	b.n	8006766 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006716:	b29b      	uxth	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1a2      	bne.n	8006662 <HAL_SPI_TransmitReceive+0x224>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006720:	b29b      	uxth	r3, r3
 8006722:	2b00      	cmp	r3, #0
 8006724:	d19d      	bne.n	8006662 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006728:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	f000 f8b2 	bl	8006894 <SPI_EndRxTxTransaction>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d006      	beq.n	8006744 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2220      	movs	r2, #32
 8006740:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006742:	e010      	b.n	8006766 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10b      	bne.n	8006764 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800674c:	2300      	movs	r3, #0
 800674e:	617b      	str	r3, [r7, #20]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	617b      	str	r3, [r7, #20]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	617b      	str	r3, [r7, #20]
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	e000      	b.n	8006766 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006764:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006776:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800677a:	4618      	mov	r0, r3
 800677c:	3730      	adds	r7, #48	; 0x30
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
	...

08006784 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	603b      	str	r3, [r7, #0]
 8006790:	4613      	mov	r3, r2
 8006792:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006794:	f7fd fa7e 	bl	8003c94 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679c:	1a9b      	subs	r3, r3, r2
 800679e:	683a      	ldr	r2, [r7, #0]
 80067a0:	4413      	add	r3, r2
 80067a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80067a4:	f7fd fa76 	bl	8003c94 <HAL_GetTick>
 80067a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067aa:	4b39      	ldr	r3, [pc, #228]	; (8006890 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	015b      	lsls	r3, r3, #5
 80067b0:	0d1b      	lsrs	r3, r3, #20
 80067b2:	69fa      	ldr	r2, [r7, #28]
 80067b4:	fb02 f303 	mul.w	r3, r2, r3
 80067b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067ba:	e054      	b.n	8006866 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c2:	d050      	beq.n	8006866 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067c4:	f7fd fa66 	bl	8003c94 <HAL_GetTick>
 80067c8:	4602      	mov	r2, r0
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	69fa      	ldr	r2, [r7, #28]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d902      	bls.n	80067da <SPI_WaitFlagStateUntilTimeout+0x56>
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d13d      	bne.n	8006856 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	685a      	ldr	r2, [r3, #4]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80067e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067f2:	d111      	bne.n	8006818 <SPI_WaitFlagStateUntilTimeout+0x94>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067fc:	d004      	beq.n	8006808 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006806:	d107      	bne.n	8006818 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006816:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006820:	d10f      	bne.n	8006842 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006830:	601a      	str	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006840:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e017      	b.n	8006886 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d101      	bne.n	8006860 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800685c:	2300      	movs	r3, #0
 800685e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	3b01      	subs	r3, #1
 8006864:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	4013      	ands	r3, r2
 8006870:	68ba      	ldr	r2, [r7, #8]
 8006872:	429a      	cmp	r2, r3
 8006874:	bf0c      	ite	eq
 8006876:	2301      	moveq	r3, #1
 8006878:	2300      	movne	r3, #0
 800687a:	b2db      	uxtb	r3, r3
 800687c:	461a      	mov	r2, r3
 800687e:	79fb      	ldrb	r3, [r7, #7]
 8006880:	429a      	cmp	r2, r3
 8006882:	d19b      	bne.n	80067bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006884:	2300      	movs	r3, #0
}
 8006886:	4618      	mov	r0, r3
 8006888:	3720      	adds	r7, #32
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	200002cc 	.word	0x200002cc

08006894 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b088      	sub	sp, #32
 8006898:	af02      	add	r7, sp, #8
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80068a0:	4b1b      	ldr	r3, [pc, #108]	; (8006910 <SPI_EndRxTxTransaction+0x7c>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a1b      	ldr	r2, [pc, #108]	; (8006914 <SPI_EndRxTxTransaction+0x80>)
 80068a6:	fba2 2303 	umull	r2, r3, r2, r3
 80068aa:	0d5b      	lsrs	r3, r3, #21
 80068ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80068b0:	fb02 f303 	mul.w	r3, r2, r3
 80068b4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068be:	d112      	bne.n	80068e6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	2200      	movs	r2, #0
 80068c8:	2180      	movs	r1, #128	; 0x80
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f7ff ff5a 	bl	8006784 <SPI_WaitFlagStateUntilTimeout>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d016      	beq.n	8006904 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068da:	f043 0220 	orr.w	r2, r3, #32
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80068e2:	2303      	movs	r3, #3
 80068e4:	e00f      	b.n	8006906 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d00a      	beq.n	8006902 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068fc:	2b80      	cmp	r3, #128	; 0x80
 80068fe:	d0f2      	beq.n	80068e6 <SPI_EndRxTxTransaction+0x52>
 8006900:	e000      	b.n	8006904 <SPI_EndRxTxTransaction+0x70>
        break;
 8006902:	bf00      	nop
  }

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3718      	adds	r7, #24
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	200002cc 	.word	0x200002cc
 8006914:	165e9f81 	.word	0x165e9f81

08006918 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d101      	bne.n	800692a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	e04c      	b.n	80069c4 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006930:	b2db      	uxtb	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d111      	bne.n	800695a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f001 fc0c 	bl	800815c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006948:	2b00      	cmp	r3, #0
 800694a:	d102      	bne.n	8006952 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a1f      	ldr	r2, [pc, #124]	; (80069cc <HAL_TIM_Base_Init+0xb4>)
 8006950:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2202      	movs	r2, #2
 800695e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	3304      	adds	r3, #4
 800696a:	4619      	mov	r1, r3
 800696c:	4610      	mov	r0, r2
 800696e:	f001 f929 	bl	8007bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069c2:	2300      	movs	r3, #0
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3708      	adds	r7, #8
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	080036dd 	.word	0x080036dd

080069d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b085      	sub	sp, #20
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d001      	beq.n	80069e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e03c      	b.n	8006a62 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a1e      	ldr	r2, [pc, #120]	; (8006a70 <HAL_TIM_Base_Start+0xa0>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d018      	beq.n	8006a2c <HAL_TIM_Base_Start+0x5c>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a02:	d013      	beq.n	8006a2c <HAL_TIM_Base_Start+0x5c>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a1a      	ldr	r2, [pc, #104]	; (8006a74 <HAL_TIM_Base_Start+0xa4>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00e      	beq.n	8006a2c <HAL_TIM_Base_Start+0x5c>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a19      	ldr	r2, [pc, #100]	; (8006a78 <HAL_TIM_Base_Start+0xa8>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d009      	beq.n	8006a2c <HAL_TIM_Base_Start+0x5c>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a17      	ldr	r2, [pc, #92]	; (8006a7c <HAL_TIM_Base_Start+0xac>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d004      	beq.n	8006a2c <HAL_TIM_Base_Start+0x5c>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a16      	ldr	r2, [pc, #88]	; (8006a80 <HAL_TIM_Base_Start+0xb0>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d111      	bne.n	8006a50 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 0307 	and.w	r3, r3, #7
 8006a36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2b06      	cmp	r3, #6
 8006a3c:	d010      	beq.n	8006a60 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f042 0201 	orr.w	r2, r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a4e:	e007      	b.n	8006a60 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0201 	orr.w	r2, r2, #1
 8006a5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	40010000 	.word	0x40010000
 8006a74:	40000400 	.word	0x40000400
 8006a78:	40000800 	.word	0x40000800
 8006a7c:	40000c00 	.word	0x40000c00
 8006a80:	40014000 	.word	0x40014000

08006a84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d001      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e044      	b.n	8006b26 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68da      	ldr	r2, [r3, #12]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f042 0201 	orr.w	r2, r2, #1
 8006ab2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a1e      	ldr	r2, [pc, #120]	; (8006b34 <HAL_TIM_Base_Start_IT+0xb0>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d018      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0x6c>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ac6:	d013      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0x6c>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a1a      	ldr	r2, [pc, #104]	; (8006b38 <HAL_TIM_Base_Start_IT+0xb4>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d00e      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0x6c>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a19      	ldr	r2, [pc, #100]	; (8006b3c <HAL_TIM_Base_Start_IT+0xb8>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d009      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0x6c>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a17      	ldr	r2, [pc, #92]	; (8006b40 <HAL_TIM_Base_Start_IT+0xbc>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d004      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0x6c>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a16      	ldr	r2, [pc, #88]	; (8006b44 <HAL_TIM_Base_Start_IT+0xc0>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d111      	bne.n	8006b14 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	f003 0307 	and.w	r3, r3, #7
 8006afa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2b06      	cmp	r3, #6
 8006b00:	d010      	beq.n	8006b24 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f042 0201 	orr.w	r2, r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b12:	e007      	b.n	8006b24 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f042 0201 	orr.w	r2, r2, #1
 8006b22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3714      	adds	r7, #20
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	40010000 	.word	0x40010000
 8006b38:	40000400 	.word	0x40000400
 8006b3c:	40000800 	.word	0x40000800
 8006b40:	40000c00 	.word	0x40000c00
 8006b44:	40014000 	.word	0x40014000

08006b48 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e04c      	b.n	8006bf4 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d111      	bne.n	8006b8a <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f001 faf4 	bl	800815c <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d102      	bne.n	8006b82 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a1f      	ldr	r2, [pc, #124]	; (8006bfc <HAL_TIM_OC_Init+0xb4>)
 8006b80:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	3304      	adds	r3, #4
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	4610      	mov	r0, r2
 8006b9e:	f001 f811 	bl	8007bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2201      	movs	r2, #1
 8006be6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	08006c01 	.word	0x08006c01

08006c00 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e04c      	b.n	8006cc0 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d111      	bne.n	8006c56 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f001 fa8e 	bl	800815c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d102      	bne.n	8006c4e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a1f      	ldr	r2, [pc, #124]	; (8006cc8 <HAL_TIM_PWM_Init+0xb4>)
 8006c4c:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2202      	movs	r2, #2
 8006c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	3304      	adds	r3, #4
 8006c66:	4619      	mov	r1, r3
 8006c68:	4610      	mov	r0, r2
 8006c6a:	f000 ffab 	bl	8007bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3708      	adds	r7, #8
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	08006ccd 	.word	0x08006ccd

08006ccc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d109      	bne.n	8006d04 <HAL_TIM_PWM_Start+0x24>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	bf14      	ite	ne
 8006cfc:	2301      	movne	r3, #1
 8006cfe:	2300      	moveq	r3, #0
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	e022      	b.n	8006d4a <HAL_TIM_PWM_Start+0x6a>
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	2b04      	cmp	r3, #4
 8006d08:	d109      	bne.n	8006d1e <HAL_TIM_PWM_Start+0x3e>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	bf14      	ite	ne
 8006d16:	2301      	movne	r3, #1
 8006d18:	2300      	moveq	r3, #0
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	e015      	b.n	8006d4a <HAL_TIM_PWM_Start+0x6a>
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	2b08      	cmp	r3, #8
 8006d22:	d109      	bne.n	8006d38 <HAL_TIM_PWM_Start+0x58>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	bf14      	ite	ne
 8006d30:	2301      	movne	r3, #1
 8006d32:	2300      	moveq	r3, #0
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	e008      	b.n	8006d4a <HAL_TIM_PWM_Start+0x6a>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	bf14      	ite	ne
 8006d44:	2301      	movne	r3, #1
 8006d46:	2300      	moveq	r3, #0
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d001      	beq.n	8006d52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e068      	b.n	8006e24 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d104      	bne.n	8006d62 <HAL_TIM_PWM_Start+0x82>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d60:	e013      	b.n	8006d8a <HAL_TIM_PWM_Start+0xaa>
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b04      	cmp	r3, #4
 8006d66:	d104      	bne.n	8006d72 <HAL_TIM_PWM_Start+0x92>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d70:	e00b      	b.n	8006d8a <HAL_TIM_PWM_Start+0xaa>
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	2b08      	cmp	r3, #8
 8006d76:	d104      	bne.n	8006d82 <HAL_TIM_PWM_Start+0xa2>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d80:	e003      	b.n	8006d8a <HAL_TIM_PWM_Start+0xaa>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2202      	movs	r2, #2
 8006d86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	6839      	ldr	r1, [r7, #0]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f001 f9bc 	bl	8008110 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a23      	ldr	r2, [pc, #140]	; (8006e2c <HAL_TIM_PWM_Start+0x14c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d107      	bne.n	8006db2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006db0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a1d      	ldr	r2, [pc, #116]	; (8006e2c <HAL_TIM_PWM_Start+0x14c>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d018      	beq.n	8006dee <HAL_TIM_PWM_Start+0x10e>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc4:	d013      	beq.n	8006dee <HAL_TIM_PWM_Start+0x10e>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a19      	ldr	r2, [pc, #100]	; (8006e30 <HAL_TIM_PWM_Start+0x150>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d00e      	beq.n	8006dee <HAL_TIM_PWM_Start+0x10e>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a17      	ldr	r2, [pc, #92]	; (8006e34 <HAL_TIM_PWM_Start+0x154>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d009      	beq.n	8006dee <HAL_TIM_PWM_Start+0x10e>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a16      	ldr	r2, [pc, #88]	; (8006e38 <HAL_TIM_PWM_Start+0x158>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d004      	beq.n	8006dee <HAL_TIM_PWM_Start+0x10e>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a14      	ldr	r2, [pc, #80]	; (8006e3c <HAL_TIM_PWM_Start+0x15c>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d111      	bne.n	8006e12 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f003 0307 	and.w	r3, r3, #7
 8006df8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2b06      	cmp	r3, #6
 8006dfe:	d010      	beq.n	8006e22 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f042 0201 	orr.w	r2, r2, #1
 8006e0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e10:	e007      	b.n	8006e22 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f042 0201 	orr.w	r2, r2, #1
 8006e20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	40010000 	.word	0x40010000
 8006e30:	40000400 	.word	0x40000400
 8006e34:	40000800 	.word	0x40000800
 8006e38:	40000c00 	.word	0x40000c00
 8006e3c:	40014000 	.word	0x40014000

08006e40 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d101      	bne.n	8006e54 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e04c      	b.n	8006eee <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d111      	bne.n	8006e84 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f001 f977 	bl	800815c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d102      	bne.n	8006e7c <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a1f      	ldr	r2, [pc, #124]	; (8006ef8 <HAL_TIM_OnePulse_Init+0xb8>)
 8006e7a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	3304      	adds	r3, #4
 8006e94:	4619      	mov	r1, r3
 8006e96:	4610      	mov	r0, r2
 8006e98:	f000 fe94 	bl	8007bc4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f022 0208 	bic.w	r2, r2, #8
 8006eaa:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6819      	ldr	r1, [r3, #0]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	683a      	ldr	r2, [r7, #0]
 8006eb8:	430a      	orrs	r2, r1
 8006eba:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	08006efd 	.word	0x08006efd

08006efc <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f20:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f28:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f30:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006f38:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d108      	bne.n	8006f52 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f40:	7bbb      	ldrb	r3, [r7, #14]
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d105      	bne.n	8006f52 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f46:	7b7b      	ldrb	r3, [r7, #13]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d102      	bne.n	8006f52 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f4c:	7b3b      	ldrb	r3, [r7, #12]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d001      	beq.n	8006f56 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e03b      	b.n	8006fce <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2202      	movs	r2, #2
 8006f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2202      	movs	r2, #2
 8006f62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2202      	movs	r2, #2
 8006f6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2202      	movs	r2, #2
 8006f72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68da      	ldr	r2, [r3, #12]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f042 0202 	orr.w	r2, r2, #2
 8006f84:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	68da      	ldr	r2, [r3, #12]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 0204 	orr.w	r2, r2, #4
 8006f94:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	2100      	movs	r1, #0
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f001 f8b6 	bl	8008110 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	2104      	movs	r1, #4
 8006fac:	4618      	mov	r0, r3
 8006fae:	f001 f8af 	bl	8008110 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a08      	ldr	r2, [pc, #32]	; (8006fd8 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d107      	bne.n	8006fcc <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	40010000 	.word	0x40010000

08006fdc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b086      	sub	sp, #24
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d101      	bne.n	8006ff0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e0a2      	b.n	8007136 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d111      	bne.n	8007020 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f001 f8a9 	bl	800815c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800700e:	2b00      	cmp	r3, #0
 8007010:	d102      	bne.n	8007018 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a4a      	ldr	r2, [pc, #296]	; (8007140 <HAL_TIM_Encoder_Init+0x164>)
 8007016:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	6812      	ldr	r2, [r2, #0]
 8007032:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007036:	f023 0307 	bic.w	r3, r3, #7
 800703a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	3304      	adds	r3, #4
 8007044:	4619      	mov	r1, r3
 8007046:	4610      	mov	r0, r2
 8007048:	f000 fdbc 	bl	8007bc4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	699b      	ldr	r3, [r3, #24]
 800705a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007074:	f023 0303 	bic.w	r3, r3, #3
 8007078:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	689a      	ldr	r2, [r3, #8]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	021b      	lsls	r3, r3, #8
 8007084:	4313      	orrs	r3, r2
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	4313      	orrs	r3, r2
 800708a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007092:	f023 030c 	bic.w	r3, r3, #12
 8007096:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800709e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	68da      	ldr	r2, [r3, #12]
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	69db      	ldr	r3, [r3, #28]
 80070ac:	021b      	lsls	r3, r3, #8
 80070ae:	4313      	orrs	r3, r2
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	011a      	lsls	r2, r3, #4
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	6a1b      	ldr	r3, [r3, #32]
 80070c0:	031b      	lsls	r3, r3, #12
 80070c2:	4313      	orrs	r3, r2
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80070d0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80070d8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	685a      	ldr	r2, [r3, #4]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	011b      	lsls	r3, r3, #4
 80070e4:	4313      	orrs	r3, r2
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	080037e1 	.word	0x080037e1

08007144 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007154:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800715c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007164:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800716c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d110      	bne.n	8007196 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007174:	7bfb      	ldrb	r3, [r7, #15]
 8007176:	2b01      	cmp	r3, #1
 8007178:	d102      	bne.n	8007180 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800717a:	7b7b      	ldrb	r3, [r7, #13]
 800717c:	2b01      	cmp	r3, #1
 800717e:	d001      	beq.n	8007184 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e069      	b.n	8007258 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2202      	movs	r2, #2
 8007188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2202      	movs	r2, #2
 8007190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007194:	e031      	b.n	80071fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	2b04      	cmp	r3, #4
 800719a:	d110      	bne.n	80071be <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800719c:	7bbb      	ldrb	r3, [r7, #14]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d102      	bne.n	80071a8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071a2:	7b3b      	ldrb	r3, [r7, #12]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d001      	beq.n	80071ac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e055      	b.n	8007258 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2202      	movs	r2, #2
 80071b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071bc:	e01d      	b.n	80071fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071be:	7bfb      	ldrb	r3, [r7, #15]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d108      	bne.n	80071d6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80071c4:	7bbb      	ldrb	r3, [r7, #14]
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d105      	bne.n	80071d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071ca:	7b7b      	ldrb	r3, [r7, #13]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d102      	bne.n	80071d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071d0:	7b3b      	ldrb	r3, [r7, #12]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d001      	beq.n	80071da <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e03e      	b.n	8007258 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2202      	movs	r2, #2
 80071de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2202      	movs	r2, #2
 80071e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2202      	movs	r2, #2
 80071ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d003      	beq.n	8007208 <HAL_TIM_Encoder_Start+0xc4>
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b04      	cmp	r3, #4
 8007204:	d008      	beq.n	8007218 <HAL_TIM_Encoder_Start+0xd4>
 8007206:	e00f      	b.n	8007228 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2201      	movs	r2, #1
 800720e:	2100      	movs	r1, #0
 8007210:	4618      	mov	r0, r3
 8007212:	f000 ff7d 	bl	8008110 <TIM_CCxChannelCmd>
      break;
 8007216:	e016      	b.n	8007246 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2201      	movs	r2, #1
 800721e:	2104      	movs	r1, #4
 8007220:	4618      	mov	r0, r3
 8007222:	f000 ff75 	bl	8008110 <TIM_CCxChannelCmd>
      break;
 8007226:	e00e      	b.n	8007246 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2201      	movs	r2, #1
 800722e:	2100      	movs	r1, #0
 8007230:	4618      	mov	r0, r3
 8007232:	f000 ff6d 	bl	8008110 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2201      	movs	r2, #1
 800723c:	2104      	movs	r1, #4
 800723e:	4618      	mov	r0, r3
 8007240:	f000 ff66 	bl	8008110 <TIM_CCxChannelCmd>
      break;
 8007244:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f042 0201 	orr.w	r2, r2, #1
 8007254:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007256:	2300      	movs	r3, #0
}
 8007258:	4618      	mov	r0, r3
 800725a:	3710      	adds	r7, #16
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	f003 0302 	and.w	r3, r3, #2
 8007272:	2b02      	cmp	r3, #2
 8007274:	d128      	bne.n	80072c8 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b02      	cmp	r3, #2
 8007282:	d121      	bne.n	80072c8 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f06f 0202 	mvn.w	r2, #2
 800728c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2201      	movs	r2, #1
 8007292:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	699b      	ldr	r3, [r3, #24]
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d005      	beq.n	80072ae <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	4798      	blx	r3
 80072ac:	e009      	b.n	80072c2 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	d128      	bne.n	8007328 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	f003 0304 	and.w	r3, r3, #4
 80072e0:	2b04      	cmp	r3, #4
 80072e2:	d121      	bne.n	8007328 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f06f 0204 	mvn.w	r2, #4
 80072ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2202      	movs	r2, #2
 80072f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d005      	beq.n	800730e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	4798      	blx	r3
 800730c:	e009      	b.n	8007322 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	2b08      	cmp	r3, #8
 8007334:	d128      	bne.n	8007388 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	f003 0308 	and.w	r3, r3, #8
 8007340:	2b08      	cmp	r3, #8
 8007342:	d121      	bne.n	8007388 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f06f 0208 	mvn.w	r2, #8
 800734c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2204      	movs	r2, #4
 8007352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	69db      	ldr	r3, [r3, #28]
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	2b00      	cmp	r3, #0
 8007360:	d005      	beq.n	800736e <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	4798      	blx	r3
 800736c:	e009      	b.n	8007382 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	f003 0310 	and.w	r3, r3, #16
 8007392:	2b10      	cmp	r3, #16
 8007394:	d128      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f003 0310 	and.w	r3, r3, #16
 80073a0:	2b10      	cmp	r3, #16
 80073a2:	d121      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f06f 0210 	mvn.w	r2, #16
 80073ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2208      	movs	r2, #8
 80073b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d005      	beq.n	80073ce <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	4798      	blx	r3
 80073cc:	e009      	b.n	80073e2 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d110      	bne.n	8007418 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b01      	cmp	r3, #1
 8007402:	d109      	bne.n	8007418 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f06f 0201 	mvn.w	r2, #1
 800740c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007422:	2b80      	cmp	r3, #128	; 0x80
 8007424:	d110      	bne.n	8007448 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007430:	2b80      	cmp	r3, #128	; 0x80
 8007432:	d109      	bne.n	8007448 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800743c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007452:	2b40      	cmp	r3, #64	; 0x40
 8007454:	d110      	bne.n	8007478 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007460:	2b40      	cmp	r3, #64	; 0x40
 8007462:	d109      	bne.n	8007478 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800746c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	f003 0320 	and.w	r3, r3, #32
 8007482:	2b20      	cmp	r3, #32
 8007484:	d110      	bne.n	80074a8 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	f003 0320 	and.w	r3, r3, #32
 8007490:	2b20      	cmp	r3, #32
 8007492:	d109      	bne.n	80074a8 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f06f 0220 	mvn.w	r2, #32
 800749c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074a8:	bf00      	nop
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b086      	sub	sp, #24
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074bc:	2300      	movs	r3, #0
 80074be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d101      	bne.n	80074ce <HAL_TIM_OC_ConfigChannel+0x1e>
 80074ca:	2302      	movs	r3, #2
 80074cc:	e048      	b.n	8007560 <HAL_TIM_OC_ConfigChannel+0xb0>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b0c      	cmp	r3, #12
 80074da:	d839      	bhi.n	8007550 <HAL_TIM_OC_ConfigChannel+0xa0>
 80074dc:	a201      	add	r2, pc, #4	; (adr r2, 80074e4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80074de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074e2:	bf00      	nop
 80074e4:	08007519 	.word	0x08007519
 80074e8:	08007551 	.word	0x08007551
 80074ec:	08007551 	.word	0x08007551
 80074f0:	08007551 	.word	0x08007551
 80074f4:	08007527 	.word	0x08007527
 80074f8:	08007551 	.word	0x08007551
 80074fc:	08007551 	.word	0x08007551
 8007500:	08007551 	.word	0x08007551
 8007504:	08007535 	.word	0x08007535
 8007508:	08007551 	.word	0x08007551
 800750c:	08007551 	.word	0x08007551
 8007510:	08007551 	.word	0x08007551
 8007514:	08007543 	.word	0x08007543
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fbd0 	bl	8007cc4 <TIM_OC1_SetConfig>
      break;
 8007524:	e017      	b.n	8007556 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	68b9      	ldr	r1, [r7, #8]
 800752c:	4618      	mov	r0, r3
 800752e:	f000 fc2f 	bl	8007d90 <TIM_OC2_SetConfig>
      break;
 8007532:	e010      	b.n	8007556 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	68b9      	ldr	r1, [r7, #8]
 800753a:	4618      	mov	r0, r3
 800753c:	f000 fc94 	bl	8007e68 <TIM_OC3_SetConfig>
      break;
 8007540:	e009      	b.n	8007556 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68b9      	ldr	r1, [r7, #8]
 8007548:	4618      	mov	r0, r3
 800754a:	f000 fcf7 	bl	8007f3c <TIM_OC4_SetConfig>
      break;
 800754e:	e002      	b.n	8007556 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	75fb      	strb	r3, [r7, #23]
      break;
 8007554:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800755e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3718      	adds	r7, #24
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b086      	sub	sp, #24
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800757e:	2b01      	cmp	r3, #1
 8007580:	d101      	bne.n	8007586 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007582:	2302      	movs	r3, #2
 8007584:	e0ae      	b.n	80076e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2b0c      	cmp	r3, #12
 8007592:	f200 809f 	bhi.w	80076d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007596:	a201      	add	r2, pc, #4	; (adr r2, 800759c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800759c:	080075d1 	.word	0x080075d1
 80075a0:	080076d5 	.word	0x080076d5
 80075a4:	080076d5 	.word	0x080076d5
 80075a8:	080076d5 	.word	0x080076d5
 80075ac:	08007611 	.word	0x08007611
 80075b0:	080076d5 	.word	0x080076d5
 80075b4:	080076d5 	.word	0x080076d5
 80075b8:	080076d5 	.word	0x080076d5
 80075bc:	08007653 	.word	0x08007653
 80075c0:	080076d5 	.word	0x080076d5
 80075c4:	080076d5 	.word	0x080076d5
 80075c8:	080076d5 	.word	0x080076d5
 80075cc:	08007693 	.word	0x08007693
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68b9      	ldr	r1, [r7, #8]
 80075d6:	4618      	mov	r0, r3
 80075d8:	f000 fb74 	bl	8007cc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	699a      	ldr	r2, [r3, #24]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f042 0208 	orr.w	r2, r2, #8
 80075ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699a      	ldr	r2, [r3, #24]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f022 0204 	bic.w	r2, r2, #4
 80075fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6999      	ldr	r1, [r3, #24]
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	691a      	ldr	r2, [r3, #16]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	430a      	orrs	r2, r1
 800760c:	619a      	str	r2, [r3, #24]
      break;
 800760e:	e064      	b.n	80076da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68b9      	ldr	r1, [r7, #8]
 8007616:	4618      	mov	r0, r3
 8007618:	f000 fbba 	bl	8007d90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	699a      	ldr	r2, [r3, #24]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800762a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	699a      	ldr	r2, [r3, #24]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800763a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	6999      	ldr	r1, [r3, #24]
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	021a      	lsls	r2, r3, #8
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	430a      	orrs	r2, r1
 800764e:	619a      	str	r2, [r3, #24]
      break;
 8007650:	e043      	b.n	80076da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68b9      	ldr	r1, [r7, #8]
 8007658:	4618      	mov	r0, r3
 800765a:	f000 fc05 	bl	8007e68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	69da      	ldr	r2, [r3, #28]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f042 0208 	orr.w	r2, r2, #8
 800766c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	69da      	ldr	r2, [r3, #28]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f022 0204 	bic.w	r2, r2, #4
 800767c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	69d9      	ldr	r1, [r3, #28]
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	691a      	ldr	r2, [r3, #16]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	430a      	orrs	r2, r1
 800768e:	61da      	str	r2, [r3, #28]
      break;
 8007690:	e023      	b.n	80076da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68b9      	ldr	r1, [r7, #8]
 8007698:	4618      	mov	r0, r3
 800769a:	f000 fc4f 	bl	8007f3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	69da      	ldr	r2, [r3, #28]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	69da      	ldr	r2, [r3, #28]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	69d9      	ldr	r1, [r3, #28]
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	021a      	lsls	r2, r3, #8
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	430a      	orrs	r2, r1
 80076d0:	61da      	str	r2, [r3, #28]
      break;
 80076d2:	e002      	b.n	80076da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	75fb      	strb	r3, [r7, #23]
      break;
 80076d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3718      	adds	r7, #24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076f6:	2300      	movs	r3, #0
 80076f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_TIM_ConfigClockSource+0x1c>
 8007704:	2302      	movs	r3, #2
 8007706:	e0b4      	b.n	8007872 <HAL_TIM_ConfigClockSource+0x186>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2202      	movs	r2, #2
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800772e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007740:	d03e      	beq.n	80077c0 <HAL_TIM_ConfigClockSource+0xd4>
 8007742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007746:	f200 8087 	bhi.w	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 800774a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800774e:	f000 8086 	beq.w	800785e <HAL_TIM_ConfigClockSource+0x172>
 8007752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007756:	d87f      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007758:	2b70      	cmp	r3, #112	; 0x70
 800775a:	d01a      	beq.n	8007792 <HAL_TIM_ConfigClockSource+0xa6>
 800775c:	2b70      	cmp	r3, #112	; 0x70
 800775e:	d87b      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007760:	2b60      	cmp	r3, #96	; 0x60
 8007762:	d050      	beq.n	8007806 <HAL_TIM_ConfigClockSource+0x11a>
 8007764:	2b60      	cmp	r3, #96	; 0x60
 8007766:	d877      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007768:	2b50      	cmp	r3, #80	; 0x50
 800776a:	d03c      	beq.n	80077e6 <HAL_TIM_ConfigClockSource+0xfa>
 800776c:	2b50      	cmp	r3, #80	; 0x50
 800776e:	d873      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007770:	2b40      	cmp	r3, #64	; 0x40
 8007772:	d058      	beq.n	8007826 <HAL_TIM_ConfigClockSource+0x13a>
 8007774:	2b40      	cmp	r3, #64	; 0x40
 8007776:	d86f      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007778:	2b30      	cmp	r3, #48	; 0x30
 800777a:	d064      	beq.n	8007846 <HAL_TIM_ConfigClockSource+0x15a>
 800777c:	2b30      	cmp	r3, #48	; 0x30
 800777e:	d86b      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007780:	2b20      	cmp	r3, #32
 8007782:	d060      	beq.n	8007846 <HAL_TIM_ConfigClockSource+0x15a>
 8007784:	2b20      	cmp	r3, #32
 8007786:	d867      	bhi.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
 8007788:	2b00      	cmp	r3, #0
 800778a:	d05c      	beq.n	8007846 <HAL_TIM_ConfigClockSource+0x15a>
 800778c:	2b10      	cmp	r3, #16
 800778e:	d05a      	beq.n	8007846 <HAL_TIM_ConfigClockSource+0x15a>
 8007790:	e062      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6818      	ldr	r0, [r3, #0]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	6899      	ldr	r1, [r3, #8]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	f000 fc95 	bl	80080d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80077b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	609a      	str	r2, [r3, #8]
      break;
 80077be:	e04f      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6818      	ldr	r0, [r3, #0]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	6899      	ldr	r1, [r3, #8]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	f000 fc7e 	bl	80080d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689a      	ldr	r2, [r3, #8]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077e2:	609a      	str	r2, [r3, #8]
      break;
 80077e4:	e03c      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6818      	ldr	r0, [r3, #0]
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	6859      	ldr	r1, [r3, #4]
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	461a      	mov	r2, r3
 80077f4:	f000 fbf2 	bl	8007fdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2150      	movs	r1, #80	; 0x50
 80077fe:	4618      	mov	r0, r3
 8007800:	f000 fc4b 	bl	800809a <TIM_ITRx_SetConfig>
      break;
 8007804:	e02c      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6818      	ldr	r0, [r3, #0]
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	6859      	ldr	r1, [r3, #4]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	461a      	mov	r2, r3
 8007814:	f000 fc11 	bl	800803a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	2160      	movs	r1, #96	; 0x60
 800781e:	4618      	mov	r0, r3
 8007820:	f000 fc3b 	bl	800809a <TIM_ITRx_SetConfig>
      break;
 8007824:	e01c      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	6859      	ldr	r1, [r3, #4]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	461a      	mov	r2, r3
 8007834:	f000 fbd2 	bl	8007fdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2140      	movs	r1, #64	; 0x40
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fc2b 	bl	800809a <TIM_ITRx_SetConfig>
      break;
 8007844:	e00c      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4619      	mov	r1, r3
 8007850:	4610      	mov	r0, r2
 8007852:	f000 fc22 	bl	800809a <TIM_ITRx_SetConfig>
      break;
 8007856:	e003      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	73fb      	strb	r3, [r7, #15]
      break;
 800785c:	e000      	b.n	8007860 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800785e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007870:	7bfb      	ldrb	r3, [r7, #15]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800787a:	b480      	push	{r7}
 800787c:	b083      	sub	sp, #12
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800788e:	b480      	push	{r7}
 8007890:	b083      	sub	sp, #12
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b083      	sub	sp, #12
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078aa:	bf00      	nop
 80078ac:	370c      	adds	r7, #12
 80078ae:	46bd      	mov	sp, r7
 80078b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b4:	4770      	bx	lr

080078b6 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b083      	sub	sp, #12
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80078be:	bf00      	nop
 80078c0:	370c      	adds	r7, #12
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b083      	sub	sp, #12
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078d2:	bf00      	nop
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr

080078de <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80078de:	b480      	push	{r7}
 80078e0:	b083      	sub	sp, #12
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80078e6:	bf00      	nop
 80078e8:	370c      	adds	r7, #12
 80078ea:	46bd      	mov	sp, r7
 80078ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f0:	4770      	bx	lr

080078f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078f2:	b480      	push	{r7}
 80078f4:	b083      	sub	sp, #12
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078fa:	bf00      	nop
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800790e:	bf00      	nop
 8007910:	370c      	adds	r7, #12
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800791a:	b480      	push	{r7}
 800791c:	b083      	sub	sp, #12
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
	...

08007930 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8007930:	b480      	push	{r7}
 8007932:	b087      	sub	sp, #28
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	460b      	mov	r3, r1
 800793a:	607a      	str	r2, [r7, #4]
 800793c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800793e:	2300      	movs	r3, #0
 8007940:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d101      	bne.n	800794c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e135      	b.n	8007bb8 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007952:	2b01      	cmp	r3, #1
 8007954:	d101      	bne.n	800795a <HAL_TIM_RegisterCallback+0x2a>
 8007956:	2302      	movs	r3, #2
 8007958:	e12e      	b.n	8007bb8 <HAL_TIM_RegisterCallback+0x288>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2201      	movs	r2, #1
 800795e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007968:	b2db      	uxtb	r3, r3
 800796a:	2b01      	cmp	r3, #1
 800796c:	f040 80ba 	bne.w	8007ae4 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8007970:	7afb      	ldrb	r3, [r7, #11]
 8007972:	2b1a      	cmp	r3, #26
 8007974:	f200 80b3 	bhi.w	8007ade <HAL_TIM_RegisterCallback+0x1ae>
 8007978:	a201      	add	r2, pc, #4	; (adr r2, 8007980 <HAL_TIM_RegisterCallback+0x50>)
 800797a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797e:	bf00      	nop
 8007980:	080079ed 	.word	0x080079ed
 8007984:	080079f5 	.word	0x080079f5
 8007988:	080079fd 	.word	0x080079fd
 800798c:	08007a05 	.word	0x08007a05
 8007990:	08007a0d 	.word	0x08007a0d
 8007994:	08007a15 	.word	0x08007a15
 8007998:	08007a1d 	.word	0x08007a1d
 800799c:	08007a25 	.word	0x08007a25
 80079a0:	08007a2d 	.word	0x08007a2d
 80079a4:	08007a35 	.word	0x08007a35
 80079a8:	08007a3d 	.word	0x08007a3d
 80079ac:	08007a45 	.word	0x08007a45
 80079b0:	08007a4d 	.word	0x08007a4d
 80079b4:	08007a55 	.word	0x08007a55
 80079b8:	08007a5d 	.word	0x08007a5d
 80079bc:	08007a67 	.word	0x08007a67
 80079c0:	08007a71 	.word	0x08007a71
 80079c4:	08007a7b 	.word	0x08007a7b
 80079c8:	08007a85 	.word	0x08007a85
 80079cc:	08007a8f 	.word	0x08007a8f
 80079d0:	08007a99 	.word	0x08007a99
 80079d4:	08007aa3 	.word	0x08007aa3
 80079d8:	08007aad 	.word	0x08007aad
 80079dc:	08007ab7 	.word	0x08007ab7
 80079e0:	08007ac1 	.word	0x08007ac1
 80079e4:	08007acb 	.word	0x08007acb
 80079e8:	08007ad5 	.word	0x08007ad5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80079f2:	e0dc      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80079fa:	e0d8      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8007a02:	e0d4      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8007a0a:	e0d0      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8007a12:	e0cc      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8007a1a:	e0c8      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8007a22:	e0c4      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8007a2a:	e0c0      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8007a32:	e0bc      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007a3a:	e0b8      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007a42:	e0b4      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8007a4a:	e0b0      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8007a52:	e0ac      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8007a5a:	e0a8      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8007a64:	e0a3      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 8007a6e:	e09e      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8007a78:	e099      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 8007a82:	e094      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8007a8c:	e08f      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8007a96:	e08a      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 8007aa0:	e085      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8007aaa:	e080      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8007ab4:	e07b      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 8007abe:	e076      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8007ac8:	e071      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8007ad2:	e06c      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8007adc:	e067      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	75fb      	strb	r3, [r7, #23]
        break;
 8007ae2:	e064      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d15c      	bne.n	8007baa <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8007af0:	7afb      	ldrb	r3, [r7, #11]
 8007af2:	2b0d      	cmp	r3, #13
 8007af4:	d856      	bhi.n	8007ba4 <HAL_TIM_RegisterCallback+0x274>
 8007af6:	a201      	add	r2, pc, #4	; (adr r2, 8007afc <HAL_TIM_RegisterCallback+0x1cc>)
 8007af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afc:	08007b35 	.word	0x08007b35
 8007b00:	08007b3d 	.word	0x08007b3d
 8007b04:	08007b45 	.word	0x08007b45
 8007b08:	08007b4d 	.word	0x08007b4d
 8007b0c:	08007b55 	.word	0x08007b55
 8007b10:	08007b5d 	.word	0x08007b5d
 8007b14:	08007b65 	.word	0x08007b65
 8007b18:	08007b6d 	.word	0x08007b6d
 8007b1c:	08007b75 	.word	0x08007b75
 8007b20:	08007b7d 	.word	0x08007b7d
 8007b24:	08007b85 	.word	0x08007b85
 8007b28:	08007b8d 	.word	0x08007b8d
 8007b2c:	08007b95 	.word	0x08007b95
 8007b30:	08007b9d 	.word	0x08007b9d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8007b3a:	e038      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8007b42:	e034      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8007b4a:	e030      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8007b52:	e02c      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8007b5a:	e028      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8007b62:	e024      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8007b6a:	e020      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8007b72:	e01c      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8007b7a:	e018      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007b82:	e014      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007b8a:	e010      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8007b92:	e00c      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8007b9a:	e008      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8007ba2:	e004      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	75fb      	strb	r3, [r7, #23]
        break;
 8007ba8:	e001      	b.n	8007bae <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	371c      	adds	r7, #28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a34      	ldr	r2, [pc, #208]	; (8007ca8 <TIM_Base_SetConfig+0xe4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d00f      	beq.n	8007bfc <TIM_Base_SetConfig+0x38>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007be2:	d00b      	beq.n	8007bfc <TIM_Base_SetConfig+0x38>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a31      	ldr	r2, [pc, #196]	; (8007cac <TIM_Base_SetConfig+0xe8>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d007      	beq.n	8007bfc <TIM_Base_SetConfig+0x38>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a30      	ldr	r2, [pc, #192]	; (8007cb0 <TIM_Base_SetConfig+0xec>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d003      	beq.n	8007bfc <TIM_Base_SetConfig+0x38>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a2f      	ldr	r2, [pc, #188]	; (8007cb4 <TIM_Base_SetConfig+0xf0>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d108      	bne.n	8007c0e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	68fa      	ldr	r2, [r7, #12]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a25      	ldr	r2, [pc, #148]	; (8007ca8 <TIM_Base_SetConfig+0xe4>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d01b      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c1c:	d017      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a22      	ldr	r2, [pc, #136]	; (8007cac <TIM_Base_SetConfig+0xe8>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d013      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a21      	ldr	r2, [pc, #132]	; (8007cb0 <TIM_Base_SetConfig+0xec>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d00f      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	4a20      	ldr	r2, [pc, #128]	; (8007cb4 <TIM_Base_SetConfig+0xf0>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d00b      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4a1f      	ldr	r2, [pc, #124]	; (8007cb8 <TIM_Base_SetConfig+0xf4>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d007      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a1e      	ldr	r2, [pc, #120]	; (8007cbc <TIM_Base_SetConfig+0xf8>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d003      	beq.n	8007c4e <TIM_Base_SetConfig+0x8a>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a1d      	ldr	r2, [pc, #116]	; (8007cc0 <TIM_Base_SetConfig+0xfc>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d108      	bne.n	8007c60 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	68fa      	ldr	r2, [r7, #12]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68fa      	ldr	r2, [r7, #12]
 8007c72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	4a08      	ldr	r2, [pc, #32]	; (8007ca8 <TIM_Base_SetConfig+0xe4>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d103      	bne.n	8007c94 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	691a      	ldr	r2, [r3, #16]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	615a      	str	r2, [r3, #20]
}
 8007c9a:	bf00      	nop
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr
 8007ca6:	bf00      	nop
 8007ca8:	40010000 	.word	0x40010000
 8007cac:	40000400 	.word	0x40000400
 8007cb0:	40000800 	.word	0x40000800
 8007cb4:	40000c00 	.word	0x40000c00
 8007cb8:	40014000 	.word	0x40014000
 8007cbc:	40014400 	.word	0x40014400
 8007cc0:	40014800 	.word	0x40014800

08007cc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	f023 0201 	bic.w	r2, r3, #1
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f023 0303 	bic.w	r3, r3, #3
 8007cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f023 0302 	bic.w	r3, r3, #2
 8007d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a1c      	ldr	r2, [pc, #112]	; (8007d8c <TIM_OC1_SetConfig+0xc8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d10c      	bne.n	8007d3a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	f023 0308 	bic.w	r3, r3, #8
 8007d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f023 0304 	bic.w	r3, r3, #4
 8007d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a13      	ldr	r2, [pc, #76]	; (8007d8c <TIM_OC1_SetConfig+0xc8>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d111      	bne.n	8007d66 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	693a      	ldr	r2, [r7, #16]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	693a      	ldr	r2, [r7, #16]
 8007d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	697a      	ldr	r2, [r7, #20]
 8007d7e:	621a      	str	r2, [r3, #32]
}
 8007d80:	bf00      	nop
 8007d82:	371c      	adds	r7, #28
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr
 8007d8c:	40010000 	.word	0x40010000

08007d90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	f023 0210 	bic.w	r2, r3, #16
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	021b      	lsls	r3, r3, #8
 8007dce:	68fa      	ldr	r2, [r7, #12]
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	f023 0320 	bic.w	r3, r3, #32
 8007dda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	011b      	lsls	r3, r3, #4
 8007de2:	697a      	ldr	r2, [r7, #20]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a1e      	ldr	r2, [pc, #120]	; (8007e64 <TIM_OC2_SetConfig+0xd4>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d10d      	bne.n	8007e0c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007df6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e0a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a15      	ldr	r2, [pc, #84]	; (8007e64 <TIM_OC2_SetConfig+0xd4>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d113      	bne.n	8007e3c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	695b      	ldr	r3, [r3, #20]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	699b      	ldr	r3, [r3, #24]
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	693a      	ldr	r2, [r7, #16]
 8007e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	68fa      	ldr	r2, [r7, #12]
 8007e46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	685a      	ldr	r2, [r3, #4]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	621a      	str	r2, [r3, #32]
}
 8007e56:	bf00      	nop
 8007e58:	371c      	adds	r7, #28
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	40010000 	.word	0x40010000

08007e68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a1b      	ldr	r3, [r3, #32]
 8007e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 0303 	bic.w	r3, r3, #3
 8007e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	021b      	lsls	r3, r3, #8
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a1d      	ldr	r2, [pc, #116]	; (8007f38 <TIM_OC3_SetConfig+0xd0>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d10d      	bne.n	8007ee2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ecc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	68db      	ldr	r3, [r3, #12]
 8007ed2:	021b      	lsls	r3, r3, #8
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ee0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a14      	ldr	r2, [pc, #80]	; (8007f38 <TIM_OC3_SetConfig+0xd0>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d113      	bne.n	8007f12 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ef0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	011b      	lsls	r3, r3, #4
 8007f00:	693a      	ldr	r2, [r7, #16]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	011b      	lsls	r3, r3, #4
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685a      	ldr	r2, [r3, #4]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	697a      	ldr	r2, [r7, #20]
 8007f2a:	621a      	str	r2, [r3, #32]
}
 8007f2c:	bf00      	nop
 8007f2e:	371c      	adds	r7, #28
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	40010000 	.word	0x40010000

08007f3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	69db      	ldr	r3, [r3, #28]
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	021b      	lsls	r3, r3, #8
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	031b      	lsls	r3, r3, #12
 8007f8e:	693a      	ldr	r2, [r7, #16]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a10      	ldr	r2, [pc, #64]	; (8007fd8 <TIM_OC4_SetConfig+0x9c>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d109      	bne.n	8007fb0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007fa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	019b      	lsls	r3, r3, #6
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68fa      	ldr	r2, [r7, #12]
 8007fba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	685a      	ldr	r2, [r3, #4]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	693a      	ldr	r2, [r7, #16]
 8007fc8:	621a      	str	r2, [r3, #32]
}
 8007fca:	bf00      	nop
 8007fcc:	371c      	adds	r7, #28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	40010000 	.word	0x40010000

08007fdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b087      	sub	sp, #28
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6a1b      	ldr	r3, [r3, #32]
 8007fec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a1b      	ldr	r3, [r3, #32]
 8007ff2:	f023 0201 	bic.w	r2, r3, #1
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008006:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	011b      	lsls	r3, r3, #4
 800800c:	693a      	ldr	r2, [r7, #16]
 800800e:	4313      	orrs	r3, r2
 8008010:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	f023 030a 	bic.w	r3, r3, #10
 8008018:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800801a:	697a      	ldr	r2, [r7, #20]
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	4313      	orrs	r3, r2
 8008020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	621a      	str	r2, [r3, #32]
}
 800802e:	bf00      	nop
 8008030:	371c      	adds	r7, #28
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800803a:	b480      	push	{r7}
 800803c:	b087      	sub	sp, #28
 800803e:	af00      	add	r7, sp, #0
 8008040:	60f8      	str	r0, [r7, #12]
 8008042:	60b9      	str	r1, [r7, #8]
 8008044:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	f023 0210 	bic.w	r2, r3, #16
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6a1b      	ldr	r3, [r3, #32]
 800805c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008064:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	031b      	lsls	r3, r3, #12
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	4313      	orrs	r3, r2
 800806e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008076:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	011b      	lsls	r3, r3, #4
 800807c:	693a      	ldr	r2, [r7, #16]
 800807e:	4313      	orrs	r3, r2
 8008080:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	697a      	ldr	r2, [r7, #20]
 8008086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	621a      	str	r2, [r3, #32]
}
 800808e:	bf00      	nop
 8008090:	371c      	adds	r7, #28
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr

0800809a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800809a:	b480      	push	{r7}
 800809c:	b085      	sub	sp, #20
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
 80080a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080b2:	683a      	ldr	r2, [r7, #0]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	f043 0307 	orr.w	r3, r3, #7
 80080bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	609a      	str	r2, [r3, #8]
}
 80080c4:	bf00      	nop
 80080c6:	3714      	adds	r7, #20
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b087      	sub	sp, #28
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]
 80080dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	021a      	lsls	r2, r3, #8
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	431a      	orrs	r2, r3
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	697a      	ldr	r2, [r7, #20]
 8008102:	609a      	str	r2, [r3, #8]
}
 8008104:	bf00      	nop
 8008106:	371c      	adds	r7, #28
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	f003 031f 	and.w	r3, r3, #31
 8008122:	2201      	movs	r2, #1
 8008124:	fa02 f303 	lsl.w	r3, r2, r3
 8008128:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6a1a      	ldr	r2, [r3, #32]
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	43db      	mvns	r3, r3
 8008132:	401a      	ands	r2, r3
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a1a      	ldr	r2, [r3, #32]
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	f003 031f 	and.w	r3, r3, #31
 8008142:	6879      	ldr	r1, [r7, #4]
 8008144:	fa01 f303 	lsl.w	r3, r1, r3
 8008148:	431a      	orrs	r2, r3
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	621a      	str	r2, [r3, #32]
}
 800814e:	bf00      	nop
 8008150:	371c      	adds	r7, #28
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr
	...

0800815c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a1c      	ldr	r2, [pc, #112]	; (80081d8 <TIM_ResetCallback+0x7c>)
 8008168:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a1b      	ldr	r2, [pc, #108]	; (80081dc <TIM_ResetCallback+0x80>)
 8008170:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a1a      	ldr	r2, [pc, #104]	; (80081e0 <TIM_ResetCallback+0x84>)
 8008178:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a19      	ldr	r2, [pc, #100]	; (80081e4 <TIM_ResetCallback+0x88>)
 8008180:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4a18      	ldr	r2, [pc, #96]	; (80081e8 <TIM_ResetCallback+0x8c>)
 8008188:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a17      	ldr	r2, [pc, #92]	; (80081ec <TIM_ResetCallback+0x90>)
 8008190:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	4a16      	ldr	r2, [pc, #88]	; (80081f0 <TIM_ResetCallback+0x94>)
 8008198:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	4a15      	ldr	r2, [pc, #84]	; (80081f4 <TIM_ResetCallback+0x98>)
 80081a0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a14      	ldr	r2, [pc, #80]	; (80081f8 <TIM_ResetCallback+0x9c>)
 80081a8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4a13      	ldr	r2, [pc, #76]	; (80081fc <TIM_ResetCallback+0xa0>)
 80081b0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a12      	ldr	r2, [pc, #72]	; (8008200 <TIM_ResetCallback+0xa4>)
 80081b8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4a11      	ldr	r2, [pc, #68]	; (8008204 <TIM_ResetCallback+0xa8>)
 80081c0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a10      	ldr	r2, [pc, #64]	; (8008208 <TIM_ResetCallback+0xac>)
 80081c8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr
 80081d8:	080026cd 	.word	0x080026cd
 80081dc:	0800787b 	.word	0x0800787b
 80081e0:	080078f3 	.word	0x080078f3
 80081e4:	08007907 	.word	0x08007907
 80081e8:	080078a3 	.word	0x080078a3
 80081ec:	080078b7 	.word	0x080078b7
 80081f0:	0800788f 	.word	0x0800788f
 80081f4:	080078cb 	.word	0x080078cb
 80081f8:	080078df 	.word	0x080078df
 80081fc:	0800791b 	.word	0x0800791b
 8008200:	0800838d 	.word	0x0800838d
 8008204:	080083a1 	.word	0x080083a1
 8008208:	080083b5 	.word	0x080083b5

0800820c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800821c:	2b01      	cmp	r3, #1
 800821e:	d101      	bne.n	8008224 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008220:	2302      	movs	r3, #2
 8008222:	e050      	b.n	80082c6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800824a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	4313      	orrs	r3, r2
 8008254:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68fa      	ldr	r2, [r7, #12]
 800825c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a1c      	ldr	r2, [pc, #112]	; (80082d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d018      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008270:	d013      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a18      	ldr	r2, [pc, #96]	; (80082d8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d00e      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a16      	ldr	r2, [pc, #88]	; (80082dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d009      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a15      	ldr	r2, [pc, #84]	; (80082e0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d004      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d10c      	bne.n	80082b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68ba      	ldr	r2, [r7, #8]
 80082b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40010000 	.word	0x40010000
 80082d8:	40000400 	.word	0x40000400
 80082dc:	40000800 	.word	0x40000800
 80082e0:	40000c00 	.word	0x40000c00
 80082e4:	40014000 	.word	0x40014000

080082e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80082f2:	2300      	movs	r3, #0
 80082f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d101      	bne.n	8008304 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008300:	2302      	movs	r3, #2
 8008302:	e03d      	b.n	8008380 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	4313      	orrs	r3, r2
 8008318:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	4313      	orrs	r3, r2
 8008326:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	4313      	orrs	r3, r2
 8008334:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4313      	orrs	r3, r2
 8008342:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	4313      	orrs	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	4313      	orrs	r3, r2
 800835e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	69db      	ldr	r3, [r3, #28]
 800836a:	4313      	orrs	r3, r2
 800836c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80083a8:	bf00      	nop
 80083aa:	370c      	adds	r7, #12
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	e04a      	b.n	8008470 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d111      	bne.n	800840a <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f000 fd2c 	bl	8008e4c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d102      	bne.n	8008402 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a1e      	ldr	r2, [pc, #120]	; (8008478 <HAL_UART_Init+0xb0>)
 8008400:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2224      	movs	r2, #36	; 0x24
 800840e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68da      	ldr	r2, [r3, #12]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008420:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fff6 	bl	8009414 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	691a      	ldr	r2, [r3, #16]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008436:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	695a      	ldr	r2, [r3, #20]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008446:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68da      	ldr	r2, [r3, #12]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008456:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2220      	movs	r2, #32
 8008462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2220      	movs	r2, #32
 800846a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	3708      	adds	r7, #8
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	080038e1 	.word	0x080038e1

0800847c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800847c:	b480      	push	{r7}
 800847e:	b087      	sub	sp, #28
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	460b      	mov	r3, r1
 8008486:	607a      	str	r2, [r7, #4]
 8008488:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800848a:	2300      	movs	r3, #0
 800848c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d107      	bne.n	80084a4 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008498:	f043 0220 	orr.w	r2, r3, #32
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e08c      	b.n	80085be <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d101      	bne.n	80084b2 <HAL_UART_RegisterCallback+0x36>
 80084ae:	2302      	movs	r3, #2
 80084b0:	e085      	b.n	80085be <HAL_UART_RegisterCallback+0x142>
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	2b20      	cmp	r3, #32
 80084c4:	d151      	bne.n	800856a <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 80084c6:	7afb      	ldrb	r3, [r7, #11]
 80084c8:	2b0c      	cmp	r3, #12
 80084ca:	d845      	bhi.n	8008558 <HAL_UART_RegisterCallback+0xdc>
 80084cc:	a201      	add	r2, pc, #4	; (adr r2, 80084d4 <HAL_UART_RegisterCallback+0x58>)
 80084ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084d2:	bf00      	nop
 80084d4:	08008509 	.word	0x08008509
 80084d8:	08008511 	.word	0x08008511
 80084dc:	08008519 	.word	0x08008519
 80084e0:	08008521 	.word	0x08008521
 80084e4:	08008529 	.word	0x08008529
 80084e8:	08008531 	.word	0x08008531
 80084ec:	08008539 	.word	0x08008539
 80084f0:	08008541 	.word	0x08008541
 80084f4:	08008559 	.word	0x08008559
 80084f8:	08008559 	.word	0x08008559
 80084fc:	08008559 	.word	0x08008559
 8008500:	08008549 	.word	0x08008549
 8008504:	08008551 	.word	0x08008551
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800850e:	e051      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8008516:	e04d      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800851e:	e049      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8008526:	e045      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800852e:	e041      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8008536:	e03d      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800853e:	e039      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8008546:	e035      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800854e:	e031      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008556:	e02d      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800855c:	f043 0220 	orr.w	r2, r3, #32
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	75fb      	strb	r3, [r7, #23]
        break;
 8008568:	e024      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d116      	bne.n	80085a4 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8008576:	7afb      	ldrb	r3, [r7, #11]
 8008578:	2b0b      	cmp	r3, #11
 800857a:	d002      	beq.n	8008582 <HAL_UART_RegisterCallback+0x106>
 800857c:	2b0c      	cmp	r3, #12
 800857e:	d004      	beq.n	800858a <HAL_UART_RegisterCallback+0x10e>
 8008580:	e007      	b.n	8008592 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8008588:	e014      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008590:	e010      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008596:	f043 0220 	orr.w	r2, r3, #32
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	75fb      	strb	r3, [r7, #23]
        break;
 80085a2:	e007      	b.n	80085b4 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a8:	f043 0220 	orr.w	r2, r3, #32
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80085bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	371c      	adds	r7, #28
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr
 80085ca:	bf00      	nop

080085cc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	4613      	mov	r3, r2
 80085d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b20      	cmp	r3, #32
 80085e4:	d11d      	bne.n	8008622 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d002      	beq.n	80085f2 <HAL_UART_Receive_IT+0x26>
 80085ec:	88fb      	ldrh	r3, [r7, #6]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e016      	b.n	8008624 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d101      	bne.n	8008604 <HAL_UART_Receive_IT+0x38>
 8008600:	2302      	movs	r3, #2
 8008602:	e00f      	b.n	8008624 <HAL_UART_Receive_IT+0x58>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008612:	88fb      	ldrh	r3, [r7, #6]
 8008614:	461a      	mov	r2, r3
 8008616:	68b9      	ldr	r1, [r7, #8]
 8008618:	68f8      	ldr	r0, [r7, #12]
 800861a:	f000 fcf7 	bl	800900c <UART_Start_Receive_IT>
 800861e:	4603      	mov	r3, r0
 8008620:	e000      	b.n	8008624 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008622:	2302      	movs	r3, #2
  }
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b08c      	sub	sp, #48	; 0x30
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	4613      	mov	r3, r2
 8008638:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b20      	cmp	r3, #32
 8008644:	d165      	bne.n	8008712 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d002      	beq.n	8008652 <HAL_UART_Transmit_DMA+0x26>
 800864c:	88fb      	ldrh	r3, [r7, #6]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e05e      	b.n	8008714 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800865c:	2b01      	cmp	r3, #1
 800865e:	d101      	bne.n	8008664 <HAL_UART_Transmit_DMA+0x38>
 8008660:	2302      	movs	r3, #2
 8008662:	e057      	b.n	8008714 <HAL_UART_Transmit_DMA+0xe8>
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	88fa      	ldrh	r2, [r7, #6]
 8008676:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	88fa      	ldrh	r2, [r7, #6]
 800867c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2200      	movs	r2, #0
 8008682:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2221      	movs	r2, #33	; 0x21
 8008688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008690:	4a22      	ldr	r2, [pc, #136]	; (800871c <HAL_UART_Transmit_DMA+0xf0>)
 8008692:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008698:	4a21      	ldr	r2, [pc, #132]	; (8008720 <HAL_UART_Transmit_DMA+0xf4>)
 800869a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a0:	4a20      	ldr	r2, [pc, #128]	; (8008724 <HAL_UART_Transmit_DMA+0xf8>)
 80086a2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a8:	2200      	movs	r2, #0
 80086aa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80086ac:	f107 0308 	add.w	r3, r7, #8
 80086b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80086b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b8:	6819      	ldr	r1, [r3, #0]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3304      	adds	r3, #4
 80086c0:	461a      	mov	r2, r3
 80086c2:	88fb      	ldrh	r3, [r7, #6]
 80086c4:	f7fb fcd6 	bl	8004074 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086d0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3314      	adds	r3, #20
 80086e0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	e853 3f00 	ldrex	r3, [r3]
 80086e8:	617b      	str	r3, [r7, #20]
   return(result);
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3314      	adds	r3, #20
 80086f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80086fa:	627a      	str	r2, [r7, #36]	; 0x24
 80086fc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fe:	6a39      	ldr	r1, [r7, #32]
 8008700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008702:	e841 2300 	strex	r3, r2, [r1]
 8008706:	61fb      	str	r3, [r7, #28]
   return(result);
 8008708:	69fb      	ldr	r3, [r7, #28]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d1e5      	bne.n	80086da <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800870e:	2300      	movs	r3, #0
 8008710:	e000      	b.n	8008714 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008712:	2302      	movs	r3, #2
  }
}
 8008714:	4618      	mov	r0, r3
 8008716:	3730      	adds	r7, #48	; 0x30
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}
 800871c:	08008ebd 	.word	0x08008ebd
 8008720:	08008f59 	.word	0x08008f59
 8008724:	08008f77 	.word	0x08008f77

08008728 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b09a      	sub	sp, #104	; 0x68
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	330c      	adds	r3, #12
 8008736:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800873a:	e853 3f00 	ldrex	r3, [r3]
 800873e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008740:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008742:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008746:	667b      	str	r3, [r7, #100]	; 0x64
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	330c      	adds	r3, #12
 800874e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008750:	657a      	str	r2, [r7, #84]	; 0x54
 8008752:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008754:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008756:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008758:	e841 2300 	strex	r3, r2, [r1]
 800875c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800875e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1e5      	bne.n	8008730 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	3314      	adds	r3, #20
 800876a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800876e:	e853 3f00 	ldrex	r3, [r3]
 8008772:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008776:	f023 0301 	bic.w	r3, r3, #1
 800877a:	663b      	str	r3, [r7, #96]	; 0x60
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	3314      	adds	r3, #20
 8008782:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008784:	643a      	str	r2, [r7, #64]	; 0x40
 8008786:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008788:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800878a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800878c:	e841 2300 	strex	r3, r2, [r1]
 8008790:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1e5      	bne.n	8008764 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800879c:	2b01      	cmp	r3, #1
 800879e:	d119      	bne.n	80087d4 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	330c      	adds	r3, #12
 80087a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	6a3b      	ldr	r3, [r7, #32]
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	f023 0310 	bic.w	r3, r3, #16
 80087b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	330c      	adds	r3, #12
 80087be:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e5      	bne.n	80087a0 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	695b      	ldr	r3, [r3, #20]
 80087da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087de:	2b40      	cmp	r3, #64	; 0x40
 80087e0:	d136      	bne.n	8008850 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	3314      	adds	r3, #20
 80087e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	e853 3f00 	ldrex	r3, [r3]
 80087f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3314      	adds	r3, #20
 8008800:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008802:	61ba      	str	r2, [r7, #24]
 8008804:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008806:	6979      	ldr	r1, [r7, #20]
 8008808:	69ba      	ldr	r2, [r7, #24]
 800880a:	e841 2300 	strex	r3, r2, [r1]
 800880e:	613b      	str	r3, [r7, #16]
   return(result);
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d1e5      	bne.n	80087e2 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881a:	2b00      	cmp	r3, #0
 800881c:	d018      	beq.n	8008850 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008822:	2200      	movs	r2, #0
 8008824:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800882a:	4618      	mov	r0, r3
 800882c:	f7fb fc7a 	bl	8004124 <HAL_DMA_Abort>
 8008830:	4603      	mov	r3, r0
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00c      	beq.n	8008850 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800883a:	4618      	mov	r0, r3
 800883c:	f7fb fe8e 	bl	800455c <HAL_DMA_GetError>
 8008840:	4603      	mov	r3, r0
 8008842:	2b20      	cmp	r3, #32
 8008844:	d104      	bne.n	8008850 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2210      	movs	r2, #16
 800884a:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800884c:	2303      	movs	r3, #3
 800884e:	e00a      	b.n	8008866 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2220      	movs	r2, #32
 800885a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3768      	adds	r7, #104	; 0x68
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
	...

08008870 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b0ba      	sub	sp, #232	; 0xe8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008896:	2300      	movs	r3, #0
 8008898:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800889c:	2300      	movs	r3, #0
 800889e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088a6:	f003 030f 	and.w	r3, r3, #15
 80088aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80088ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10f      	bne.n	80088d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088ba:	f003 0320 	and.w	r3, r3, #32
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d009      	beq.n	80088d6 <HAL_UART_IRQHandler+0x66>
 80088c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088c6:	f003 0320 	and.w	r3, r3, #32
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 fce3 	bl	800929a <UART_Receive_IT>
      return;
 80088d4:	e25b      	b.n	8008d8e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80088d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 80e1 	beq.w	8008aa2 <HAL_UART_IRQHandler+0x232>
 80088e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088e4:	f003 0301 	and.w	r3, r3, #1
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d106      	bne.n	80088fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80088ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f000 80d4 	beq.w	8008aa2 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80088fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00b      	beq.n	800891e <HAL_UART_IRQHandler+0xae>
 8008906:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800890a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800890e:	2b00      	cmp	r3, #0
 8008910:	d005      	beq.n	800891e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008916:	f043 0201 	orr.w	r2, r3, #1
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800891e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008922:	f003 0304 	and.w	r3, r3, #4
 8008926:	2b00      	cmp	r3, #0
 8008928:	d00b      	beq.n	8008942 <HAL_UART_IRQHandler+0xd2>
 800892a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800892e:	f003 0301 	and.w	r3, r3, #1
 8008932:	2b00      	cmp	r3, #0
 8008934:	d005      	beq.n	8008942 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800893a:	f043 0202 	orr.w	r2, r3, #2
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b00      	cmp	r3, #0
 800894c:	d00b      	beq.n	8008966 <HAL_UART_IRQHandler+0xf6>
 800894e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008952:	f003 0301 	and.w	r3, r3, #1
 8008956:	2b00      	cmp	r3, #0
 8008958:	d005      	beq.n	8008966 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	f043 0204 	orr.w	r2, r3, #4
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800896a:	f003 0308 	and.w	r3, r3, #8
 800896e:	2b00      	cmp	r3, #0
 8008970:	d011      	beq.n	8008996 <HAL_UART_IRQHandler+0x126>
 8008972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008976:	f003 0320 	and.w	r3, r3, #32
 800897a:	2b00      	cmp	r3, #0
 800897c:	d105      	bne.n	800898a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800897e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008982:	f003 0301 	and.w	r3, r3, #1
 8008986:	2b00      	cmp	r3, #0
 8008988:	d005      	beq.n	8008996 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898e:	f043 0208 	orr.w	r2, r3, #8
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 81f2 	beq.w	8008d84 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089a4:	f003 0320 	and.w	r3, r3, #32
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d008      	beq.n	80089be <HAL_UART_IRQHandler+0x14e>
 80089ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089b0:	f003 0320 	and.w	r3, r3, #32
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d002      	beq.n	80089be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 fc6e 	bl	800929a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c8:	2b40      	cmp	r3, #64	; 0x40
 80089ca:	bf0c      	ite	eq
 80089cc:	2301      	moveq	r3, #1
 80089ce:	2300      	movne	r3, #0
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	f003 0308 	and.w	r3, r3, #8
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d103      	bne.n	80089ea <HAL_UART_IRQHandler+0x17a>
 80089e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d051      	beq.n	8008a8e <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 fb74 	bl	80090d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089fa:	2b40      	cmp	r3, #64	; 0x40
 80089fc:	d142      	bne.n	8008a84 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	3314      	adds	r3, #20
 8008a04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008a0c:	e853 3f00 	ldrex	r3, [r3]
 8008a10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3314      	adds	r3, #20
 8008a26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008a2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008a36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008a3a:	e841 2300 	strex	r3, r2, [r1]
 8008a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008a42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d1d9      	bne.n	80089fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d013      	beq.n	8008a7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a56:	4a7f      	ldr	r2, [pc, #508]	; (8008c54 <HAL_UART_IRQHandler+0x3e4>)
 8008a58:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7fb fbd0 	bl	8004204 <HAL_DMA_Abort_IT>
 8008a64:	4603      	mov	r3, r0
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d019      	beq.n	8008a9e <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a74:	4610      	mov	r0, r2
 8008a76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a78:	e011      	b.n	8008a9e <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a82:	e00c      	b.n	8008a9e <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a8c:	e007      	b.n	8008a9e <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008a9c:	e172      	b.n	8008d84 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a9e:	bf00      	nop
    return;
 8008aa0:	e170      	b.n	8008d84 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	f040 814c 	bne.w	8008d44 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ab0:	f003 0310 	and.w	r3, r3, #16
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f000 8145 	beq.w	8008d44 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008abe:	f003 0310 	and.w	r3, r3, #16
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	f000 813e 	beq.w	8008d44 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ac8:	2300      	movs	r3, #0
 8008aca:	60bb      	str	r3, [r7, #8]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	60bb      	str	r3, [r7, #8]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	60bb      	str	r3, [r7, #8]
 8008adc:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	695b      	ldr	r3, [r3, #20]
 8008ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ae8:	2b40      	cmp	r3, #64	; 0x40
 8008aea:	f040 80b5 	bne.w	8008c58 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008afa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f000 8142 	beq.w	8008d88 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	f080 813b 	bcs.w	8008d88 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b18:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1e:	69db      	ldr	r3, [r3, #28]
 8008b20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b24:	f000 8088 	beq.w	8008c38 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	330c      	adds	r3, #12
 8008b2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b36:	e853 3f00 	ldrex	r3, [r3]
 8008b3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008b3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b46:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	330c      	adds	r3, #12
 8008b50:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008b54:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008b58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008b60:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008b64:	e841 2300 	strex	r3, r2, [r1]
 8008b68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008b6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1d9      	bne.n	8008b28 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	3314      	adds	r3, #20
 8008b7a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b7e:	e853 3f00 	ldrex	r3, [r3]
 8008b82:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008b84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b86:	f023 0301 	bic.w	r3, r3, #1
 8008b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	3314      	adds	r3, #20
 8008b94:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008b98:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008b9c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008ba0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ba4:	e841 2300 	strex	r3, r2, [r1]
 8008ba8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008baa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e1      	bne.n	8008b74 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3314      	adds	r3, #20
 8008bb6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008bba:	e853 3f00 	ldrex	r3, [r3]
 8008bbe:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008bc0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	3314      	adds	r3, #20
 8008bd0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008bd4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008bd6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008bda:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008bdc:	e841 2300 	strex	r3, r2, [r1]
 8008be0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008be2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d1e3      	bne.n	8008bb0 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2220      	movs	r2, #32
 8008bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	330c      	adds	r3, #12
 8008bfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c00:	e853 3f00 	ldrex	r3, [r3]
 8008c04:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c08:	f023 0310 	bic.w	r3, r3, #16
 8008c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	330c      	adds	r3, #12
 8008c16:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008c1a:	65ba      	str	r2, [r7, #88]	; 0x58
 8008c1c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c22:	e841 2300 	strex	r3, r2, [r1]
 8008c26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008c28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d1e3      	bne.n	8008bf6 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c32:	4618      	mov	r0, r3
 8008c34:	f7fb fa76 	bl	8004124 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8008c44:	b292      	uxth	r2, r2
 8008c46:	1a8a      	subs	r2, r1, r2
 8008c48:	b292      	uxth	r2, r2
 8008c4a:	4611      	mov	r1, r2
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c50:	e09a      	b.n	8008d88 <HAL_UART_IRQHandler+0x518>
 8008c52:	bf00      	nop
 8008c54:	0800919f 	.word	0x0800919f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	1ad3      	subs	r3, r2, r3
 8008c64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	f000 808c 	beq.w	8008d8c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008c74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	f000 8087 	beq.w	8008d8c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	330c      	adds	r3, #12
 8008c84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c88:	e853 3f00 	ldrex	r3, [r3]
 8008c8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	330c      	adds	r3, #12
 8008c9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008ca2:	647a      	str	r2, [r7, #68]	; 0x44
 8008ca4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ca8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008caa:	e841 2300 	strex	r3, r2, [r1]
 8008cae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008cb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d1e3      	bne.n	8008c7e <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3314      	adds	r3, #20
 8008cbc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	623b      	str	r3, [r7, #32]
   return(result);
 8008cc6:	6a3b      	ldr	r3, [r7, #32]
 8008cc8:	f023 0301 	bic.w	r3, r3, #1
 8008ccc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3314      	adds	r3, #20
 8008cd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008cda:	633a      	str	r2, [r7, #48]	; 0x30
 8008cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ce2:	e841 2300 	strex	r3, r2, [r1]
 8008ce6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d1e3      	bne.n	8008cb6 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2220      	movs	r2, #32
 8008cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	330c      	adds	r3, #12
 8008d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	e853 3f00 	ldrex	r3, [r3]
 8008d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 0310 	bic.w	r3, r3, #16
 8008d12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	330c      	adds	r3, #12
 8008d1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008d20:	61fa      	str	r2, [r7, #28]
 8008d22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	69b9      	ldr	r1, [r7, #24]
 8008d26:	69fa      	ldr	r2, [r7, #28]
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e3      	bne.n	8008cfc <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d38:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d42:	e023      	b.n	8008d8c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d009      	beq.n	8008d64 <HAL_UART_IRQHandler+0x4f4>
 8008d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d003      	beq.n	8008d64 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f000 fa33 	bl	80091c8 <UART_Transmit_IT>
    return;
 8008d62:	e014      	b.n	8008d8e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d00e      	beq.n	8008d8e <HAL_UART_IRQHandler+0x51e>
 8008d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d008      	beq.n	8008d8e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fa73 	bl	8009268 <UART_EndTransmit_IT>
    return;
 8008d82:	e004      	b.n	8008d8e <HAL_UART_IRQHandler+0x51e>
    return;
 8008d84:	bf00      	nop
 8008d86:	e002      	b.n	8008d8e <HAL_UART_IRQHandler+0x51e>
      return;
 8008d88:	bf00      	nop
 8008d8a:	e000      	b.n	8008d8e <HAL_UART_IRQHandler+0x51e>
      return;
 8008d8c:	bf00      	nop
  }
}
 8008d8e:	37e8      	adds	r7, #232	; 0xe8
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b083      	sub	sp, #12
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008d9c:	bf00      	nop
 8008d9e:	370c      	adds	r7, #12
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr

08008da8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b083      	sub	sp, #12
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008db0:	bf00      	nop
 8008db2:	370c      	adds	r7, #12
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008dc4:	bf00      	nop
 8008dc6:	370c      	adds	r7, #12
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008dd8:	bf00      	nop
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008dec:	bf00      	nop
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008e00:	bf00      	nop
 8008e02:	370c      	adds	r7, #12
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a10      	ldr	r2, [pc, #64]	; (8008e98 <UART_InitCallbacksToDefault+0x4c>)
 8008e58:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a0f      	ldr	r2, [pc, #60]	; (8008e9c <UART_InitCallbacksToDefault+0x50>)
 8008e5e:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a0f      	ldr	r2, [pc, #60]	; (8008ea0 <UART_InitCallbacksToDefault+0x54>)
 8008e64:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a0e      	ldr	r2, [pc, #56]	; (8008ea4 <UART_InitCallbacksToDefault+0x58>)
 8008e6a:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a0e      	ldr	r2, [pc, #56]	; (8008ea8 <UART_InitCallbacksToDefault+0x5c>)
 8008e70:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a0d      	ldr	r2, [pc, #52]	; (8008eac <UART_InitCallbacksToDefault+0x60>)
 8008e76:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	4a0d      	ldr	r2, [pc, #52]	; (8008eb0 <UART_InitCallbacksToDefault+0x64>)
 8008e7c:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a0c      	ldr	r2, [pc, #48]	; (8008eb4 <UART_InitCallbacksToDefault+0x68>)
 8008e82:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a0c      	ldr	r2, [pc, #48]	; (8008eb8 <UART_InitCallbacksToDefault+0x6c>)
 8008e88:	669a      	str	r2, [r3, #104]	; 0x68

}
 8008e8a:	bf00      	nop
 8008e8c:	370c      	adds	r7, #12
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	08008da9 	.word	0x08008da9
 8008e9c:	08008d95 	.word	0x08008d95
 8008ea0:	08008dd1 	.word	0x08008dd1
 8008ea4:	08008dbd 	.word	0x08008dbd
 8008ea8:	08008de5 	.word	0x08008de5
 8008eac:	08008df9 	.word	0x08008df9
 8008eb0:	08008e0d 	.word	0x08008e0d
 8008eb4:	08008e21 	.word	0x08008e21
 8008eb8:	08008e35 	.word	0x08008e35

08008ebc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b090      	sub	sp, #64	; 0x40
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ec8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d137      	bne.n	8008f48 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eda:	2200      	movs	r2, #0
 8008edc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3314      	adds	r3, #20
 8008ee4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	623b      	str	r3, [r7, #32]
   return(result);
 8008eee:	6a3b      	ldr	r3, [r7, #32]
 8008ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ef4:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3314      	adds	r3, #20
 8008efc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008efe:	633a      	str	r2, [r7, #48]	; 0x30
 8008f00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f06:	e841 2300 	strex	r3, r2, [r1]
 8008f0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1e5      	bne.n	8008ede <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	330c      	adds	r3, #12
 8008f18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f28:	637b      	str	r3, [r7, #52]	; 0x34
 8008f2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	330c      	adds	r3, #12
 8008f30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f32:	61fa      	str	r2, [r7, #28]
 8008f34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	69b9      	ldr	r1, [r7, #24]
 8008f38:	69fa      	ldr	r2, [r7, #28]
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	617b      	str	r3, [r7, #20]
   return(result);
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e5      	bne.n	8008f12 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f46:	e003      	b.n	8008f50 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8008f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f4c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008f4e:	4798      	blx	r3
}
 8008f50:	bf00      	nop
 8008f52:	3740      	adds	r7, #64	; 0x40
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f64:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f6a:	68f8      	ldr	r0, [r7, #12]
 8008f6c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f6e:	bf00      	nop
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}

08008f76 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f76:	b580      	push	{r7, lr}
 8008f78:	b084      	sub	sp, #16
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f86:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f92:	2b80      	cmp	r3, #128	; 0x80
 8008f94:	bf0c      	ite	eq
 8008f96:	2301      	moveq	r3, #1
 8008f98:	2300      	movne	r3, #0
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	2b21      	cmp	r3, #33	; 0x21
 8008fa8:	d108      	bne.n	8008fbc <UART_DMAError+0x46>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d005      	beq.n	8008fbc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008fb6:	68b8      	ldr	r0, [r7, #8]
 8008fb8:	f000 f866 	bl	8009088 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	695b      	ldr	r3, [r3, #20]
 8008fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fc6:	2b40      	cmp	r3, #64	; 0x40
 8008fc8:	bf0c      	ite	eq
 8008fca:	2301      	moveq	r3, #1
 8008fcc:	2300      	movne	r3, #0
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	2b22      	cmp	r3, #34	; 0x22
 8008fdc:	d108      	bne.n	8008ff0 <UART_DMAError+0x7a>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d005      	beq.n	8008ff0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008fea:	68b8      	ldr	r0, [r7, #8]
 8008fec:	f000 f874 	bl	80090d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ff4:	f043 0210 	orr.w	r2, r3, #16
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009000:	68b8      	ldr	r0, [r7, #8]
 8009002:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009004:	bf00      	nop
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	4613      	mov	r3, r2
 8009018:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	68ba      	ldr	r2, [r7, #8]
 800901e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	88fa      	ldrh	r2, [r7, #6]
 8009024:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	88fa      	ldrh	r2, [r7, #6]
 800902a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2200      	movs	r2, #0
 8009030:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2222      	movs	r2, #34	; 0x22
 8009036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d007      	beq.n	800905a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	68da      	ldr	r2, [r3, #12]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009058:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	695a      	ldr	r2, [r3, #20]
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f042 0201 	orr.w	r2, r2, #1
 8009068:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	68da      	ldr	r2, [r3, #12]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f042 0220 	orr.w	r2, r2, #32
 8009078:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3714      	adds	r7, #20
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009088:	b480      	push	{r7}
 800908a:	b089      	sub	sp, #36	; 0x24
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	330c      	adds	r3, #12
 8009096:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	e853 3f00 	ldrex	r3, [r3]
 800909e:	60bb      	str	r3, [r7, #8]
   return(result);
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80090a6:	61fb      	str	r3, [r7, #28]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	330c      	adds	r3, #12
 80090ae:	69fa      	ldr	r2, [r7, #28]
 80090b0:	61ba      	str	r2, [r7, #24]
 80090b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b4:	6979      	ldr	r1, [r7, #20]
 80090b6:	69ba      	ldr	r2, [r7, #24]
 80090b8:	e841 2300 	strex	r3, r2, [r1]
 80090bc:	613b      	str	r3, [r7, #16]
   return(result);
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d1e5      	bne.n	8009090 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2220      	movs	r2, #32
 80090c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80090cc:	bf00      	nop
 80090ce:	3724      	adds	r7, #36	; 0x24
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090d8:	b480      	push	{r7}
 80090da:	b095      	sub	sp, #84	; 0x54
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	330c      	adds	r3, #12
 80090e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090ea:	e853 3f00 	ldrex	r3, [r3]
 80090ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80090f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80090f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	330c      	adds	r3, #12
 80090fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009100:	643a      	str	r2, [r7, #64]	; 0x40
 8009102:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009104:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009106:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009108:	e841 2300 	strex	r3, r2, [r1]
 800910c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800910e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1e5      	bne.n	80090e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	3314      	adds	r3, #20
 800911a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911c:	6a3b      	ldr	r3, [r7, #32]
 800911e:	e853 3f00 	ldrex	r3, [r3]
 8009122:	61fb      	str	r3, [r7, #28]
   return(result);
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	f023 0301 	bic.w	r3, r3, #1
 800912a:	64bb      	str	r3, [r7, #72]	; 0x48
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	3314      	adds	r3, #20
 8009132:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009134:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009136:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009138:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800913a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800913c:	e841 2300 	strex	r3, r2, [r1]
 8009140:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009144:	2b00      	cmp	r3, #0
 8009146:	d1e5      	bne.n	8009114 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800914c:	2b01      	cmp	r3, #1
 800914e:	d119      	bne.n	8009184 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	330c      	adds	r3, #12
 8009156:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	e853 3f00 	ldrex	r3, [r3]
 800915e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	f023 0310 	bic.w	r3, r3, #16
 8009166:	647b      	str	r3, [r7, #68]	; 0x44
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	330c      	adds	r3, #12
 800916e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009170:	61ba      	str	r2, [r7, #24]
 8009172:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009174:	6979      	ldr	r1, [r7, #20]
 8009176:	69ba      	ldr	r2, [r7, #24]
 8009178:	e841 2300 	strex	r3, r2, [r1]
 800917c:	613b      	str	r3, [r7, #16]
   return(result);
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1e5      	bne.n	8009150 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2220      	movs	r2, #32
 8009188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009192:	bf00      	nop
 8009194:	3754      	adds	r7, #84	; 0x54
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800919e:	b580      	push	{r7, lr}
 80091a0:	b084      	sub	sp, #16
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2200      	movs	r2, #0
 80091b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091bc:	68f8      	ldr	r0, [r7, #12]
 80091be:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091c0:	bf00      	nop
 80091c2:	3710      	adds	r7, #16
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}

080091c8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	2b21      	cmp	r3, #33	; 0x21
 80091da:	d13e      	bne.n	800925a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091e4:	d114      	bne.n	8009210 <UART_Transmit_IT+0x48>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d110      	bne.n	8009210 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a1b      	ldr	r3, [r3, #32]
 80091f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	881b      	ldrh	r3, [r3, #0]
 80091f8:	461a      	mov	r2, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009202:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6a1b      	ldr	r3, [r3, #32]
 8009208:	1c9a      	adds	r2, r3, #2
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	621a      	str	r2, [r3, #32]
 800920e:	e008      	b.n	8009222 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6a1b      	ldr	r3, [r3, #32]
 8009214:	1c59      	adds	r1, r3, #1
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	6211      	str	r1, [r2, #32]
 800921a:	781a      	ldrb	r2, [r3, #0]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009226:	b29b      	uxth	r3, r3
 8009228:	3b01      	subs	r3, #1
 800922a:	b29b      	uxth	r3, r3
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	4619      	mov	r1, r3
 8009230:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009232:	2b00      	cmp	r3, #0
 8009234:	d10f      	bne.n	8009256 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	68da      	ldr	r2, [r3, #12]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009244:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	68da      	ldr	r2, [r3, #12]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009254:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	e000      	b.n	800925c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800925a:	2302      	movs	r3, #2
  }
}
 800925c:	4618      	mov	r0, r3
 800925e:	3714      	adds	r7, #20
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	68da      	ldr	r2, [r3, #12]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800927e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2220      	movs	r2, #32
 8009284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009290:	2300      	movs	r3, #0
}
 8009292:	4618      	mov	r0, r3
 8009294:	3708      	adds	r7, #8
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800929a:	b580      	push	{r7, lr}
 800929c:	b08c      	sub	sp, #48	; 0x30
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b22      	cmp	r3, #34	; 0x22
 80092ac:	f040 80ad 	bne.w	800940a <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092b8:	d117      	bne.n	80092ea <UART_Receive_IT+0x50>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d113      	bne.n	80092ea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ca:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092d8:	b29a      	uxth	r2, r3
 80092da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092dc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e2:	1c9a      	adds	r2, r3, #2
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	629a      	str	r2, [r3, #40]	; 0x28
 80092e8:	e026      	b.n	8009338 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80092f0:	2300      	movs	r3, #0
 80092f2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092fc:	d007      	beq.n	800930e <UART_Receive_IT+0x74>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d10a      	bne.n	800931c <UART_Receive_IT+0x82>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d106      	bne.n	800931c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	b2da      	uxtb	r2, r3
 8009316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009318:	701a      	strb	r2, [r3, #0]
 800931a:	e008      	b.n	800932e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	b2db      	uxtb	r3, r3
 8009324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009328:	b2da      	uxtb	r2, r3
 800932a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800932c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009332:	1c5a      	adds	r2, r3, #1
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800933c:	b29b      	uxth	r3, r3
 800933e:	3b01      	subs	r3, #1
 8009340:	b29b      	uxth	r3, r3
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	4619      	mov	r1, r3
 8009346:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009348:	2b00      	cmp	r3, #0
 800934a:	d15c      	bne.n	8009406 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	68da      	ldr	r2, [r3, #12]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f022 0220 	bic.w	r2, r2, #32
 800935a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	68da      	ldr	r2, [r3, #12]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800936a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	695a      	ldr	r2, [r3, #20]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f022 0201 	bic.w	r2, r2, #1
 800937a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2220      	movs	r2, #32
 8009380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009388:	2b01      	cmp	r3, #1
 800938a:	d136      	bne.n	80093fa <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2200      	movs	r2, #0
 8009390:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	330c      	adds	r3, #12
 8009398:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	e853 3f00 	ldrex	r3, [r3]
 80093a0:	613b      	str	r3, [r7, #16]
   return(result);
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	f023 0310 	bic.w	r3, r3, #16
 80093a8:	627b      	str	r3, [r7, #36]	; 0x24
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	330c      	adds	r3, #12
 80093b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093b2:	623a      	str	r2, [r7, #32]
 80093b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b6:	69f9      	ldr	r1, [r7, #28]
 80093b8:	6a3a      	ldr	r2, [r7, #32]
 80093ba:	e841 2300 	strex	r3, r2, [r1]
 80093be:	61bb      	str	r3, [r7, #24]
   return(result);
 80093c0:	69bb      	ldr	r3, [r7, #24]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d1e5      	bne.n	8009392 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 0310 	and.w	r3, r3, #16
 80093d0:	2b10      	cmp	r3, #16
 80093d2:	d10a      	bne.n	80093ea <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093d4:	2300      	movs	r3, #0
 80093d6:	60fb      	str	r3, [r7, #12]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	60fb      	str	r3, [r7, #12]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	685b      	ldr	r3, [r3, #4]
 80093e6:	60fb      	str	r3, [r7, #12]
 80093e8:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80093f2:	4611      	mov	r1, r2
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	4798      	blx	r3
 80093f8:	e003      	b.n	8009402 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009402:	2300      	movs	r3, #0
 8009404:	e002      	b.n	800940c <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 8009406:	2300      	movs	r3, #0
 8009408:	e000      	b.n	800940c <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800940a:	2302      	movs	r3, #2
  }
}
 800940c:	4618      	mov	r0, r3
 800940e:	3730      	adds	r7, #48	; 0x30
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009418:	b0c0      	sub	sp, #256	; 0x100
 800941a:	af00      	add	r7, sp, #0
 800941c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800942c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009430:	68d9      	ldr	r1, [r3, #12]
 8009432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009436:	681a      	ldr	r2, [r3, #0]
 8009438:	ea40 0301 	orr.w	r3, r0, r1
 800943c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800943e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009442:	689a      	ldr	r2, [r3, #8]
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009448:	691b      	ldr	r3, [r3, #16]
 800944a:	431a      	orrs	r2, r3
 800944c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	431a      	orrs	r2, r3
 8009454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009458:	69db      	ldr	r3, [r3, #28]
 800945a:	4313      	orrs	r3, r2
 800945c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800946c:	f021 010c 	bic.w	r1, r1, #12
 8009470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800947a:	430b      	orrs	r3, r1
 800947c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800947e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800948a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800948e:	6999      	ldr	r1, [r3, #24]
 8009490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	ea40 0301 	orr.w	r3, r0, r1
 800949a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800949c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	4b8f      	ldr	r3, [pc, #572]	; (80096e0 <UART_SetConfig+0x2cc>)
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d005      	beq.n	80094b4 <UART_SetConfig+0xa0>
 80094a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	4b8d      	ldr	r3, [pc, #564]	; (80096e4 <UART_SetConfig+0x2d0>)
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d104      	bne.n	80094be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80094b4:	f7fc ff26 	bl	8006304 <HAL_RCC_GetPCLK2Freq>
 80094b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80094bc:	e003      	b.n	80094c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80094be:	f7fc ff0d 	bl	80062dc <HAL_RCC_GetPCLK1Freq>
 80094c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094ca:	69db      	ldr	r3, [r3, #28]
 80094cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094d0:	f040 810c 	bne.w	80096ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80094d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094d8:	2200      	movs	r2, #0
 80094da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80094de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80094e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80094e6:	4622      	mov	r2, r4
 80094e8:	462b      	mov	r3, r5
 80094ea:	1891      	adds	r1, r2, r2
 80094ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80094ee:	415b      	adcs	r3, r3
 80094f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80094f6:	4621      	mov	r1, r4
 80094f8:	eb12 0801 	adds.w	r8, r2, r1
 80094fc:	4629      	mov	r1, r5
 80094fe:	eb43 0901 	adc.w	r9, r3, r1
 8009502:	f04f 0200 	mov.w	r2, #0
 8009506:	f04f 0300 	mov.w	r3, #0
 800950a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800950e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009512:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009516:	4690      	mov	r8, r2
 8009518:	4699      	mov	r9, r3
 800951a:	4623      	mov	r3, r4
 800951c:	eb18 0303 	adds.w	r3, r8, r3
 8009520:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009524:	462b      	mov	r3, r5
 8009526:	eb49 0303 	adc.w	r3, r9, r3
 800952a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800952e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800953a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800953e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009542:	460b      	mov	r3, r1
 8009544:	18db      	adds	r3, r3, r3
 8009546:	653b      	str	r3, [r7, #80]	; 0x50
 8009548:	4613      	mov	r3, r2
 800954a:	eb42 0303 	adc.w	r3, r2, r3
 800954e:	657b      	str	r3, [r7, #84]	; 0x54
 8009550:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009554:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009558:	f7f7 fafa 	bl	8000b50 <__aeabi_uldivmod>
 800955c:	4602      	mov	r2, r0
 800955e:	460b      	mov	r3, r1
 8009560:	4b61      	ldr	r3, [pc, #388]	; (80096e8 <UART_SetConfig+0x2d4>)
 8009562:	fba3 2302 	umull	r2, r3, r3, r2
 8009566:	095b      	lsrs	r3, r3, #5
 8009568:	011c      	lsls	r4, r3, #4
 800956a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800956e:	2200      	movs	r2, #0
 8009570:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009574:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009578:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800957c:	4642      	mov	r2, r8
 800957e:	464b      	mov	r3, r9
 8009580:	1891      	adds	r1, r2, r2
 8009582:	64b9      	str	r1, [r7, #72]	; 0x48
 8009584:	415b      	adcs	r3, r3
 8009586:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009588:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800958c:	4641      	mov	r1, r8
 800958e:	eb12 0a01 	adds.w	sl, r2, r1
 8009592:	4649      	mov	r1, r9
 8009594:	eb43 0b01 	adc.w	fp, r3, r1
 8009598:	f04f 0200 	mov.w	r2, #0
 800959c:	f04f 0300 	mov.w	r3, #0
 80095a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80095a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80095a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80095ac:	4692      	mov	sl, r2
 80095ae:	469b      	mov	fp, r3
 80095b0:	4643      	mov	r3, r8
 80095b2:	eb1a 0303 	adds.w	r3, sl, r3
 80095b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80095ba:	464b      	mov	r3, r9
 80095bc:	eb4b 0303 	adc.w	r3, fp, r3
 80095c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80095c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80095d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80095d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80095d8:	460b      	mov	r3, r1
 80095da:	18db      	adds	r3, r3, r3
 80095dc:	643b      	str	r3, [r7, #64]	; 0x40
 80095de:	4613      	mov	r3, r2
 80095e0:	eb42 0303 	adc.w	r3, r2, r3
 80095e4:	647b      	str	r3, [r7, #68]	; 0x44
 80095e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80095ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80095ee:	f7f7 faaf 	bl	8000b50 <__aeabi_uldivmod>
 80095f2:	4602      	mov	r2, r0
 80095f4:	460b      	mov	r3, r1
 80095f6:	4611      	mov	r1, r2
 80095f8:	4b3b      	ldr	r3, [pc, #236]	; (80096e8 <UART_SetConfig+0x2d4>)
 80095fa:	fba3 2301 	umull	r2, r3, r3, r1
 80095fe:	095b      	lsrs	r3, r3, #5
 8009600:	2264      	movs	r2, #100	; 0x64
 8009602:	fb02 f303 	mul.w	r3, r2, r3
 8009606:	1acb      	subs	r3, r1, r3
 8009608:	00db      	lsls	r3, r3, #3
 800960a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800960e:	4b36      	ldr	r3, [pc, #216]	; (80096e8 <UART_SetConfig+0x2d4>)
 8009610:	fba3 2302 	umull	r2, r3, r3, r2
 8009614:	095b      	lsrs	r3, r3, #5
 8009616:	005b      	lsls	r3, r3, #1
 8009618:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800961c:	441c      	add	r4, r3
 800961e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009622:	2200      	movs	r2, #0
 8009624:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009628:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800962c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009630:	4642      	mov	r2, r8
 8009632:	464b      	mov	r3, r9
 8009634:	1891      	adds	r1, r2, r2
 8009636:	63b9      	str	r1, [r7, #56]	; 0x38
 8009638:	415b      	adcs	r3, r3
 800963a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800963c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009640:	4641      	mov	r1, r8
 8009642:	1851      	adds	r1, r2, r1
 8009644:	6339      	str	r1, [r7, #48]	; 0x30
 8009646:	4649      	mov	r1, r9
 8009648:	414b      	adcs	r3, r1
 800964a:	637b      	str	r3, [r7, #52]	; 0x34
 800964c:	f04f 0200 	mov.w	r2, #0
 8009650:	f04f 0300 	mov.w	r3, #0
 8009654:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009658:	4659      	mov	r1, fp
 800965a:	00cb      	lsls	r3, r1, #3
 800965c:	4651      	mov	r1, sl
 800965e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009662:	4651      	mov	r1, sl
 8009664:	00ca      	lsls	r2, r1, #3
 8009666:	4610      	mov	r0, r2
 8009668:	4619      	mov	r1, r3
 800966a:	4603      	mov	r3, r0
 800966c:	4642      	mov	r2, r8
 800966e:	189b      	adds	r3, r3, r2
 8009670:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009674:	464b      	mov	r3, r9
 8009676:	460a      	mov	r2, r1
 8009678:	eb42 0303 	adc.w	r3, r2, r3
 800967c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800968c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009690:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009694:	460b      	mov	r3, r1
 8009696:	18db      	adds	r3, r3, r3
 8009698:	62bb      	str	r3, [r7, #40]	; 0x28
 800969a:	4613      	mov	r3, r2
 800969c:	eb42 0303 	adc.w	r3, r2, r3
 80096a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80096a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80096a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80096aa:	f7f7 fa51 	bl	8000b50 <__aeabi_uldivmod>
 80096ae:	4602      	mov	r2, r0
 80096b0:	460b      	mov	r3, r1
 80096b2:	4b0d      	ldr	r3, [pc, #52]	; (80096e8 <UART_SetConfig+0x2d4>)
 80096b4:	fba3 1302 	umull	r1, r3, r3, r2
 80096b8:	095b      	lsrs	r3, r3, #5
 80096ba:	2164      	movs	r1, #100	; 0x64
 80096bc:	fb01 f303 	mul.w	r3, r1, r3
 80096c0:	1ad3      	subs	r3, r2, r3
 80096c2:	00db      	lsls	r3, r3, #3
 80096c4:	3332      	adds	r3, #50	; 0x32
 80096c6:	4a08      	ldr	r2, [pc, #32]	; (80096e8 <UART_SetConfig+0x2d4>)
 80096c8:	fba2 2303 	umull	r2, r3, r2, r3
 80096cc:	095b      	lsrs	r3, r3, #5
 80096ce:	f003 0207 	and.w	r2, r3, #7
 80096d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4422      	add	r2, r4
 80096da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096dc:	e105      	b.n	80098ea <UART_SetConfig+0x4d6>
 80096de:	bf00      	nop
 80096e0:	40011000 	.word	0x40011000
 80096e4:	40011400 	.word	0x40011400
 80096e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80096f0:	2200      	movs	r2, #0
 80096f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80096f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80096fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80096fe:	4642      	mov	r2, r8
 8009700:	464b      	mov	r3, r9
 8009702:	1891      	adds	r1, r2, r2
 8009704:	6239      	str	r1, [r7, #32]
 8009706:	415b      	adcs	r3, r3
 8009708:	627b      	str	r3, [r7, #36]	; 0x24
 800970a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800970e:	4641      	mov	r1, r8
 8009710:	1854      	adds	r4, r2, r1
 8009712:	4649      	mov	r1, r9
 8009714:	eb43 0501 	adc.w	r5, r3, r1
 8009718:	f04f 0200 	mov.w	r2, #0
 800971c:	f04f 0300 	mov.w	r3, #0
 8009720:	00eb      	lsls	r3, r5, #3
 8009722:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009726:	00e2      	lsls	r2, r4, #3
 8009728:	4614      	mov	r4, r2
 800972a:	461d      	mov	r5, r3
 800972c:	4643      	mov	r3, r8
 800972e:	18e3      	adds	r3, r4, r3
 8009730:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009734:	464b      	mov	r3, r9
 8009736:	eb45 0303 	adc.w	r3, r5, r3
 800973a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800973e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800974a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800974e:	f04f 0200 	mov.w	r2, #0
 8009752:	f04f 0300 	mov.w	r3, #0
 8009756:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800975a:	4629      	mov	r1, r5
 800975c:	008b      	lsls	r3, r1, #2
 800975e:	4621      	mov	r1, r4
 8009760:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009764:	4621      	mov	r1, r4
 8009766:	008a      	lsls	r2, r1, #2
 8009768:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800976c:	f7f7 f9f0 	bl	8000b50 <__aeabi_uldivmod>
 8009770:	4602      	mov	r2, r0
 8009772:	460b      	mov	r3, r1
 8009774:	4b60      	ldr	r3, [pc, #384]	; (80098f8 <UART_SetConfig+0x4e4>)
 8009776:	fba3 2302 	umull	r2, r3, r3, r2
 800977a:	095b      	lsrs	r3, r3, #5
 800977c:	011c      	lsls	r4, r3, #4
 800977e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009782:	2200      	movs	r2, #0
 8009784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009788:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800978c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009790:	4642      	mov	r2, r8
 8009792:	464b      	mov	r3, r9
 8009794:	1891      	adds	r1, r2, r2
 8009796:	61b9      	str	r1, [r7, #24]
 8009798:	415b      	adcs	r3, r3
 800979a:	61fb      	str	r3, [r7, #28]
 800979c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80097a0:	4641      	mov	r1, r8
 80097a2:	1851      	adds	r1, r2, r1
 80097a4:	6139      	str	r1, [r7, #16]
 80097a6:	4649      	mov	r1, r9
 80097a8:	414b      	adcs	r3, r1
 80097aa:	617b      	str	r3, [r7, #20]
 80097ac:	f04f 0200 	mov.w	r2, #0
 80097b0:	f04f 0300 	mov.w	r3, #0
 80097b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80097b8:	4659      	mov	r1, fp
 80097ba:	00cb      	lsls	r3, r1, #3
 80097bc:	4651      	mov	r1, sl
 80097be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097c2:	4651      	mov	r1, sl
 80097c4:	00ca      	lsls	r2, r1, #3
 80097c6:	4610      	mov	r0, r2
 80097c8:	4619      	mov	r1, r3
 80097ca:	4603      	mov	r3, r0
 80097cc:	4642      	mov	r2, r8
 80097ce:	189b      	adds	r3, r3, r2
 80097d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80097d4:	464b      	mov	r3, r9
 80097d6:	460a      	mov	r2, r1
 80097d8:	eb42 0303 	adc.w	r3, r2, r3
 80097dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80097e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	2200      	movs	r2, #0
 80097e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80097ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80097ec:	f04f 0200 	mov.w	r2, #0
 80097f0:	f04f 0300 	mov.w	r3, #0
 80097f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80097f8:	4649      	mov	r1, r9
 80097fa:	008b      	lsls	r3, r1, #2
 80097fc:	4641      	mov	r1, r8
 80097fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009802:	4641      	mov	r1, r8
 8009804:	008a      	lsls	r2, r1, #2
 8009806:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800980a:	f7f7 f9a1 	bl	8000b50 <__aeabi_uldivmod>
 800980e:	4602      	mov	r2, r0
 8009810:	460b      	mov	r3, r1
 8009812:	4b39      	ldr	r3, [pc, #228]	; (80098f8 <UART_SetConfig+0x4e4>)
 8009814:	fba3 1302 	umull	r1, r3, r3, r2
 8009818:	095b      	lsrs	r3, r3, #5
 800981a:	2164      	movs	r1, #100	; 0x64
 800981c:	fb01 f303 	mul.w	r3, r1, r3
 8009820:	1ad3      	subs	r3, r2, r3
 8009822:	011b      	lsls	r3, r3, #4
 8009824:	3332      	adds	r3, #50	; 0x32
 8009826:	4a34      	ldr	r2, [pc, #208]	; (80098f8 <UART_SetConfig+0x4e4>)
 8009828:	fba2 2303 	umull	r2, r3, r2, r3
 800982c:	095b      	lsrs	r3, r3, #5
 800982e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009832:	441c      	add	r4, r3
 8009834:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009838:	2200      	movs	r2, #0
 800983a:	673b      	str	r3, [r7, #112]	; 0x70
 800983c:	677a      	str	r2, [r7, #116]	; 0x74
 800983e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009842:	4642      	mov	r2, r8
 8009844:	464b      	mov	r3, r9
 8009846:	1891      	adds	r1, r2, r2
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	415b      	adcs	r3, r3
 800984c:	60fb      	str	r3, [r7, #12]
 800984e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009852:	4641      	mov	r1, r8
 8009854:	1851      	adds	r1, r2, r1
 8009856:	6039      	str	r1, [r7, #0]
 8009858:	4649      	mov	r1, r9
 800985a:	414b      	adcs	r3, r1
 800985c:	607b      	str	r3, [r7, #4]
 800985e:	f04f 0200 	mov.w	r2, #0
 8009862:	f04f 0300 	mov.w	r3, #0
 8009866:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800986a:	4659      	mov	r1, fp
 800986c:	00cb      	lsls	r3, r1, #3
 800986e:	4651      	mov	r1, sl
 8009870:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009874:	4651      	mov	r1, sl
 8009876:	00ca      	lsls	r2, r1, #3
 8009878:	4610      	mov	r0, r2
 800987a:	4619      	mov	r1, r3
 800987c:	4603      	mov	r3, r0
 800987e:	4642      	mov	r2, r8
 8009880:	189b      	adds	r3, r3, r2
 8009882:	66bb      	str	r3, [r7, #104]	; 0x68
 8009884:	464b      	mov	r3, r9
 8009886:	460a      	mov	r2, r1
 8009888:	eb42 0303 	adc.w	r3, r2, r3
 800988c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800988e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	663b      	str	r3, [r7, #96]	; 0x60
 8009898:	667a      	str	r2, [r7, #100]	; 0x64
 800989a:	f04f 0200 	mov.w	r2, #0
 800989e:	f04f 0300 	mov.w	r3, #0
 80098a2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80098a6:	4649      	mov	r1, r9
 80098a8:	008b      	lsls	r3, r1, #2
 80098aa:	4641      	mov	r1, r8
 80098ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098b0:	4641      	mov	r1, r8
 80098b2:	008a      	lsls	r2, r1, #2
 80098b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80098b8:	f7f7 f94a 	bl	8000b50 <__aeabi_uldivmod>
 80098bc:	4602      	mov	r2, r0
 80098be:	460b      	mov	r3, r1
 80098c0:	4b0d      	ldr	r3, [pc, #52]	; (80098f8 <UART_SetConfig+0x4e4>)
 80098c2:	fba3 1302 	umull	r1, r3, r3, r2
 80098c6:	095b      	lsrs	r3, r3, #5
 80098c8:	2164      	movs	r1, #100	; 0x64
 80098ca:	fb01 f303 	mul.w	r3, r1, r3
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	011b      	lsls	r3, r3, #4
 80098d2:	3332      	adds	r3, #50	; 0x32
 80098d4:	4a08      	ldr	r2, [pc, #32]	; (80098f8 <UART_SetConfig+0x4e4>)
 80098d6:	fba2 2303 	umull	r2, r3, r2, r3
 80098da:	095b      	lsrs	r3, r3, #5
 80098dc:	f003 020f 	and.w	r2, r3, #15
 80098e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4422      	add	r2, r4
 80098e8:	609a      	str	r2, [r3, #8]
}
 80098ea:	bf00      	nop
 80098ec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80098f0:	46bd      	mov	sp, r7
 80098f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098f6:	bf00      	nop
 80098f8:	51eb851f 	.word	0x51eb851f

080098fc <__errno>:
 80098fc:	4b01      	ldr	r3, [pc, #4]	; (8009904 <__errno+0x8>)
 80098fe:	6818      	ldr	r0, [r3, #0]
 8009900:	4770      	bx	lr
 8009902:	bf00      	nop
 8009904:	200002d8 	.word	0x200002d8

08009908 <__libc_init_array>:
 8009908:	b570      	push	{r4, r5, r6, lr}
 800990a:	4d0d      	ldr	r5, [pc, #52]	; (8009940 <__libc_init_array+0x38>)
 800990c:	4c0d      	ldr	r4, [pc, #52]	; (8009944 <__libc_init_array+0x3c>)
 800990e:	1b64      	subs	r4, r4, r5
 8009910:	10a4      	asrs	r4, r4, #2
 8009912:	2600      	movs	r6, #0
 8009914:	42a6      	cmp	r6, r4
 8009916:	d109      	bne.n	800992c <__libc_init_array+0x24>
 8009918:	4d0b      	ldr	r5, [pc, #44]	; (8009948 <__libc_init_array+0x40>)
 800991a:	4c0c      	ldr	r4, [pc, #48]	; (800994c <__libc_init_array+0x44>)
 800991c:	f000 f90c 	bl	8009b38 <_init>
 8009920:	1b64      	subs	r4, r4, r5
 8009922:	10a4      	asrs	r4, r4, #2
 8009924:	2600      	movs	r6, #0
 8009926:	42a6      	cmp	r6, r4
 8009928:	d105      	bne.n	8009936 <__libc_init_array+0x2e>
 800992a:	bd70      	pop	{r4, r5, r6, pc}
 800992c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009930:	4798      	blx	r3
 8009932:	3601      	adds	r6, #1
 8009934:	e7ee      	b.n	8009914 <__libc_init_array+0xc>
 8009936:	f855 3b04 	ldr.w	r3, [r5], #4
 800993a:	4798      	blx	r3
 800993c:	3601      	adds	r6, #1
 800993e:	e7f2      	b.n	8009926 <__libc_init_array+0x1e>
 8009940:	08009b78 	.word	0x08009b78
 8009944:	08009b78 	.word	0x08009b78
 8009948:	08009b78 	.word	0x08009b78
 800994c:	08009b7c 	.word	0x08009b7c

08009950 <memcpy>:
 8009950:	440a      	add	r2, r1
 8009952:	4291      	cmp	r1, r2
 8009954:	f100 33ff 	add.w	r3, r0, #4294967295
 8009958:	d100      	bne.n	800995c <memcpy+0xc>
 800995a:	4770      	bx	lr
 800995c:	b510      	push	{r4, lr}
 800995e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009962:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009966:	4291      	cmp	r1, r2
 8009968:	d1f9      	bne.n	800995e <memcpy+0xe>
 800996a:	bd10      	pop	{r4, pc}

0800996c <memset>:
 800996c:	4402      	add	r2, r0
 800996e:	4603      	mov	r3, r0
 8009970:	4293      	cmp	r3, r2
 8009972:	d100      	bne.n	8009976 <memset+0xa>
 8009974:	4770      	bx	lr
 8009976:	f803 1b01 	strb.w	r1, [r3], #1
 800997a:	e7f9      	b.n	8009970 <memset+0x4>

0800997c <sqrt>:
 800997c:	b538      	push	{r3, r4, r5, lr}
 800997e:	ed2d 8b02 	vpush	{d8}
 8009982:	ec55 4b10 	vmov	r4, r5, d0
 8009986:	f000 f825 	bl	80099d4 <__ieee754_sqrt>
 800998a:	4622      	mov	r2, r4
 800998c:	462b      	mov	r3, r5
 800998e:	4620      	mov	r0, r4
 8009990:	4629      	mov	r1, r5
 8009992:	eeb0 8a40 	vmov.f32	s16, s0
 8009996:	eef0 8a60 	vmov.f32	s17, s1
 800999a:	f7f7 f873 	bl	8000a84 <__aeabi_dcmpun>
 800999e:	b990      	cbnz	r0, 80099c6 <sqrt+0x4a>
 80099a0:	2200      	movs	r2, #0
 80099a2:	2300      	movs	r3, #0
 80099a4:	4620      	mov	r0, r4
 80099a6:	4629      	mov	r1, r5
 80099a8:	f7f7 f844 	bl	8000a34 <__aeabi_dcmplt>
 80099ac:	b158      	cbz	r0, 80099c6 <sqrt+0x4a>
 80099ae:	f7ff ffa5 	bl	80098fc <__errno>
 80099b2:	2321      	movs	r3, #33	; 0x21
 80099b4:	6003      	str	r3, [r0, #0]
 80099b6:	2200      	movs	r2, #0
 80099b8:	2300      	movs	r3, #0
 80099ba:	4610      	mov	r0, r2
 80099bc:	4619      	mov	r1, r3
 80099be:	f7f6 fef1 	bl	80007a4 <__aeabi_ddiv>
 80099c2:	ec41 0b18 	vmov	d8, r0, r1
 80099c6:	eeb0 0a48 	vmov.f32	s0, s16
 80099ca:	eef0 0a68 	vmov.f32	s1, s17
 80099ce:	ecbd 8b02 	vpop	{d8}
 80099d2:	bd38      	pop	{r3, r4, r5, pc}

080099d4 <__ieee754_sqrt>:
 80099d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099d8:	ec55 4b10 	vmov	r4, r5, d0
 80099dc:	4e55      	ldr	r6, [pc, #340]	; (8009b34 <__ieee754_sqrt+0x160>)
 80099de:	43ae      	bics	r6, r5
 80099e0:	ee10 0a10 	vmov	r0, s0
 80099e4:	ee10 3a10 	vmov	r3, s0
 80099e8:	462a      	mov	r2, r5
 80099ea:	4629      	mov	r1, r5
 80099ec:	d110      	bne.n	8009a10 <__ieee754_sqrt+0x3c>
 80099ee:	ee10 2a10 	vmov	r2, s0
 80099f2:	462b      	mov	r3, r5
 80099f4:	f7f6 fdac 	bl	8000550 <__aeabi_dmul>
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	4620      	mov	r0, r4
 80099fe:	4629      	mov	r1, r5
 8009a00:	f7f6 fbf0 	bl	80001e4 <__adddf3>
 8009a04:	4604      	mov	r4, r0
 8009a06:	460d      	mov	r5, r1
 8009a08:	ec45 4b10 	vmov	d0, r4, r5
 8009a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a10:	2d00      	cmp	r5, #0
 8009a12:	dc10      	bgt.n	8009a36 <__ieee754_sqrt+0x62>
 8009a14:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009a18:	4330      	orrs	r0, r6
 8009a1a:	d0f5      	beq.n	8009a08 <__ieee754_sqrt+0x34>
 8009a1c:	b15d      	cbz	r5, 8009a36 <__ieee754_sqrt+0x62>
 8009a1e:	ee10 2a10 	vmov	r2, s0
 8009a22:	462b      	mov	r3, r5
 8009a24:	ee10 0a10 	vmov	r0, s0
 8009a28:	f7f6 fbda 	bl	80001e0 <__aeabi_dsub>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	f7f6 feb8 	bl	80007a4 <__aeabi_ddiv>
 8009a34:	e7e6      	b.n	8009a04 <__ieee754_sqrt+0x30>
 8009a36:	1512      	asrs	r2, r2, #20
 8009a38:	d074      	beq.n	8009b24 <__ieee754_sqrt+0x150>
 8009a3a:	07d4      	lsls	r4, r2, #31
 8009a3c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009a40:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009a44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009a48:	bf5e      	ittt	pl
 8009a4a:	0fda      	lsrpl	r2, r3, #31
 8009a4c:	005b      	lslpl	r3, r3, #1
 8009a4e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009a52:	2400      	movs	r4, #0
 8009a54:	0fda      	lsrs	r2, r3, #31
 8009a56:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009a5a:	107f      	asrs	r7, r7, #1
 8009a5c:	005b      	lsls	r3, r3, #1
 8009a5e:	2516      	movs	r5, #22
 8009a60:	4620      	mov	r0, r4
 8009a62:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009a66:	1886      	adds	r6, r0, r2
 8009a68:	428e      	cmp	r6, r1
 8009a6a:	bfde      	ittt	le
 8009a6c:	1b89      	suble	r1, r1, r6
 8009a6e:	18b0      	addle	r0, r6, r2
 8009a70:	18a4      	addle	r4, r4, r2
 8009a72:	0049      	lsls	r1, r1, #1
 8009a74:	3d01      	subs	r5, #1
 8009a76:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009a7a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009a7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009a82:	d1f0      	bne.n	8009a66 <__ieee754_sqrt+0x92>
 8009a84:	462a      	mov	r2, r5
 8009a86:	f04f 0e20 	mov.w	lr, #32
 8009a8a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009a8e:	4281      	cmp	r1, r0
 8009a90:	eb06 0c05 	add.w	ip, r6, r5
 8009a94:	dc02      	bgt.n	8009a9c <__ieee754_sqrt+0xc8>
 8009a96:	d113      	bne.n	8009ac0 <__ieee754_sqrt+0xec>
 8009a98:	459c      	cmp	ip, r3
 8009a9a:	d811      	bhi.n	8009ac0 <__ieee754_sqrt+0xec>
 8009a9c:	f1bc 0f00 	cmp.w	ip, #0
 8009aa0:	eb0c 0506 	add.w	r5, ip, r6
 8009aa4:	da43      	bge.n	8009b2e <__ieee754_sqrt+0x15a>
 8009aa6:	2d00      	cmp	r5, #0
 8009aa8:	db41      	blt.n	8009b2e <__ieee754_sqrt+0x15a>
 8009aaa:	f100 0801 	add.w	r8, r0, #1
 8009aae:	1a09      	subs	r1, r1, r0
 8009ab0:	459c      	cmp	ip, r3
 8009ab2:	bf88      	it	hi
 8009ab4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009ab8:	eba3 030c 	sub.w	r3, r3, ip
 8009abc:	4432      	add	r2, r6
 8009abe:	4640      	mov	r0, r8
 8009ac0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009ac4:	f1be 0e01 	subs.w	lr, lr, #1
 8009ac8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ad0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009ad4:	d1db      	bne.n	8009a8e <__ieee754_sqrt+0xba>
 8009ad6:	430b      	orrs	r3, r1
 8009ad8:	d006      	beq.n	8009ae8 <__ieee754_sqrt+0x114>
 8009ada:	1c50      	adds	r0, r2, #1
 8009adc:	bf13      	iteet	ne
 8009ade:	3201      	addne	r2, #1
 8009ae0:	3401      	addeq	r4, #1
 8009ae2:	4672      	moveq	r2, lr
 8009ae4:	f022 0201 	bicne.w	r2, r2, #1
 8009ae8:	1063      	asrs	r3, r4, #1
 8009aea:	0852      	lsrs	r2, r2, #1
 8009aec:	07e1      	lsls	r1, r4, #31
 8009aee:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009af2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009af6:	bf48      	it	mi
 8009af8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009afc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8009b00:	4614      	mov	r4, r2
 8009b02:	e781      	b.n	8009a08 <__ieee754_sqrt+0x34>
 8009b04:	0ad9      	lsrs	r1, r3, #11
 8009b06:	3815      	subs	r0, #21
 8009b08:	055b      	lsls	r3, r3, #21
 8009b0a:	2900      	cmp	r1, #0
 8009b0c:	d0fa      	beq.n	8009b04 <__ieee754_sqrt+0x130>
 8009b0e:	02cd      	lsls	r5, r1, #11
 8009b10:	d50a      	bpl.n	8009b28 <__ieee754_sqrt+0x154>
 8009b12:	f1c2 0420 	rsb	r4, r2, #32
 8009b16:	fa23 f404 	lsr.w	r4, r3, r4
 8009b1a:	1e55      	subs	r5, r2, #1
 8009b1c:	4093      	lsls	r3, r2
 8009b1e:	4321      	orrs	r1, r4
 8009b20:	1b42      	subs	r2, r0, r5
 8009b22:	e78a      	b.n	8009a3a <__ieee754_sqrt+0x66>
 8009b24:	4610      	mov	r0, r2
 8009b26:	e7f0      	b.n	8009b0a <__ieee754_sqrt+0x136>
 8009b28:	0049      	lsls	r1, r1, #1
 8009b2a:	3201      	adds	r2, #1
 8009b2c:	e7ef      	b.n	8009b0e <__ieee754_sqrt+0x13a>
 8009b2e:	4680      	mov	r8, r0
 8009b30:	e7bd      	b.n	8009aae <__ieee754_sqrt+0xda>
 8009b32:	bf00      	nop
 8009b34:	7ff00000 	.word	0x7ff00000

08009b38 <_init>:
 8009b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b3a:	bf00      	nop
 8009b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b3e:	bc08      	pop	{r3}
 8009b40:	469e      	mov	lr, r3
 8009b42:	4770      	bx	lr

08009b44 <_fini>:
 8009b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b46:	bf00      	nop
 8009b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b4a:	bc08      	pop	{r3}
 8009b4c:	469e      	mov	lr, r3
 8009b4e:	4770      	bx	lr
