// Seed: 891054649
module module_0 #(
    parameter id_6 = 32'd12
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  logic [7:0] id_5;
  localparam id_6 = 1;
  generate
    assign id_5[id_6] = id_4[-1];
  endgenerate
endmodule
module module_1 #(
    parameter id_10 = 32'd48,
    parameter id_13 = 32'd23
) (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    inout tri0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    output wire id_7,
    input wand id_8,
    input uwire id_9,
    output wire _id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri _id_13,
    output tri1 id_14
);
  logic [id_13 : id_10] id_16, id_17, id_18, id_19;
  wire id_20 = id_19;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_17
  );
endmodule
