{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.128715",
   "Default View_TopLeft":"-2362,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace port GT_Serial -pg 1 -lvl 4 -x 1480 -y 100 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port TX0_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port ctl_port -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace port TX1_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port TX2_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port TX3_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 4 -x 1480 -y 3140 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 4 -x 1480 -y 3220 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 4 -x 1480 -y 3300 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 4 -x 1480 -y 3380 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 4 -x 1480 -y 3460 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 4 -x 1480 -y 3540 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 4 -x 1480 -y 3780 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 4 -x 1480 -y 3820 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 4 -x 1480 -y 3900 -defaultsOSRD
preplace port port-id_tx_axis_taf_0 -pg 1 -lvl 4 -x 1480 -y 4480 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 4 -x 1480 -y 4500 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port port-id_rx_core_reset -pg 1 -lvl 0 -x 0 -y 1320 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 1600 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 1680 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace port port-id_tx_core_reset -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 1960 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 4 -x 1480 -y 4540 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 4 -x 1480 -y 4560 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 4 -x 1480 -y 4580 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 4 -x 1480 -y 4600 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 2120 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 4 -x 1480 -y 4620 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 4 -x 1480 -y 4640 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 2160 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 4 -x 1480 -y 4660 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 4 -x 1480 -y 4680 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 2200 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 4 -x 1480 -y 1860 -defaultsOSRD
preplace port port-id_ch0_tx_usr_clk2_0 -pg 1 -lvl 4 -x 1480 -y 1980 -defaultsOSRD
preplace port port-id_ch0_rx_usr_clk2_0 -pg 1 -lvl 4 -x 1480 -y 1940 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 4 -x 1480 -y 180 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 4 -x 1480 -y 2980 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 4 -x 1480 -y 3060 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 4 -x 1480 -y 3620 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 4 -x 1480 -y 3700 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 4 -x 1480 -y 4520 -defaultsOSRD -right
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 1520 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1540 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 1980 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x 0 -y 2000 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 4 -x 1480 -y 1960 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 4 -x 1480 -y 1920 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 4 -x 1480 -y 80 -defaultsOSRD
preplace inst dcmac_0 -pg 1 -lvl 2 -x 550 -y 900 -swap {125 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 57 18 19 20 21 22 23 24 25 26 68 28 29 30 31 32 33 34 35 36 79 38 39 40 41 42 43 44 45 46 90 48 49 50 51 52 53 54 55 56 17 58 59 60 61 62 63 64 65 66 67 27 69 70 71 72 73 74 75 76 77 78 37 80 81 82 83 84 85 86 87 88 89 47 91 92 93 94 95 96 97 98 99 100 0 102 103 104 105 106 101 108 109 110 111 112 107 114 115 116 117 118 113 120 121 122 123 124 119 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 294 295 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 237 241 245 249 253 257 261 265 269 273 277 279 283 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 238 239 240 242 243 244 246 247 248 250 251 252 254 255 256 258 259 260 262 263 264 266 267 268 270 271 272 274 275 276 278 367 368 280 281 282 284 285 286 287 288 289 290 291 311 338 339 344 345 348 349 352 160 161 292 293 298 299 296 297 300 302 305 308 310 301 303 304 306 307 309 369 313 312 314 315 316 317 318 319 320 321 322 323 324 325 326 327 329 328 330 331 332 335 333 334 336 337 370 371 340 341 342 343 372 373 346 347 374 375 350 351 376 377 354 355 164 165 166 167 162 381 353 356 357 380 358 359 360 379 361 362 363 378 364 365 366 168 169 170 171 163} -defaultsOSRD -pinDir s_axi left -pinY s_axi 120L -pinDir gtm_tx_serdes_interface_0 right -pinY gtm_tx_serdes_interface_0 100R -pinDir gtm_tx_serdes_interface_1 right -pinY gtm_tx_serdes_interface_1 120R -pinDir gtm_tx_serdes_interface_2 right -pinY gtm_tx_serdes_interface_2 140R -pinDir gtm_tx_serdes_interface_3 right -pinY gtm_tx_serdes_interface_3 160R -pinDir gtm_rx_serdes_interface_0 right -pinY gtm_rx_serdes_interface_0 20R -pinDir gtm_rx_serdes_interface_1 right -pinY gtm_rx_serdes_interface_1 40R -pinDir gtm_rx_serdes_interface_2 right -pinY gtm_rx_serdes_interface_2 60R -pinDir gtm_rx_serdes_interface_3 right -pinY gtm_rx_serdes_interface_3 80R -pinDir ctl_txrx_port0 left -pinY ctl_txrx_port0 20L -pinDir ctl_txrx_port1 left -pinY ctl_txrx_port1 40L -pinDir ctl_txrx_port2 left -pinY ctl_txrx_port2 60L -pinDir ctl_txrx_port3 left -pinY ctl_txrx_port3 80L -pinDir ctl_txrx_port4 left -pinY ctl_txrx_port4 100L -pinDir ctl_txrx_port5 left -pinY ctl_txrx_port5 140L -pinDir ctl_port left -pinY ctl_port 160L -pinDir s_axi_aclk left -pinY s_axi_aclk 260L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 280L -pinDir fec_tx_dout_start_0 right -pinY fec_tx_dout_start_0 780R -pinDir fec_tx_dout_start_0_bh right -pinY fec_tx_dout_start_0_bh 800R -pinDir fec_tx_dout_start_1 right -pinY fec_tx_dout_start_1 820R -pinDir fec_tx_dout_start_1_bh right -pinY fec_tx_dout_start_1_bh 840R -pinDir fec_tx_dout_start_2 right -pinY fec_tx_dout_start_2 860R -pinDir fec_tx_dout_start_2_bh right -pinY fec_tx_dout_start_2_bh 880R -pinDir fec_tx_dout_start_3 right -pinY fec_tx_dout_start_3 900R -pinDir fec_tx_dout_start_3_bh right -pinY fec_tx_dout_start_3_bh 920R -pinDir fec_tx_dout_start_4 right -pinY fec_tx_dout_start_4 940R -pinDir fec_tx_dout_start_4_bh right -pinY fec_tx_dout_start_4_bh 960R -pinDir fec_tx_dout_start_5 right -pinY fec_tx_dout_start_5 980R -pinDir fec_tx_dout_start_5_bh right -pinY fec_tx_dout_start_5_bh 1000R -pinBusDir rsvd_out right -pinBusY rsvd_out 1020R -pinBusDir rsvd_out_rx_mac right -pinBusY rsvd_out_rx_mac 1040R -pinBusDir rsvd_out_rx_phy right -pinBusY rsvd_out_rx_phy 1060R -pinBusDir rsvd_out_tx_mac right -pinBusY rsvd_out_tx_mac 1080R -pinBusDir rsvd_out_tx_phy right -pinBusY rsvd_out_tx_phy 1100R -pinDir rx_all_channel_mac_pm_rdy right -pinY rx_all_channel_mac_pm_rdy 1120R -pinBusDir rx_axis_tdata0 right -pinBusY rx_axis_tdata0 2080R -pinBusDir rx_axis_tdata1 right -pinBusY rx_axis_tdata1 2160R -pinDir rx_axis_tuser_ena0 right -pinY rx_axis_tuser_ena0 2240R -pinDir rx_axis_tuser_ena1 right -pinY rx_axis_tuser_ena1 2320R -pinDir rx_axis_tuser_eop0 right -pinY rx_axis_tuser_eop0 2400R -pinDir rx_axis_tuser_eop1 right -pinY rx_axis_tuser_eop1 2480R -pinDir rx_axis_tuser_err0 right -pinY rx_axis_tuser_err0 2560R -pinDir rx_axis_tuser_err1 right -pinY rx_axis_tuser_err1 2640R -pinBusDir rx_axis_tuser_mty0 right -pinBusY rx_axis_tuser_mty0 2720R -pinBusDir rx_axis_tuser_mty1 right -pinBusY rx_axis_tuser_mty1 2800R -pinDir rx_axis_tuser_sop0 right -pinY rx_axis_tuser_sop0 2880R -pinDir rx_axis_tuser_sop1 right -pinY rx_axis_tuser_sop1 2920R -pinDir rx_axis_tvalid_0 right -pinY rx_axis_tvalid_0 3000R -pinBusDir rx_lane_aligner_fill right -pinBusY rx_lane_aligner_fill 1140R -pinDir rx_lane_aligner_fill_start right -pinY rx_lane_aligner_fill_start 1160R -pinDir rx_lane_aligner_fill_valid right -pinY rx_lane_aligner_fill_valid 1180R -pinBusDir rx_pcs_tdm_stats_data right -pinBusY rx_pcs_tdm_stats_data 1200R -pinDir rx_pcs_tdm_stats_start right -pinY rx_pcs_tdm_stats_start 1220R -pinDir rx_pcs_tdm_stats_valid right -pinY rx_pcs_tdm_stats_valid 1240R -pinBusDir rx_port_pm_rdy right -pinBusY rx_port_pm_rdy 1260R -pinBusDir rx_preambleout_0 right -pinBusY rx_preambleout_0 1280R -pinDir rx_serdes_albuf_restart_0 right -pinY rx_serdes_albuf_restart_0 1300R -pinDir rx_serdes_albuf_restart_1 right -pinY rx_serdes_albuf_restart_1 1320R -pinDir rx_serdes_albuf_restart_2 right -pinY rx_serdes_albuf_restart_2 1340R -pinDir rx_serdes_albuf_restart_3 right -pinY rx_serdes_albuf_restart_3 1360R -pinDir rx_serdes_albuf_restart_4 right -pinY rx_serdes_albuf_restart_4 1380R -pinDir rx_serdes_albuf_restart_5 right -pinY rx_serdes_albuf_restart_5 1400R -pinDir rx_serdes_albuf_slip_0 right -pinY rx_serdes_albuf_slip_0 1420R -pinDir rx_serdes_albuf_slip_1 right -pinY rx_serdes_albuf_slip_1 1440R -pinDir rx_serdes_albuf_slip_2 right -pinY rx_serdes_albuf_slip_2 1460R -pinDir rx_serdes_albuf_slip_3 right -pinY rx_serdes_albuf_slip_3 1480R -pinDir rx_serdes_albuf_slip_4 right -pinY rx_serdes_albuf_slip_4 1500R -pinDir rx_serdes_albuf_slip_5 right -pinY rx_serdes_albuf_slip_5 1520R -pinDir rx_serdes_albuf_slip_6 right -pinY rx_serdes_albuf_slip_6 1540R -pinDir rx_serdes_albuf_slip_7 right -pinY rx_serdes_albuf_slip_7 1560R -pinDir rx_serdes_albuf_slip_8 right -pinY rx_serdes_albuf_slip_8 1580R -pinDir rx_serdes_albuf_slip_9 right -pinY rx_serdes_albuf_slip_9 1600R -pinDir rx_serdes_albuf_slip_10 right -pinY rx_serdes_albuf_slip_10 1620R -pinDir rx_serdes_albuf_slip_11 right -pinY rx_serdes_albuf_slip_11 1640R -pinDir rx_serdes_albuf_slip_12 right -pinY rx_serdes_albuf_slip_12 1660R -pinDir rx_serdes_albuf_slip_13 right -pinY rx_serdes_albuf_slip_13 1680R -pinDir rx_serdes_albuf_slip_14 right -pinY rx_serdes_albuf_slip_14 1700R -pinDir rx_serdes_albuf_slip_15 right -pinY rx_serdes_albuf_slip_15 1720R -pinDir rx_serdes_albuf_slip_16 right -pinY rx_serdes_albuf_slip_16 1740R -pinDir rx_serdes_albuf_slip_17 right -pinY rx_serdes_albuf_slip_17 1760R -pinDir rx_serdes_albuf_slip_18 right -pinY rx_serdes_albuf_slip_18 1780R -pinDir rx_serdes_albuf_slip_19 right -pinY rx_serdes_albuf_slip_19 1800R -pinDir rx_serdes_albuf_slip_20 right -pinY rx_serdes_albuf_slip_20 1820R -pinDir rx_serdes_albuf_slip_21 right -pinY rx_serdes_albuf_slip_21 1840R -pinDir rx_serdes_albuf_slip_22 right -pinY rx_serdes_albuf_slip_22 1860R -pinDir rx_serdes_albuf_slip_23 right -pinY rx_serdes_albuf_slip_23 1880R -pinDir rx_serdes_fifo_flagout_0 right -pinY rx_serdes_fifo_flagout_0 1900R -pinDir rx_serdes_fifo_flagout_1 right -pinY rx_serdes_fifo_flagout_1 1920R -pinDir rx_serdes_fifo_flagout_2 right -pinY rx_serdes_fifo_flagout_2 1940R -pinDir rx_serdes_fifo_flagout_3 right -pinY rx_serdes_fifo_flagout_3 1960R -pinDir rx_serdes_fifo_flagout_4 right -pinY rx_serdes_fifo_flagout_4 1980R -pinDir rx_serdes_fifo_flagout_5 right -pinY rx_serdes_fifo_flagout_5 2000R -pinBusDir rx_tsmac_tdm_stats_data right -pinBusY rx_tsmac_tdm_stats_data 2020R -pinBusDir rx_tsmac_tdm_stats_id right -pinBusY rx_tsmac_tdm_stats_id 2040R -pinDir rx_tsmac_tdm_stats_valid right -pinY rx_tsmac_tdm_stats_valid 2060R -pinBusDir c0_stat_rx_corrected_lane_delay_0 right -pinBusY c0_stat_rx_corrected_lane_delay_0 2100R -pinBusDir c0_stat_rx_corrected_lane_delay_1 right -pinBusY c0_stat_rx_corrected_lane_delay_1 2120R -pinBusDir c0_stat_rx_corrected_lane_delay_2 right -pinBusY c0_stat_rx_corrected_lane_delay_2 2140R -pinBusDir c0_stat_rx_corrected_lane_delay_3 right -pinBusY c0_stat_rx_corrected_lane_delay_3 2180R -pinDir c0_stat_rx_corrected_lane_delay_valid right -pinY c0_stat_rx_corrected_lane_delay_valid 2200R -pinBusDir c1_stat_rx_corrected_lane_delay_0 right -pinBusY c1_stat_rx_corrected_lane_delay_0 2220R -pinBusDir c1_stat_rx_corrected_lane_delay_1 right -pinBusY c1_stat_rx_corrected_lane_delay_1 2260R -pinBusDir c1_stat_rx_corrected_lane_delay_2 right -pinBusY c1_stat_rx_corrected_lane_delay_2 2280R -pinBusDir c1_stat_rx_corrected_lane_delay_3 right -pinBusY c1_stat_rx_corrected_lane_delay_3 2300R -pinDir c1_stat_rx_corrected_lane_delay_valid right -pinY c1_stat_rx_corrected_lane_delay_valid 2340R -pinBusDir c2_stat_rx_corrected_lane_delay_0 right -pinBusY c2_stat_rx_corrected_lane_delay_0 2360R -pinBusDir c2_stat_rx_corrected_lane_delay_1 right -pinBusY c2_stat_rx_corrected_lane_delay_1 2380R -pinBusDir c2_stat_rx_corrected_lane_delay_2 right -pinBusY c2_stat_rx_corrected_lane_delay_2 2420R -pinBusDir c2_stat_rx_corrected_lane_delay_3 right -pinBusY c2_stat_rx_corrected_lane_delay_3 2440R -pinDir c2_stat_rx_corrected_lane_delay_valid right -pinY c2_stat_rx_corrected_lane_delay_valid 2460R -pinBusDir c3_stat_rx_corrected_lane_delay_0 right -pinBusY c3_stat_rx_corrected_lane_delay_0 2500R -pinBusDir c3_stat_rx_corrected_lane_delay_1 right -pinBusY c3_stat_rx_corrected_lane_delay_1 2520R -pinBusDir c3_stat_rx_corrected_lane_delay_2 right -pinBusY c3_stat_rx_corrected_lane_delay_2 2540R -pinBusDir c3_stat_rx_corrected_lane_delay_3 right -pinBusY c3_stat_rx_corrected_lane_delay_3 2580R -pinDir c3_stat_rx_corrected_lane_delay_valid right -pinY c3_stat_rx_corrected_lane_delay_valid 2600R -pinBusDir c4_stat_rx_corrected_lane_delay_0 right -pinBusY c4_stat_rx_corrected_lane_delay_0 2620R -pinBusDir c4_stat_rx_corrected_lane_delay_1 right -pinBusY c4_stat_rx_corrected_lane_delay_1 2660R -pinBusDir c4_stat_rx_corrected_lane_delay_2 right -pinBusY c4_stat_rx_corrected_lane_delay_2 2680R -pinBusDir c4_stat_rx_corrected_lane_delay_3 right -pinBusY c4_stat_rx_corrected_lane_delay_3 2700R -pinDir c4_stat_rx_corrected_lane_delay_valid right -pinY c4_stat_rx_corrected_lane_delay_valid 2740R -pinBusDir c5_stat_rx_corrected_lane_delay_0 right -pinBusY c5_stat_rx_corrected_lane_delay_0 2760R -pinBusDir c5_stat_rx_corrected_lane_delay_1 right -pinBusY c5_stat_rx_corrected_lane_delay_1 2780R -pinBusDir c5_stat_rx_corrected_lane_delay_2 right -pinBusY c5_stat_rx_corrected_lane_delay_2 2820R -pinBusDir c5_stat_rx_corrected_lane_delay_3 right -pinBusY c5_stat_rx_corrected_lane_delay_3 2840R -pinDir c5_stat_rx_corrected_lane_delay_valid right -pinY c5_stat_rx_corrected_lane_delay_valid 2860R -pinDir tx_all_channel_mac_pm_rdy right -pinY tx_all_channel_mac_pm_rdy 2900R -pinDir tx_axis_taf_0 right -pinY tx_axis_taf_0 3580R -pinDir tx_axis_tready_0 right -pinY tx_axis_tready_0 3600R -pinBusDir tx_pcs_tdm_stats_data right -pinBusY tx_pcs_tdm_stats_data 2940R -pinDir tx_pcs_tdm_stats_start right -pinY tx_pcs_tdm_stats_start 2960R -pinDir tx_pcs_tdm_stats_valid right -pinY tx_pcs_tdm_stats_valid 2980R -pinBusDir tx_port_pm_rdy right -pinBusY tx_port_pm_rdy 3020R -pinDir tx_serdes_is_am_0 right -pinY tx_serdes_is_am_0 3040R -pinDir tx_serdes_is_am_1 right -pinY tx_serdes_is_am_1 3060R -pinDir tx_serdes_is_am_2 right -pinY tx_serdes_is_am_2 3080R -pinDir tx_serdes_is_am_3 right -pinY tx_serdes_is_am_3 3100R -pinDir tx_serdes_is_am_4 right -pinY tx_serdes_is_am_4 3120R -pinDir tx_serdes_is_am_5 right -pinY tx_serdes_is_am_5 3140R -pinDir tx_serdes_is_am_prefifo_0 right -pinY tx_serdes_is_am_prefifo_0 3160R -pinDir tx_serdes_is_am_prefifo_1 right -pinY tx_serdes_is_am_prefifo_1 3180R -pinDir tx_serdes_is_am_prefifo_2 right -pinY tx_serdes_is_am_prefifo_2 3200R -pinDir tx_serdes_is_am_prefifo_3 right -pinY tx_serdes_is_am_prefifo_3 3220R -pinDir tx_serdes_is_am_prefifo_4 right -pinY tx_serdes_is_am_prefifo_4 3240R -pinDir tx_serdes_is_am_prefifo_5 right -pinY tx_serdes_is_am_prefifo_5 3260R -pinBusDir tx_tsmac_tdm_stats_data right -pinBusY tx_tsmac_tdm_stats_data 3280R -pinBusDir tx_tsmac_tdm_stats_id right -pinBusY tx_tsmac_tdm_stats_id 3300R -pinDir tx_tsmac_tdm_stats_valid right -pinY tx_tsmac_tdm_stats_valid 3320R -pinBusDir ctl_rsvd_in left -pinBusY ctl_rsvd_in 180L -pinBusDir rsvd_in_rx_mac left -pinBusY rsvd_in_rx_mac 200L -pinBusDir rsvd_in_rx_phy left -pinBusY rsvd_in_rx_phy 220L -pinDir rx_all_channel_mac_pm_tick left -pinY rx_all_channel_mac_pm_tick 240L -pinBusDir rx_alt_serdes_clk left -pinBusY rx_alt_serdes_clk 340L -pinDir rx_axi_clk left -pinY rx_axi_clk 360L -pinBusDir rx_port_pm_tick left -pinBusY rx_port_pm_tick 300L -pinBusDir rx_channel_flush left -pinBusY rx_channel_flush 320L -pinDir rx_core_clk left -pinY rx_core_clk 380L -pinDir rx_core_reset left -pinY rx_core_reset 420L -pinBusDir rx_flexif_clk left -pinBusY rx_flexif_clk 480L -pinDir rx_macif_clk left -pinY rx_macif_clk 540L -pinBusDir rx_serdes_clk left -pinBusY rx_serdes_clk 580L -pinDir rx_serdes_fifo_flagin_0 left -pinY rx_serdes_fifo_flagin_0 400L -pinDir rx_serdes_fifo_flagin_1 left -pinY rx_serdes_fifo_flagin_1 440L -pinDir rx_serdes_fifo_flagin_2 left -pinY rx_serdes_fifo_flagin_2 460L -pinDir rx_serdes_fifo_flagin_3 left -pinY rx_serdes_fifo_flagin_3 500L -pinDir rx_serdes_fifo_flagin_4 left -pinY rx_serdes_fifo_flagin_4 520L -pinDir rx_serdes_fifo_flagin_5 left -pinY rx_serdes_fifo_flagin_5 560L -pinBusDir rx_serdes_reset right -pinBusY rx_serdes_reset 3620R -pinBusDir ts_clk left -pinBusY ts_clk 620L -pinDir tx_all_channel_mac_pm_tick left -pinY tx_all_channel_mac_pm_tick 600L -pinBusDir tx_alt_serdes_clk left -pinBusY tx_alt_serdes_clk 640L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 660L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 680L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 700L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 720L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 740L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 760L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 780L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 800L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 820L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 840L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 860L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 880L -pinDir tx_axis_tvalid_0 left -pinY tx_axis_tvalid_0 900L -pinDir tx_axi_clk left -pinY tx_axi_clk 940L -pinBusDir tx_channel_flush left -pinBusY tx_channel_flush 920L -pinDir tx_core_clk left -pinY tx_core_clk 960L -pinDir tx_core_reset left -pinY tx_core_reset 980L -pinBusDir tx_flexif_clk left -pinBusY tx_flexif_clk 1000L -pinDir tx_macif_clk left -pinY tx_macif_clk 1060L -pinBusDir tx_port_pm_tick left -pinBusY tx_port_pm_tick 1020L -pinBusDir tx_preamblein_0 left -pinBusY tx_preamblein_0 1040L -pinBusDir tx_serdes_clk left -pinBusY tx_serdes_clk 1080L -pinBusDir tx_serdes_reset left -pinBusY tx_serdes_reset 1100L -pinDir gt_tx_reset_done_out_0 right -pinY gt_tx_reset_done_out_0 3640R -pinDir gt_rx_reset_done_out_0 right -pinY gt_rx_reset_done_out_0 3660R -pinDir gtpowergood_in left -pinY gtpowergood_in 1120L -pinDir gt_reset_all_in left -pinY gt_reset_all_in 1140L -pinDir gt_reset_tx_datapath_in_0 left -pinY gt_reset_tx_datapath_in_0 1160L -pinDir gt_reset_rx_datapath_in_0 left -pinY gt_reset_rx_datapath_in_0 1180L -pinDir gt_tx_reset_done_out_1 right -pinY gt_tx_reset_done_out_1 3680R -pinDir gt_rx_reset_done_out_1 right -pinY gt_rx_reset_done_out_1 3700R -pinDir gt_reset_tx_datapath_in_1 left -pinY gt_reset_tx_datapath_in_1 1200L -pinDir gt_reset_rx_datapath_in_1 left -pinY gt_reset_rx_datapath_in_1 1220L -pinDir gt_tx_reset_done_out_2 right -pinY gt_tx_reset_done_out_2 3720R -pinDir gt_rx_reset_done_out_2 right -pinY gt_rx_reset_done_out_2 3740R -pinDir gt_reset_tx_datapath_in_2 left -pinY gt_reset_tx_datapath_in_2 1240L -pinDir gt_reset_rx_datapath_in_2 left -pinY gt_reset_rx_datapath_in_2 1260L -pinDir gt_tx_reset_done_out_3 right -pinY gt_tx_reset_done_out_3 3760R -pinDir gt_rx_reset_done_out_3 right -pinY gt_rx_reset_done_out_3 3780R -pinDir gt_reset_tx_datapath_in_3 left -pinY gt_reset_tx_datapath_in_3 1280L -pinDir gt_reset_rx_datapath_in_3 left -pinY gt_reset_rx_datapath_in_3 1300L -pinDir iloreset_out_0 right -pinY iloreset_out_0 620R -pinDir iloreset_out_1 right -pinY iloreset_out_1 640R -pinDir iloreset_out_2 right -pinY iloreset_out_2 660R -pinDir iloreset_out_3 right -pinY iloreset_out_3 680R -pinDir pllreset_out_0 right -pinY pllreset_out_0 520R -pinDir tx_clr_out_0 right -pinY tx_clr_out_0 3860R -pinDir tx_clr_out_1 right -pinY tx_clr_out_1 3340R -pinDir tx_clr_out_2 right -pinY tx_clr_out_2 3360R -pinDir tx_clr_out_3 right -pinY tx_clr_out_3 3380R -pinDir tx_clrb_leaf_out_0 right -pinY tx_clrb_leaf_out_0 3840R -pinDir tx_clrb_leaf_out_1 right -pinY tx_clrb_leaf_out_1 3400R -pinDir tx_clrb_leaf_out_2 right -pinY tx_clrb_leaf_out_2 3420R -pinDir tx_clrb_leaf_out_3 right -pinY tx_clrb_leaf_out_3 3440R -pinDir rx_clr_out_0 right -pinY rx_clr_out_0 3820R -pinDir rx_clr_out_1 right -pinY rx_clr_out_1 3460R -pinDir rx_clr_out_2 right -pinY rx_clr_out_2 3480R -pinDir rx_clr_out_3 right -pinY rx_clr_out_3 3500R -pinDir rx_clrb_leaf_out_0 right -pinY rx_clrb_leaf_out_0 3800R -pinDir rx_clrb_leaf_out_1 right -pinY rx_clrb_leaf_out_1 3520R -pinDir rx_clrb_leaf_out_2 right -pinY rx_clrb_leaf_out_2 3540R -pinDir rx_clrb_leaf_out_3 right -pinY rx_clrb_leaf_out_3 3560R -pinDir ilo_reset_done_0 right -pinY ilo_reset_done_0 700R -pinDir ilo_reset_done_1 right -pinY ilo_reset_done_1 720R -pinDir ilo_reset_done_2 right -pinY ilo_reset_done_2 740R -pinDir ilo_reset_done_3 right -pinY ilo_reset_done_3 760R -pinDir plllock_in_0 right -pinY plllock_in_0 600R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 560 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst bufg_gt_odiv2 -pg 1 -lvl 3 -x 1240 -y 1740 -defaultsOSRD -pinDir outclk left -pinY outclk 20L -pinDir gt_bufgtce left -pinY gt_bufgtce 40L -pinDir gt_bufgtcemask left -pinY gt_bufgtcemask 60L -pinDir gt_bufgtclr left -pinY gt_bufgtclr 80L -pinDir gt_bufgtclrmask left -pinY gt_bufgtclrmask 100L -pinBusDir gt_bufgtdiv left -pinBusY gt_bufgtdiv 120L -pinDir usrclk right -pinY usrclk 120R
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 550 -y 700 -swap {8 1 2 6 3 4 5 10 9 0 7} -defaultsOSRD -pinBusDir MBUFG_GT_I right -pinBusY MBUFG_GT_I 80R -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 20L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 40L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 120L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 60L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 80L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 100L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 120R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 100R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 40R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 60R
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 550 -y 500 -swap {7 4 1 6 2 3 5 10 8 0 9} -defaultsOSRD -pinBusDir MBUFG_GT_I right -pinBusY MBUFG_GT_I 60R -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 80L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 20L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 120L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 40L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 60L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 100L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 120R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 80R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 40R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 100R
preplace inst gt_quad_base -pg 1 -lvl 3 -x 1240 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 509 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 233 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 202 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 103 510 511 512 513 543 541 542 523 550 519 520 522 521 529 530 531 532 533 534 551 552 554 556 558 559 560 561 537 538 539 540 535 536 546 548 545 526 547 527 549 528 517 518 553 524 555 525 557 544 516 514 515} -defaultsOSRD -pinDir HSCLK0_DEBUG left -pinY HSCLK0_DEBUG 20L -pinDir HSCLK1_DEBUG left -pinY HSCLK1_DEBUG 40L -pinDir gt_rxmargin_intf left -pinY gt_rxmargin_intf 60L -pinDir GT_DEBUG right -pinY GT_DEBUG 20R -pinDir GT_DEBUG.gpo right -pinY GT_DEBUG.gpo 40R -pinDir APB3_INTF left -pinY APB3_INTF 80L -pinDir GT_NORTHIN_SOUTHOUT right -pinY GT_NORTHIN_SOUTHOUT 80R -pinDir GT_NORTHOUT_SOUTHIN left -pinY GT_NORTHOUT_SOUTHIN 100L -pinDir CH0_DEBUG left -pinY CH0_DEBUG 120L -pinDir CH1_DEBUG left -pinY CH1_DEBUG 140L -pinDir CH2_DEBUG left -pinY CH2_DEBUG 160L -pinDir CH3_DEBUG left -pinY CH3_DEBUG 200L -pinDir TX0_GT_IP_Interface left -pinY TX0_GT_IP_Interface 180L -pinDir TX1_GT_IP_Interface left -pinY TX1_GT_IP_Interface 220L -pinDir TX2_GT_IP_Interface left -pinY TX2_GT_IP_Interface 240L -pinDir TX3_GT_IP_Interface left -pinY TX3_GT_IP_Interface 260L -pinDir RX0_GT_IP_Interface left -pinY RX0_GT_IP_Interface 880L -pinDir RX1_GT_IP_Interface left -pinY RX1_GT_IP_Interface 900L -pinDir RX2_GT_IP_Interface left -pinY RX2_GT_IP_Interface 920L -pinDir RX3_GT_IP_Interface left -pinY RX3_GT_IP_Interface 940L -pinDir GT_Serial right -pinY GT_Serial 60R -pinDir hsclk0_lcpllreset left -pinY hsclk0_lcpllreset 1380L -pinDir hsclk0_rpllreset left -pinY hsclk0_rpllreset 1340L -pinDir hsclk1_lcpllreset left -pinY hsclk1_lcpllreset 1360L -pinDir hsclk1_rpllreset left -pinY hsclk1_rpllreset 1060L -pinDir hsclk0_lcplllock left -pinY hsclk0_lcplllock 1460L -pinDir hsclk1_lcplllock right -pinY hsclk1_lcplllock 100R -pinDir hsclk0_rplllock right -pinY hsclk0_rplllock 120R -pinDir hsclk1_rplllock right -pinY hsclk1_rplllock 160R -pinDir gtpowergood right -pinY gtpowergood 140R -pinDir ch0_pcierstb left -pinY ch0_pcierstb 1180L -pinDir ch1_pcierstb left -pinY ch1_pcierstb 1200L -pinDir ch2_pcierstb left -pinY ch2_pcierstb 1220L -pinDir ch3_pcierstb left -pinY ch3_pcierstb 1240L -pinDir pcielinkreachtarget left -pinY pcielinkreachtarget 1260L -pinBusDir pcieltssm left -pinBusY pcieltssm 1280L -pinDir ch0_iloreset left -pinY ch0_iloreset 1480L -pinDir ch1_iloreset left -pinY ch1_iloreset 1500L -pinDir ch2_iloreset left -pinY ch2_iloreset 1520L -pinDir ch3_iloreset left -pinY ch3_iloreset 1540L -pinDir ch0_iloresetdone left -pinY ch0_iloresetdone 1560L -pinDir ch1_iloresetdone left -pinY ch1_iloresetdone 1580L -pinDir ch2_iloresetdone left -pinY ch2_iloresetdone 1600L -pinDir ch3_iloresetdone left -pinY ch3_iloresetdone 1620L -pinDir ch0_phystatus right -pinY ch0_phystatus 180R -pinDir ch1_phystatus right -pinY ch1_phystatus 200R -pinDir ch2_phystatus right -pinY ch2_phystatus 220R -pinDir ch3_phystatus right -pinY ch3_phystatus 240R -pinDir refclk0_gtrefclkpd left -pinY refclk0_gtrefclkpd 1300L -pinDir refclk1_gtrefclkpd left -pinY refclk1_gtrefclkpd 1320L -pinDir ch0_txoutclk left -pinY ch0_txoutclk 1420L -pinDir ch0_txusrclk left -pinY ch0_txusrclk 1440L -pinDir ch1_txoutclk right -pinY ch1_txoutclk 260R -pinDir ch1_txusrclk left -pinY ch1_txusrclk 1120L -pinDir ch2_txoutclk right -pinY ch2_txoutclk 280R -pinDir ch2_txusrclk left -pinY ch2_txusrclk 1140L -pinDir ch3_txoutclk right -pinY ch3_txoutclk 300R -pinDir ch3_txusrclk left -pinY ch3_txusrclk 1160L -pinDir ch0_rxoutclk left -pinY ch0_rxoutclk 1020L -pinDir ch0_rxusrclk left -pinY ch0_rxusrclk 1040L -pinDir ch1_rxoutclk right -pinY ch1_rxoutclk 320R -pinDir ch1_rxusrclk left -pinY ch1_rxusrclk 1080L -pinDir ch2_rxoutclk right -pinY ch2_rxoutclk 340R -pinDir ch2_rxusrclk left -pinY ch2_rxusrclk 1100L -pinDir ch3_rxoutclk right -pinY ch3_rxoutclk 360R -pinDir ch3_rxusrclk left -pinY ch3_rxusrclk 1400L -pinDir GT_REFCLK0 left -pinY GT_REFCLK0 1000L -pinDir apb3clk left -pinY apb3clk 960L -pinDir apb3presetn left -pinY apb3presetn 980L
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 550 -y 380 -defaultsOSRD -pinDir CLK_IN_D1 left -pinY CLK_IN_D1 20L -pinBusDir IBUFDS_GTME5_CEB left -pinBusY IBUFDS_GTME5_CEB 40L -pinBusDir IBUFDS_GTME5_O right -pinBusY IBUFDS_GTME5_O 20R -pinBusDir IBUFDS_GTME5_ODIV2 right -pinBusY IBUFDS_GTME5_ODIV2 40R
preplace netloc dcmac_0_iloreset_out_0 1 2 1 N 1520
preplace netloc dcmac_0_iloreset_out_1 1 2 1 N 1540
preplace netloc dcmac_0_iloreset_out_2 1 2 1 N 1560
preplace netloc dcmac_0_iloreset_out_3 1 2 1 N 1580
preplace netloc dcmac_0_pllreset_out_0 1 2 1 910 1100n
preplace netloc dcmac_0_tx_clr_out_0 1 1 2 280 4820 810
preplace netloc dcmac_0_tx_clrb_leaf_out_0 1 1 2 260 4840 850
preplace netloc dcmac_0_rx_clr_out_0 1 1 2 240 4860 910
preplace netloc dcmac_0_rx_clrb_leaf_out_0 1 1 2 220 4880 990
preplace netloc gt_quad_base_ch0_iloresetdone 1 2 1 N 1600
preplace netloc gt_quad_base_ch1_iloresetdone 1 2 1 N 1620
preplace netloc gt_quad_base_ch2_iloresetdone 1 2 1 N 1640
preplace netloc gt_quad_base_ch3_iloresetdone 1 2 1 N 1660
preplace netloc gt_quad_base_hsclk0_lcplllock 1 2 1 N 1500
preplace netloc xlconstant_0_dout 1 1 1 180 580n
preplace netloc gt_quad_base_ch0_txoutclk 1 2 1 890 780n
preplace netloc gt_quad_base_ch0_rxoutclk 1 2 1 950 560n
preplace netloc s_axi_aclk_1 1 0 2 NJ 1160 NJ
preplace netloc s_axi_aresetn_1 1 0 3 NJ 1180 200 340 990J
preplace netloc dcmac_0_rx_axis_tdata0 1 2 2 NJ 2980 NJ
preplace netloc dcmac_0_rx_axis_tdata1 1 2 2 NJ 3060 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 2 NJ 3140 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 2 NJ 3220 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 2 NJ 3300 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 2 NJ 3380 NJ
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 2 NJ 3460 NJ
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 2 NJ 3540 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 2 NJ 3620 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 2 NJ 3700 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 2 NJ 3780 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 2 NJ 3820 NJ
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 2 NJ 3900 NJ
preplace netloc dcmac_0_tx_axis_taf_0 1 2 2 NJ 4480 NJ
preplace netloc dcmac_0_tx_axis_tready_0 1 2 2 NJ 4500 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 1240 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 1260 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 1280 NJ
preplace netloc rx_core_reset_1 1 0 2 NJ 1320 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 1380 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 1440 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 1480 NJ
preplace netloc rx_serdes_reset_1 1 2 2 NJ 4520 NJ
preplace netloc ts_clk_1 1 0 2 NJ 1520 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 1540 NJ
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 1560 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 1580 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 1600 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 1620 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 1640 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 1660 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 1680 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 1700 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 1720 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 1740 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 1760 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 1780 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 1800 NJ
preplace netloc tx_axi_clk_1 1 0 2 NJ 1840 NJ
preplace netloc tx_core_clk_1 1 0 2 NJ 1860 NJ
preplace netloc tx_core_reset_1 1 0 2 NJ 1880 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 1900 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 1960 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 1980 NJ
preplace netloc tx_serdes_reset_1 1 0 2 NJ 2000 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 2 NJ 4540 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 2 NJ 4560 NJ
preplace netloc gtpowergood_in_1 1 0 2 NJ 2020 NJ
preplace netloc gt_reset_all_in_1 1 0 2 NJ 2040 NJ
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 2060 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 2080 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 2 NJ 4580 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 2 NJ 4600 NJ
preplace netloc gt_reset_tx_datapath_in_1_1 1 0 2 NJ 2100 NJ
preplace netloc gt_reset_rx_datapath_in_1_1 1 0 2 NJ 2120 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 2 NJ 4620 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 2 NJ 4640 NJ
preplace netloc gt_reset_tx_datapath_in_2_1 1 0 2 NJ 2140 NJ
preplace netloc gt_reset_rx_datapath_in_2_1 1 0 2 NJ 2160 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 2 NJ 4660 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 2 NJ 4680 NJ
preplace netloc gt_reset_tx_datapath_in_3_1 1 0 2 NJ 2180 NJ
preplace netloc gt_reset_rx_datapath_in_3_1 1 0 2 NJ 2200 NJ
preplace netloc bufg_gt_odiv2_usrclk 1 3 1 NJ 1860
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 810J 1960 NJ
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 830 1980 NJ
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 850J 1920 NJ
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 870 1940 NJ
preplace netloc gt_quad_base_gtpowergood 1 3 1 NJ 180
preplace netloc gt_quad_base_gpo 1 3 1 NJ 80
preplace netloc apb3clk_quad_1 1 0 3 NJ 320 NJ 320 1010J
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 930J 420n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 970 400n
preplace netloc s_axi_1 1 0 2 NJ 1020 NJ
preplace netloc gt_quad_base_GT_Serial 1 3 1 NJ 100
preplace netloc Conn1 1 0 2 NJ 400 NJ
preplace netloc dcmac_0_gtm_rx_serdes_interface_0 1 2 1 N 920
preplace netloc dcmac_0_gtm_rx_serdes_interface_2 1 2 1 N 960
preplace netloc dcmac_0_gtm_rx_serdes_interface_3 1 2 1 N 980
preplace netloc dcmac_0_gtm_rx_serdes_interface_1 1 2 1 N 940
preplace netloc Conn2 1 0 3 NJ 220 NJ 220 NJ
preplace netloc Conn3 1 0 2 NJ 1060 NJ
preplace netloc Conn4 1 0 3 NJ 260 NJ 260 NJ
preplace netloc Conn5 1 0 3 NJ 280 NJ 280 NJ
preplace netloc Conn6 1 0 3 NJ 300 NJ 300 NJ
levelinfo -pg 1 0 100 550 1240 1480
pagesize -pg 1 -db -bbox -sgen -240 0 1710 4890
",
   "No Loops_ScaleFactor":"0.122975",
   "No Loops_TopLeft":"-3423,0",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 2270 -defaultsOSRD
preplace port ctl_txrx_port0 -pg 1 -lvl 0 -x 0 -y 2290 -defaultsOSRD
preplace port ctl_txrx_port1 -pg 1 -lvl 0 -x 0 -y 2310 -defaultsOSRD
preplace port ctl_txrx_port2 -pg 1 -lvl 0 -x 0 -y 2330 -defaultsOSRD
preplace port ctl_txrx_port3 -pg 1 -lvl 0 -x 0 -y 2350 -defaultsOSRD
preplace port ctl_txrx_port4 -pg 1 -lvl 0 -x 0 -y 2370 -defaultsOSRD
preplace port ctl_txrx_port5 -pg 1 -lvl 0 -x 0 -y 2390 -defaultsOSRD
preplace port ctl_port -pg 1 -lvl 0 -x 0 -y 2410 -defaultsOSRD
preplace port GT_Serial -pg 1 -lvl 4 -x 1580 -y 610 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 2430 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 2450 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 4 -x 1580 -y 1870 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 4 -x 1580 -y 1890 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 4 -x 1580 -y 1910 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 4 -x 1580 -y 1930 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 4 -x 1580 -y 1950 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 4 -x 1580 -y 1970 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 4 -x 1580 -y 2030 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 4 -x 1580 -y 2050 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 4 -x 1580 -y 2070 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 4 -x 1580 -y 2110 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 4 -x 1580 -y 2130 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 4 -x 1580 -y 2170 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 4 -x 1580 -y 2190 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_0 -pg 1 -lvl 4 -x 1580 -y 2250 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_1 -pg 1 -lvl 4 -x 1580 -y 2270 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_2 -pg 1 -lvl 4 -x 1580 -y 2290 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_3 -pg 1 -lvl 4 -x 1580 -y 2310 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_4 -pg 1 -lvl 4 -x 1580 -y 2330 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_5 -pg 1 -lvl 4 -x 1580 -y 2350 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_0 -pg 1 -lvl 4 -x 1580 -y 2370 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_1 -pg 1 -lvl 4 -x 1580 -y 2390 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_2 -pg 1 -lvl 4 -x 1580 -y 2410 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_3 -pg 1 -lvl 4 -x 1580 -y 2430 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_4 -pg 1 -lvl 4 -x 1580 -y 2450 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_5 -pg 1 -lvl 4 -x 1580 -y 2470 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_6 -pg 1 -lvl 4 -x 1580 -y 2490 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_7 -pg 1 -lvl 4 -x 1580 -y 2510 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_8 -pg 1 -lvl 4 -x 1580 -y 2530 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_9 -pg 1 -lvl 4 -x 1580 -y 2550 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_10 -pg 1 -lvl 4 -x 1580 -y 2570 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_11 -pg 1 -lvl 4 -x 1580 -y 2590 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_12 -pg 1 -lvl 4 -x 1580 -y 2610 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_13 -pg 1 -lvl 4 -x 1580 -y 2630 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_14 -pg 1 -lvl 4 -x 1580 -y 2650 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_15 -pg 1 -lvl 4 -x 1580 -y 2670 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_16 -pg 1 -lvl 4 -x 1580 -y 2690 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_17 -pg 1 -lvl 4 -x 1580 -y 2710 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_18 -pg 1 -lvl 4 -x 1580 -y 2730 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_19 -pg 1 -lvl 4 -x 1580 -y 2750 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_20 -pg 1 -lvl 4 -x 1580 -y 2770 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_21 -pg 1 -lvl 4 -x 1580 -y 2790 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_22 -pg 1 -lvl 4 -x 1580 -y 2810 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_23 -pg 1 -lvl 4 -x 1580 -y 2830 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_0 -pg 1 -lvl 4 -x 1580 -y 2850 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_1 -pg 1 -lvl 4 -x 1580 -y 2870 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_2 -pg 1 -lvl 4 -x 1580 -y 2890 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_3 -pg 1 -lvl 4 -x 1580 -y 2910 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_4 -pg 1 -lvl 4 -x 1580 -y 2930 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_5 -pg 1 -lvl 4 -x 1580 -y 2950 -defaultsOSRD
preplace port port-id_rx_tsmac_tdm_stats_valid -pg 1 -lvl 4 -x 1580 -y 3010 -defaultsOSRD
preplace port port-id_c0_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 4 -x 1580 -y 3110 -defaultsOSRD
preplace port port-id_c1_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 4 -x 1580 -y 3210 -defaultsOSRD
preplace port port-id_c2_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 4 -x 1580 -y 3310 -defaultsOSRD
preplace port port-id_c3_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 4 -x 1580 -y 3410 -defaultsOSRD
preplace port port-id_c4_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 4 -x 1580 -y 3510 -defaultsOSRD
preplace port port-id_c5_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 4 -x 1580 -y 3610 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_rdy -pg 1 -lvl 4 -x 1580 -y 3630 -defaultsOSRD
preplace port port-id_tx_axis_taf_0 -pg 1 -lvl 4 -x 1580 -y 3650 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 4 -x 1580 -y 3670 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_start -pg 1 -lvl 4 -x 1580 -y 3710 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_valid -pg 1 -lvl 4 -x 1580 -y 3730 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_0 -pg 1 -lvl 4 -x 1580 -y 3770 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_1 -pg 1 -lvl 4 -x 1580 -y 3790 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_2 -pg 1 -lvl 4 -x 1580 -y 3810 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_3 -pg 1 -lvl 4 -x 1580 -y 3830 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_4 -pg 1 -lvl 4 -x 1580 -y 3850 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_5 -pg 1 -lvl 4 -x 1580 -y 3870 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_0 -pg 1 -lvl 4 -x 1580 -y 3890 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_1 -pg 1 -lvl 4 -x 1580 -y 3910 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_2 -pg 1 -lvl 4 -x 1580 -y 3930 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_3 -pg 1 -lvl 4 -x 1580 -y 3950 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_4 -pg 1 -lvl 4 -x 1580 -y 3970 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_5 -pg 1 -lvl 4 -x 1580 -y 3990 -defaultsOSRD
preplace port port-id_tx_tsmac_tdm_stats_valid -pg 1 -lvl 4 -x 1580 -y 4050 -defaultsOSRD
preplace port port-id_rx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x 0 -y 2530 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 2570 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 2630 -defaultsOSRD
preplace port port-id_rx_core_reset -pg 1 -lvl 0 -x 0 -y 2650 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 2690 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_0 -pg 1 -lvl 0 -x 0 -y 2730 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_1 -pg 1 -lvl 0 -x 0 -y 2750 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_2 -pg 1 -lvl 0 -x 0 -y 2770 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_3 -pg 1 -lvl 0 -x 0 -y 2790 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_4 -pg 1 -lvl 0 -x 0 -y 2810 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_5 -pg 1 -lvl 0 -x 0 -y 2830 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x 0 -y 2890 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 2970 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 2990 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 3010 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 3030 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 3050 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 3070 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 3130 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 3150 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 3170 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 3190 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 3230 -defaultsOSRD
preplace port port-id_tx_core_reset -pg 1 -lvl 0 -x 0 -y 3250 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 3290 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 4 -x 1580 -y 4070 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 4 -x 1580 -y 4090 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 3390 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 3410 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 3430 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 3450 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 4 -x 1580 -y 4110 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 4 -x 1580 -y 4130 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 3470 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 3490 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 4 -x 1580 -y 4150 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 4 -x 1580 -y 4170 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 3510 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 3530 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 4 -x 1580 -y 4190 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 4 -x 1580 -y 4210 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 3550 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 3570 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 4 -x 1580 -y 1690 -defaultsOSRD
preplace port port-id_ch0_tx_usr_clk2_0 -pg 1 -lvl 4 -x 1580 -y 1810 -defaultsOSRD
preplace port port-id_ch0_rx_usr_clk2_0 -pg 1 -lvl 4 -x 1580 -y 1770 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 4 -x 1580 -y 710 -defaultsOSRD
preplace port port-id_gt_rxcdrhold -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 4 -x 1580 -y 1830 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 4 -x 1580 -y 1850 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 4 -x 1580 -y 1990 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 4 -x 1580 -y 2010 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 4 -x 1580 -y 2090 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 4 -x 1580 -y 2150 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 4 -x 1580 -y 2210 -defaultsOSRD
preplace portBus rx_preambleout_0 -pg 1 -lvl 4 -x 1580 -y 2230 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_data -pg 1 -lvl 4 -x 1580 -y 2970 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_id -pg 1 -lvl 4 -x 1580 -y 2990 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 4 -x 1580 -y 3030 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 4 -x 1580 -y 3050 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 4 -x 1580 -y 3070 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 4 -x 1580 -y 3090 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 4 -x 1580 -y 3130 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 4 -x 1580 -y 3150 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 4 -x 1580 -y 3170 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 4 -x 1580 -y 3190 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 4 -x 1580 -y 3230 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 4 -x 1580 -y 3250 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 4 -x 1580 -y 3270 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 4 -x 1580 -y 3290 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 4 -x 1580 -y 3330 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 4 -x 1580 -y 3350 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 4 -x 1580 -y 3370 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 4 -x 1580 -y 3390 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 4 -x 1580 -y 3430 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 4 -x 1580 -y 3450 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 4 -x 1580 -y 3470 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 4 -x 1580 -y 3490 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 4 -x 1580 -y 3530 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 4 -x 1580 -y 3550 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 4 -x 1580 -y 3570 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 4 -x 1580 -y 3590 -defaultsOSRD
preplace portBus tx_pcs_tdm_stats_data -pg 1 -lvl 4 -x 1580 -y 3690 -defaultsOSRD
preplace portBus tx_port_pm_rdy -pg 1 -lvl 4 -x 1580 -y 3750 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_data -pg 1 -lvl 4 -x 1580 -y 4010 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_id -pg 1 -lvl 4 -x 1580 -y 4030 -defaultsOSRD
preplace portBus ctl_rsvd_in -pg 1 -lvl 0 -x 0 -y 2470 -defaultsOSRD
preplace portBus rsvd_in_rx_mac -pg 1 -lvl 0 -x 0 -y 2490 -defaultsOSRD
preplace portBus rsvd_in_rx_phy -pg 1 -lvl 0 -x 0 -y 2510 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 2550 -defaultsOSRD
preplace portBus rx_port_pm_tick -pg 1 -lvl 0 -x 0 -y 2590 -defaultsOSRD
preplace portBus rx_channel_flush -pg 1 -lvl 0 -x 0 -y 2610 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 2670 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 2710 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 0 -x 0 -y 2850 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 2870 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 2910 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 2930 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 2950 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 3090 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 3110 -defaultsOSRD
preplace portBus tx_channel_flush -pg 1 -lvl 0 -x 0 -y 3210 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 3270 -defaultsOSRD
preplace portBus tx_port_pm_tick -pg 1 -lvl 0 -x 0 -y 3310 -defaultsOSRD
preplace portBus tx_preamblein_0 -pg 1 -lvl 0 -x 0 -y 3330 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 3350 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x 0 -y 3370 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 4 -x 1580 -y 1790 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 4 -x 1580 -y 1750 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus ch0_txrate_0 -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace portBus ch1_txrate_0 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace portBus ch2_txrate_0 -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus ch3_txrate_0 -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace portBus ch0_rxrate_0 -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace portBus ch1_rxrate_0 -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace portBus ch2_rxrate_0 -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace portBus ch3_rxrate_0 -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace portBus ch0_loopback_0 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace portBus ch1_loopback_0 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace portBus ch2_loopback_0 -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus ch3_loopback_0 -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 4 -x 1580 -y 20 -defaultsOSRD
preplace inst dcmac_0 -pg 1 -lvl 2 -x 530 -y 2970 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 100 -y 890 -defaultsOSRD
preplace inst bufg_gt_odiv2 -pg 1 -lvl 3 -x 1240 -y 1690 -defaultsOSRD
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 530 -y 1150 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 530 -y 930 -defaultsOSRD
preplace inst gt_quad_base -pg 1 -lvl 3 -x 1240 -y 810 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 530 -y 700 -defaultsOSRD
preplace netloc dcmac_0_iloreset_out_0 1 2 1 1010 1220n
preplace netloc dcmac_0_iloreset_out_1 1 2 1 1020 1240n
preplace netloc dcmac_0_iloreset_out_2 1 2 1 1040 1260n
preplace netloc dcmac_0_iloreset_out_3 1 2 1 1050 1280n
preplace netloc dcmac_0_pllreset_out_0 1 2 1 1030 1020n
preplace netloc dcmac_0_tx_clr_out_0 1 1 2 230 4740 1000
preplace netloc dcmac_0_tx_clrb_leaf_out_0 1 1 2 220 4750 880
preplace netloc dcmac_0_rx_clr_out_0 1 1 2 210 4760 810
preplace netloc dcmac_0_rx_clrb_leaf_out_0 1 1 2 200 4770 780
preplace netloc gt_quad_base_ch0_iloresetdone 1 1 3 280 4690 NJ 4690 1480
preplace netloc gt_quad_base_ch1_iloresetdone 1 1 3 270 4700 NJ 4700 1470
preplace netloc gt_quad_base_ch2_iloresetdone 1 1 3 260 4710 NJ 4710 1460
preplace netloc gt_quad_base_ch3_iloresetdone 1 1 3 250 4720 NJ 4720 1450
preplace netloc gt_quad_base_hsclk0_lcplllock 1 1 3 240 4730 NJ 4730 1490
preplace netloc xlconstant_0_dout 1 1 1 180 890n
preplace netloc gt_quad_base_ch0_txoutclk 1 1 3 220 810 870J 1810 1440
preplace netloc gt_quad_base_ch0_rxoutclk 1 1 3 210 800 890J 1800 1430
preplace netloc s_axi_aclk_1 1 0 2 NJ 2430 NJ
preplace netloc s_axi_aresetn_1 1 0 3 NJ 2450 190 790 910J
preplace netloc dcmac_0_rx_axis_tdata0 1 2 2 800J 1860 1540J
preplace netloc dcmac_0_rx_axis_tdata1 1 2 2 790J 1870 1550J
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 2 780J 1880 1560J
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 2 NJ 1890 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 2 NJ 1910 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 2 NJ 1930 NJ
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 2 NJ 1950 NJ
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 2 NJ 1970 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 2 NJ 1990 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 2 NJ 2010 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 2 NJ 2030 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 2 NJ 2050 NJ
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 2 NJ 2070 NJ
preplace netloc dcmac_0_rx_lane_aligner_fill 1 2 2 NJ 2090 NJ
preplace netloc dcmac_0_rx_lane_aligner_fill_start 1 2 2 NJ 2110 NJ
preplace netloc dcmac_0_rx_lane_aligner_fill_valid 1 2 2 NJ 2130 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_data 1 2 2 NJ 2150 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_start 1 2 2 NJ 2170 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_valid 1 2 2 NJ 2190 NJ
preplace netloc dcmac_0_rx_port_pm_rdy 1 2 2 NJ 2210 NJ
preplace netloc dcmac_0_rx_preambleout_0 1 2 2 NJ 2230 NJ
preplace netloc dcmac_0_rx_serdes_albuf_restart_0 1 2 2 NJ 2250 NJ
preplace netloc dcmac_0_rx_serdes_albuf_restart_1 1 2 2 NJ 2270 NJ
preplace netloc dcmac_0_rx_serdes_albuf_restart_2 1 2 2 NJ 2290 NJ
preplace netloc dcmac_0_rx_serdes_albuf_restart_3 1 2 2 NJ 2310 NJ
preplace netloc dcmac_0_rx_serdes_albuf_restart_4 1 2 2 NJ 2330 NJ
preplace netloc dcmac_0_rx_serdes_albuf_restart_5 1 2 2 NJ 2350 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_0 1 2 2 NJ 2370 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_1 1 2 2 NJ 2390 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_2 1 2 2 NJ 2410 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_3 1 2 2 NJ 2430 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_4 1 2 2 NJ 2450 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_5 1 2 2 NJ 2470 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_6 1 2 2 NJ 2490 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_7 1 2 2 NJ 2510 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_8 1 2 2 NJ 2530 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_9 1 2 2 NJ 2550 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_10 1 2 2 NJ 2570 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_11 1 2 2 NJ 2590 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_12 1 2 2 NJ 2610 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_13 1 2 2 NJ 2630 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_14 1 2 2 NJ 2650 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_15 1 2 2 NJ 2670 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_16 1 2 2 NJ 2690 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_17 1 2 2 NJ 2710 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_18 1 2 2 NJ 2730 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_19 1 2 2 NJ 2750 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_20 1 2 2 NJ 2770 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_21 1 2 2 NJ 2790 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_22 1 2 2 NJ 2810 NJ
preplace netloc dcmac_0_rx_serdes_albuf_slip_23 1 2 2 NJ 2830 NJ
preplace netloc dcmac_0_rx_serdes_fifo_flagout_0 1 2 2 NJ 2850 NJ
preplace netloc dcmac_0_rx_serdes_fifo_flagout_1 1 2 2 NJ 2870 NJ
preplace netloc dcmac_0_rx_serdes_fifo_flagout_2 1 2 2 NJ 2890 NJ
preplace netloc dcmac_0_rx_serdes_fifo_flagout_3 1 2 2 NJ 2910 NJ
preplace netloc dcmac_0_rx_serdes_fifo_flagout_4 1 2 2 NJ 2930 NJ
preplace netloc dcmac_0_rx_serdes_fifo_flagout_5 1 2 2 NJ 2950 NJ
preplace netloc dcmac_0_rx_tsmac_tdm_stats_data 1 2 2 NJ 2970 NJ
preplace netloc dcmac_0_rx_tsmac_tdm_stats_id 1 2 2 NJ 2990 NJ
preplace netloc dcmac_0_rx_tsmac_tdm_stats_valid 1 2 2 NJ 3010 NJ
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_0 1 2 2 NJ 3030 NJ
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_1 1 2 2 NJ 3050 NJ
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_2 1 2 2 NJ 3070 NJ
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_3 1 2 2 NJ 3090 NJ
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_valid 1 2 2 NJ 3110 NJ
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_0 1 2 2 NJ 3130 NJ
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_1 1 2 2 NJ 3150 NJ
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_2 1 2 2 NJ 3170 NJ
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_3 1 2 2 NJ 3190 NJ
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_valid 1 2 2 NJ 3210 NJ
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_0 1 2 2 NJ 3230 NJ
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_1 1 2 2 NJ 3250 NJ
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_2 1 2 2 NJ 3270 NJ
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_3 1 2 2 NJ 3290 NJ
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_valid 1 2 2 NJ 3310 NJ
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_0 1 2 2 NJ 3330 NJ
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_1 1 2 2 NJ 3350 NJ
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_2 1 2 2 NJ 3370 NJ
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_3 1 2 2 NJ 3390 NJ
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_valid 1 2 2 NJ 3410 NJ
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_0 1 2 2 NJ 3430 NJ
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_1 1 2 2 NJ 3450 NJ
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_2 1 2 2 NJ 3470 NJ
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_3 1 2 2 NJ 3490 NJ
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_valid 1 2 2 NJ 3510 NJ
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_0 1 2 2 NJ 3530 NJ
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_1 1 2 2 NJ 3550 NJ
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_2 1 2 2 NJ 3570 NJ
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_3 1 2 2 NJ 3590 NJ
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_valid 1 2 2 NJ 3610 NJ
preplace netloc dcmac_0_tx_all_channel_mac_pm_rdy 1 2 2 NJ 3630 NJ
preplace netloc dcmac_0_tx_axis_taf_0 1 2 2 NJ 3650 NJ
preplace netloc dcmac_0_tx_axis_tready_0 1 2 2 NJ 3670 NJ
preplace netloc dcmac_0_tx_pcs_tdm_stats_data 1 2 2 NJ 3690 NJ
preplace netloc dcmac_0_tx_pcs_tdm_stats_start 1 2 2 NJ 3710 NJ
preplace netloc dcmac_0_tx_pcs_tdm_stats_valid 1 2 2 NJ 3730 NJ
preplace netloc dcmac_0_tx_port_pm_rdy 1 2 2 NJ 3750 NJ
preplace netloc dcmac_0_tx_serdes_is_am_0 1 2 2 NJ 3770 NJ
preplace netloc dcmac_0_tx_serdes_is_am_1 1 2 2 NJ 3790 NJ
preplace netloc dcmac_0_tx_serdes_is_am_2 1 2 2 NJ 3810 NJ
preplace netloc dcmac_0_tx_serdes_is_am_3 1 2 2 NJ 3830 NJ
preplace netloc dcmac_0_tx_serdes_is_am_4 1 2 2 NJ 3850 NJ
preplace netloc dcmac_0_tx_serdes_is_am_5 1 2 2 NJ 3870 NJ
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_0 1 2 2 NJ 3890 NJ
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_1 1 2 2 NJ 3910 NJ
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_2 1 2 2 NJ 3930 NJ
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_3 1 2 2 NJ 3950 NJ
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_4 1 2 2 NJ 3970 NJ
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_5 1 2 2 NJ 3990 NJ
preplace netloc dcmac_0_tx_tsmac_tdm_stats_data 1 2 2 NJ 4010 NJ
preplace netloc dcmac_0_tx_tsmac_tdm_stats_id 1 2 2 NJ 4030 NJ
preplace netloc dcmac_0_tx_tsmac_tdm_stats_valid 1 2 2 NJ 4050 NJ
preplace netloc ctl_rsvd_in_1 1 0 2 NJ 2470 NJ
preplace netloc rsvd_in_rx_mac_1 1 0 2 NJ 2490 NJ
preplace netloc rsvd_in_rx_phy_1 1 0 2 NJ 2510 NJ
preplace netloc rx_all_channel_mac_pm_tick_1 1 0 2 NJ 2530 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 2550 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 2570 NJ
preplace netloc rx_port_pm_tick_1 1 0 2 NJ 2590 NJ
preplace netloc rx_channel_flush_1 1 0 2 NJ 2610 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 2630 NJ
preplace netloc rx_core_reset_1 1 0 2 NJ 2650 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 2670 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 2690 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 2710 NJ
preplace netloc rx_serdes_fifo_flagin_0_1 1 0 2 NJ 2730 NJ
preplace netloc rx_serdes_fifo_flagin_1_1 1 0 2 NJ 2750 NJ
preplace netloc rx_serdes_fifo_flagin_2_1 1 0 2 NJ 2770 NJ
preplace netloc rx_serdes_fifo_flagin_3_1 1 0 2 NJ 2790 NJ
preplace netloc rx_serdes_fifo_flagin_4_1 1 0 2 NJ 2810 NJ
preplace netloc rx_serdes_fifo_flagin_5_1 1 0 2 NJ 2830 NJ
preplace netloc rx_serdes_reset_1 1 0 2 NJ 2850 NJ
preplace netloc ts_clk_1 1 0 2 NJ 2870 NJ
preplace netloc tx_all_channel_mac_pm_tick_1 1 0 2 NJ 2890 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 2910 NJ
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 2930 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 2950 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 2970 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 2990 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 3010 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 3030 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 3050 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 3070 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 3090 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 3110 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 3130 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 3150 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 3170 NJ
preplace netloc tx_axi_clk_1 1 0 2 NJ 3190 NJ
preplace netloc tx_channel_flush_1 1 0 2 NJ 3210 NJ
preplace netloc tx_core_clk_1 1 0 2 NJ 3230 NJ
preplace netloc tx_core_reset_1 1 0 2 NJ 3250 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 3270 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 3290 NJ
preplace netloc tx_port_pm_tick_1 1 0 2 NJ 3310 NJ
preplace netloc tx_preamblein_0_1 1 0 2 NJ 3330 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 3350 NJ
preplace netloc tx_serdes_reset_1 1 0 2 NJ 3370 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 2 NJ 4070 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 2 NJ 4090 NJ
preplace netloc gtpowergood_in_1 1 0 2 NJ 3390 NJ
preplace netloc gt_reset_all_in_1 1 0 2 NJ 3410 NJ
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 3430 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 3450 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 2 NJ 4110 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 2 NJ 4130 NJ
preplace netloc gt_reset_tx_datapath_in_1_1 1 0 2 NJ 3470 NJ
preplace netloc gt_reset_rx_datapath_in_1_1 1 0 2 NJ 3490 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 2 NJ 4150 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 2 NJ 4170 NJ
preplace netloc gt_reset_tx_datapath_in_2_1 1 0 2 NJ 3510 NJ
preplace netloc gt_reset_rx_datapath_in_2_1 1 0 2 NJ 3530 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 2 NJ 4190 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 2 NJ 4210 NJ
preplace netloc gt_reset_tx_datapath_in_3_1 1 0 2 NJ 3550 NJ
preplace netloc gt_reset_rx_datapath_in_3_1 1 0 2 NJ 3570 NJ
preplace netloc bufg_gt_odiv2_usrclk 1 3 1 NJ 1690
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 820J 1840 1520J
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 810 1850 1530J
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 850J 1820 1500J
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 830 1830 1510J
preplace netloc gt_quad_base_gtpowergood 1 3 1 NJ 710
preplace netloc gt_txpostcursor_1 1 0 3 NJ 420 NJ 420 1040
preplace netloc gt_txprecursor_1 1 0 3 NJ 440 NJ 440 1030
preplace netloc gt_txmaincursor_1 1 0 3 NJ 400 NJ 400 1050
preplace netloc ch0_txrate_0_1 1 0 3 NJ 460 NJ 460 NJ
preplace netloc ch1_txrate_0_1 1 0 3 NJ 540 NJ 540 870J
preplace netloc ch2_txrate_0_1 1 0 3 NJ 560 NJ 560 850J
preplace netloc ch3_txrate_0_1 1 0 3 NJ 580 NJ 580 870J
preplace netloc gt_rxcdrhold_1 1 0 3 NJ 600 NJ 600 1010
preplace netloc ch0_rxrate_0_1 1 0 3 NJ 620 180J 610 1020J
preplace netloc ch1_rxrate_0_1 1 0 3 NJ 640 190J 620 1000J
preplace netloc ch2_rxrate_0_1 1 0 3 NJ 660 220J 630 990J
preplace netloc ch3_rxrate_0_1 1 0 3 NJ 770 NJ 770 970J
preplace netloc ch0_loopback_0_1 1 0 3 NJ 240 NJ 240 NJ
preplace netloc ch1_loopback_0_1 1 0 3 NJ 280 NJ 280 NJ
preplace netloc ch2_loopback_0_1 1 0 3 NJ 320 NJ 320 NJ
preplace netloc ch3_loopback_0_1 1 0 3 NJ 360 NJ 360 NJ
preplace netloc gt_quad_base_gpo 1 2 2 1050 20 NJ
preplace netloc apb3clk_quad_1 1 0 3 NJ 790 180J 780 920J
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 940J 710n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 980 690n
preplace netloc dcmac_0_gtm_tx_serdes_interface_0 1 2 1 840 380n
preplace netloc dcmac_0_gtm_tx_serdes_interface_1 1 2 1 860 480n
preplace netloc dcmac_0_gtm_tx_serdes_interface_2 1 2 1 880 580n
preplace netloc dcmac_0_gtm_tx_serdes_interface_3 1 2 1 900 680n
preplace netloc dcmac_0_gtm_rx_serdes_interface_0 1 2 1 930 780n
preplace netloc dcmac_0_gtm_rx_serdes_interface_1 1 2 1 950 840n
preplace netloc dcmac_0_gtm_rx_serdes_interface_2 1 2 1 960 900n
preplace netloc dcmac_0_gtm_rx_serdes_interface_3 1 2 1 990 960n
preplace netloc s_axi_1 1 0 2 NJ 2270 NJ
preplace netloc ctl_txrx_port0_1 1 0 2 NJ 2290 NJ
preplace netloc ctl_txrx_port1_1 1 0 2 NJ 2310 NJ
preplace netloc ctl_txrx_port2_1 1 0 2 NJ 2330 NJ
preplace netloc ctl_txrx_port3_1 1 0 2 NJ 2350 NJ
preplace netloc ctl_txrx_port4_1 1 0 2 NJ 2370 NJ
preplace netloc ctl_txrx_port5_1 1 0 2 NJ 2390 NJ
preplace netloc ctl_port_1 1 0 2 NJ 2410 NJ
preplace netloc gt_quad_base_GT_Serial 1 3 1 NJ 610
preplace netloc Conn1 1 0 2 NJ 690 NJ
levelinfo -pg 1 0 100 530 1240 1580
pagesize -pg 1 -db -bbox -sgen -240 0 1910 4780
"
}

