[11/23 13:31:51      0s] 
[11/23 13:31:51      0s] Cadence Innovus(TM) Implementation System.
[11/23 13:31:51      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/23 13:31:51      0s] 
[11/23 13:31:51      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[11/23 13:31:51      0s] Options:	
[11/23 13:31:51      0s] Date:		Sat Nov 23 13:31:51 2024
[11/23 13:31:51      0s] Host:		cadencesys3 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[11/23 13:31:51      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[11/23 13:31:51      0s] 
[11/23 13:31:51      0s] License:
[11/23 13:31:51      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/23 13:31:51      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/23 13:32:00      8s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/23 13:32:00      8s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[11/23 13:32:00      8s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/23 13:32:00      8s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[11/23 13:32:00      8s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[11/23 13:32:00      8s] @(#)CDS: CPE v20.14-s080
[11/23 13:32:00      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/23 13:32:00      8s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[11/23 13:32:00      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/23 13:32:00      8s] @(#)CDS: RCDB 11.15.0
[11/23 13:32:00      8s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[11/23 13:32:00      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA.

[11/23 13:32:00      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/23 13:32:01      9s] 
[11/23 13:32:01      9s] **INFO:  MMMC transition support version v31-84 
[11/23 13:32:01      9s] 
[11/23 13:32:01      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/23 13:32:01      9s] <CMD> suppressMessage ENCEXT-2799
[11/23 13:32:01      9s] <CMD> getVersion
[11/23 13:32:01      9s] <CMD> getVersion
[11/23 13:32:01      9s] <CMD> getVersion
[11/23 13:32:01      9s] [INFO] Loading PVS 20.11 fill procedures
[11/23 13:32:02     10s] <CMD> win
[11/23 13:32:11     11s] <CMD> encMessage warning 0
[11/23 13:32:11     11s] Suppress "**WARN ..." messages.
[11/23 13:32:11     11s] <CMD> encMessage debug 0
[11/23 13:32:11     11s] <CMD> encMessage info 0
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[11/23 13:32:11     11s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[11/23 13:32:11     11s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/23 13:32:11     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/23 13:32:11     11s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/23 13:32:11     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[11/23 13:32:11     11s] To increase the message display limit, refer to the product command reference manual.
[11/23 13:32:11     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[11/23 13:32:11     11s] To increase the message display limit, refer to the product command reference manual.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[11/23 13:32:11     11s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[11/23 13:32:11     11s] To increase the message display limit, refer to the product command reference manual.
[11/23 13:32:11     11s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/23 13:32:11     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/23 13:32:11     11s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/23 13:32:11     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/23 13:32:11     11s] To increase the message display limit, refer to the product command reference manual.
[11/23 13:32:11     11s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/23 13:32:11     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/23 13:32:11     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/23 13:32:11     11s] Loading view definition file from /home/cadence/Documents/Project_05/ATM.enc.dat/viewDefinition.tcl
[11/23 13:32:12     12s] *** End library_loading (cpu=0.01min, real=0.02min, mem=12.0M, fe_cpu=0.20min, fe_real=0.35min, fe_mem=800.5M) ***
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/23 13:32:12     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/23 13:32:12     12s] To increase the message display limit, refer to the product command reference manual.
[11/23 13:32:12     12s] *** Netlist is unique.
[11/23 13:32:12     12s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/23 13:32:12     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/23 13:32:12     12s] Loading preference file /home/cadence/Documents/Project_05/ATM.enc.dat/gui.pref.tcl ...
[11/23 13:32:12     12s] 
[11/23 13:32:12     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/23 13:32:12     12s] 
[11/23 13:32:12     12s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/23 13:32:12     12s] 
[11/23 13:32:12     12s] TimeStamp Deleting Cell Server Begin ...
[11/23 13:32:12     12s] 
[11/23 13:32:12     12s] TimeStamp Deleting Cell Server End ...
[11/23 13:32:12     12s] 
[11/23 13:32:12     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/23 13:32:12     12s] 
[11/23 13:32:12     12s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/23 13:32:12     12s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/23 13:32:12     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/23 13:32:13     12s] Loading place ...
[11/23 13:32:13     13s] {RT rc 0 9 9 {8 0} 1}
[11/23 13:32:14     13s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[11/23 13:32:14     13s] 
[11/23 13:32:14     13s] TimeStamp Deleting Cell Server Begin ...
[11/23 13:32:14     13s] 
[11/23 13:32:14     13s] TimeStamp Deleting Cell Server End ...
[11/23 13:32:14     13s] 
[11/23 13:32:14     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/23 13:32:14     13s] 
[11/23 13:32:14     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/23 13:32:14     13s] 
[11/23 13:32:14     13s] TimeStamp Deleting Cell Server Begin ...
[11/23 13:32:14     13s] 
[11/23 13:32:14     13s] TimeStamp Deleting Cell Server End ...
[11/23 13:32:14     13s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.14-s095_1. They will be removed in the next release. 
[11/23 13:32:14     13s] timing_enable_default_delay_arc
[11/23 13:32:26     15s] <CMD> getAnalysisMode -checkType
[11/23 13:32:26     15s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[11/23 13:32:50     17s] <CMD> get_time_unit
[11/23 13:32:50     17s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[11/23 13:32:50     17s] Starting SI iteration 1 using Infinite Timing Windows
[11/23 13:32:50     17s] #################################################################################
[11/23 13:32:50     17s] # Design Stage: PostRoute
[11/23 13:32:50     17s] # Design Name: ATM
[11/23 13:32:50     17s] # Design Mode: 90nm
[11/23 13:32:50     17s] # Analysis Mode: MMMC OCV 
[11/23 13:32:50     17s] # Parasitics Mode: No SPEF/RCDB 
[11/23 13:32:50     17s] # Signoff Settings: SI On 
[11/23 13:32:50     17s] #################################################################################
[11/23 13:32:50     17s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[11/23 13:32:50     17s] #create default rule from bind_ndr_rule rule=0x7fd42c582530 0x7fd430538fc0
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/23 13:32:50     17s] ### Net info: total nets: 84
[11/23 13:32:50     17s] ### Net info: dirty nets: 0
[11/23 13:32:50     17s] ### Net info: marked as disconnected nets: 0
[11/23 13:32:50     17s] #num needed restored net=0
[11/23 13:32:50     17s] #need_extraction net=0 (total=84)
[11/23 13:32:50     17s] ### Net info: fully routed nets: 82
[11/23 13:32:50     17s] ### Net info: trivial (< 2 pins) nets: 2
[11/23 13:32:50     17s] ### Net info: unrouted nets: 0
[11/23 13:32:50     17s] ### Net info: re-extraction nets: 0
[11/23 13:32:50     17s] ### Net info: ignored nets: 0
[11/23 13:32:50     17s] ### Net info: skip routing nets: 0
[11/23 13:32:50     17s] ### import design signature (2): route=17791473 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1424247735 dirty_area=0 del_dirty_area=0 cell=1811305904 placement=1919716668 pin_access=1 inst_pattern=1 halo=0
[11/23 13:32:50     17s] #Extract in post route mode
[11/23 13:32:50     17s] #Start routing data preparation on Sat Nov 23 13:32:50 2024
[11/23 13:32:50     17s] #
[11/23 13:32:50     18s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/23 13:32:50     18s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:32:50     18s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:32:50     18s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:32:50     18s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:32:50     18s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:32:50     18s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:32:50     18s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/23 13:32:50     18s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/23 13:32:50     18s] #Regenerating Ggrids automatically.
[11/23 13:32:50     18s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/23 13:32:50     18s] #Using automatically generated G-grids.
[11/23 13:32:50     18s] #Done routing data preparation.
[11/23 13:32:50     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1118.01 (MB), peak = 1118.01 (MB)
[11/23 13:32:50     18s] #
[11/23 13:32:50     18s] #Start tQuantus RC extraction...
[11/23 13:32:50     18s] #Start building rc corner(s)...
[11/23 13:32:50     18s] #Number of RC Corner = 1
[11/23 13:32:50     18s] #Corner rc /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[11/23 13:32:50     18s] #METAL_1 -> Metal1 (1)
[11/23 13:32:50     18s] #METAL_2 -> Metal2 (2)
[11/23 13:32:50     18s] #METAL_3 -> Metal3 (3)
[11/23 13:32:50     18s] #METAL_4 -> Metal4 (4)
[11/23 13:32:50     18s] #METAL_5 -> Metal5 (5)
[11/23 13:32:50     18s] #METAL_6 -> Metal6 (6)
[11/23 13:32:50     18s] #METAL_7 -> Metal7 (7)
[11/23 13:32:50     18s] #METAL_8 -> Metal8 (8)
[11/23 13:32:50     18s] #METAL_9 -> Metal9 (9)
[11/23 13:32:50     18s] #SADV-On
[11/23 13:32:50     18s] # Corner(s) : 
[11/23 13:32:50     18s] #rc [25.00]
[11/23 13:32:50     18s] # Corner id: 0
[11/23 13:32:50     18s] # Layout Scale: 1.000000
[11/23 13:32:50     18s] # Has Metal Fill model: yes
[11/23 13:32:50     18s] # Temperature was set
[11/23 13:32:50     18s] # Temperature : 25.000000
[11/23 13:32:50     18s] # Ref. Temp   : 25.000000
[11/23 13:32:50     18s] #SADV-Off
[11/23 13:32:50     18s] #
[11/23 13:32:50     18s] #layer[8] tech spc 800 != ict spc 880.0
[11/23 13:32:50     18s] #
[11/23 13:32:50     18s] #layer[9] tech spc 800 != ict spc 880.0
[11/23 13:32:50     18s] #total pattern=165 [9, 450]
[11/23 13:32:50     18s] #Reading previously stored rc_model file ( /home/cadence/Documents/Project_05/ATM.enc.dat/libs/misc/rc_model.bin ) ...
[11/23 13:32:50     18s] #found CAPMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
[11/23 13:32:50     18s] #found RESMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
[11/23 13:32:50     18s] #number model r/c [1,1] [9,450] read
[11/23 13:32:51     18s] #0 rcmodel(s) requires rebuild
[11/23 13:32:51     18s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.58 (MB), peak = 1136.87 (MB)
[11/23 13:32:51     18s] #Start building rc corner(s)...
[11/23 13:32:51     18s] #Number of RC Corner = 1
[11/23 13:32:51     18s] #Corner rc /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[11/23 13:32:51     18s] #METAL_1 -> Metal1 (1)
[11/23 13:32:51     18s] #METAL_2 -> Metal2 (2)
[11/23 13:32:51     18s] #METAL_3 -> Metal3 (3)
[11/23 13:32:51     18s] #METAL_4 -> Metal4 (4)
[11/23 13:32:51     18s] #METAL_5 -> Metal5 (5)
[11/23 13:32:51     18s] #METAL_6 -> Metal6 (6)
[11/23 13:32:51     18s] #METAL_7 -> Metal7 (7)
[11/23 13:32:51     18s] #METAL_8 -> Metal8 (8)
[11/23 13:32:51     18s] #METAL_9 -> Metal9 (9)
[11/23 13:32:51     18s] #SADV-On
[11/23 13:32:51     18s] # Corner(s) : 
[11/23 13:32:51     18s] #rc [25.00]
[11/23 13:32:51     18s] # Corner id: 0
[11/23 13:32:51     18s] # Layout Scale: 1.000000
[11/23 13:32:51     18s] # Has Metal Fill model: yes
[11/23 13:32:51     18s] # Temperature was set
[11/23 13:32:51     18s] # Temperature : 25.000000
[11/23 13:32:51     18s] # Ref. Temp   : 25.000000
[11/23 13:32:51     18s] #SADV-Off
[11/23 13:32:51     18s] #
[11/23 13:32:51     18s] #layer[8] tech spc 800 != ict spc 880.0
[11/23 13:32:51     18s] #
[11/23 13:32:51     18s] #layer[9] tech spc 800 != ict spc 880.0
[11/23 13:32:51     18s] #total pattern=165 [9, 450]
[11/23 13:32:51     18s] #Reading previously stored rc_model file ( /home/cadence/Documents/Project_05/ATM.enc.dat/libs/misc/rc_model.bin ) ...
[11/23 13:32:51     18s] #found CAPMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
[11/23 13:32:51     18s] #found RESMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
[11/23 13:32:51     18s] #number model r/c [1,1] [9,450] read
[11/23 13:32:51     18s] #0 rcmodel(s) requires rebuild
[11/23 13:32:51     18s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.26 (MB), peak = 1138.21 (MB)
[11/23 13:32:51     18s] #Start init net ripin tree building
[11/23 13:32:51     18s] #Finish init net ripin tree building
[11/23 13:32:51     18s] #Cpu time = 00:00:00
[11/23 13:32:51     18s] #Elapsed time = 00:00:00
[11/23 13:32:51     18s] #Increased memory = 0.01 (MB)
[11/23 13:32:51     18s] #Total memory = 1128.27 (MB)
[11/23 13:32:51     18s] #Peak memory = 1138.21 (MB)
[11/23 13:32:51     18s] #begin processing metal fill model file
[11/23 13:32:51     18s] #end processing metal fill model file
[11/23 13:32:51     18s] #Length limit = 200 pitches
[11/23 13:32:51     18s] #opt mode = 2
[11/23 13:32:51     18s] #Start generate extraction boxes.
[11/23 13:32:51     18s] #
[11/23 13:32:51     18s] #Extract using 30 x 30 Hboxes
[11/23 13:32:51     18s] #2x2 initial hboxes
[11/23 13:32:51     18s] #Use area based hbox pruning.
[11/23 13:32:51     18s] #0/0 hboxes pruned.
[11/23 13:32:51     18s] #Complete generating extraction boxes.
[11/23 13:32:51     18s] #Extract 1 hboxes with single thread on machine with  Core_i7 4.68GHz 16384KB Cache 16CPU...
[11/23 13:32:51     18s] #Process 0 special clock nets for rc extraction
[11/23 13:32:51     18s] #Total 82 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/23 13:32:51     18s] #Run Statistics for Extraction:
[11/23 13:32:51     18s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     18s] #   Increased memory =     2.48 (MB), total memory =  1131.48 (MB), peak memory =  1138.21 (MB)
[11/23 13:32:51     18s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.96 (MB), peak = 1138.21 (MB)
[11/23 13:32:51     18s] #RC Statistics: 372 Res, 195 Ground Cap, 1 XCap (Edge to Edge)
[11/23 13:32:51     18s] #RC V/H edge ratio: 0.47, Avg V/H Edge Length: 2562.68 (239), Avg L-Edge Length: 8861.52 (79)
[11/23 13:32:51     18s] #Start writing rcdb into /tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d
[11/23 13:32:51     18s] #Finish writing rcdb with 456 nodes, 374 edges, and 2 xcaps
[11/23 13:32:51     18s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.29 (MB), peak = 1138.21 (MB)
[11/23 13:32:51     18s] Restoring parasitic data from file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d' ...
[11/23 13:32:51     18s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d' for reading (mem: 1422.410M)
[11/23 13:32:51     18s] Reading RCDB with compressed RC data.
[11/23 13:32:51     18s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d' for content verification (mem: 1422.410M)
[11/23 13:32:51     18s] Reading RCDB with compressed RC data.
[11/23 13:32:51     18s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d': 0 access done (mem: 1422.410M)
[11/23 13:32:51     18s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d': 0 access done (mem: 1422.410M)
[11/23 13:32:51     18s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1422.410M)
[11/23 13:32:51     18s] Following multi-corner parasitics specified:
[11/23 13:32:51     18s] 	/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d (rcdb)
[11/23 13:32:51     18s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d' for reading (mem: 1422.410M)
[11/23 13:32:51     18s] Reading RCDB with compressed RC data.
[11/23 13:32:51     18s] 		Cell ATM has rcdb /tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d specified
[11/23 13:32:51     18s] Cell ATM, hinst 
[11/23 13:32:51     18s] processing rcdb (/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d) for hinst (top) of cell (ATM);
[11/23 13:32:51     18s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_lK7B6t.rcdb.d': 0 access done (mem: 1422.410M)
[11/23 13:32:51     18s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1422.410M)
[11/23 13:32:51     18s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1422.410M)
[11/23 13:32:51     18s] Reading RCDB with compressed RC data.
[11/23 13:32:51     19s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1422.410M)
[11/23 13:32:51     19s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1422.410M)
[11/23 13:32:51     19s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1422.410M)
[11/23 13:32:51     19s] #
[11/23 13:32:51     19s] #Restore RCDB.
[11/23 13:32:51     19s] #
[11/23 13:32:51     19s] #Complete tQuantus RC extraction.
[11/23 13:32:51     19s] #Cpu time = 00:00:01
[11/23 13:32:51     19s] #Elapsed time = 00:00:01
[11/23 13:32:51     19s] #Increased memory = 16.64 (MB)
[11/23 13:32:51     19s] #Total memory = 1134.66 (MB)
[11/23 13:32:51     19s] #Peak memory = 1138.21 (MB)
[11/23 13:32:51     19s] #
[11/23 13:32:51     19s] #0 inserted nodes are removed
[11/23 13:32:51     19s] ### export design design signature (4): route=906170120 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2077567316 dirty_area=0 del_dirty_area=0 cell=1811305904 placement=1919716668 pin_access=1 inst_pattern=1 halo=811303122
[11/23 13:32:51     19s] #Start Inst Signature in MT(0)
[11/23 13:32:51     19s] #Start Net Signature in MT(24268858)
[11/23 13:32:51     19s] #Calculate SNet Signature in MT (45629980)
[11/23 13:32:51     19s] #Run time and memory report for RC extraction:
[11/23 13:32:51     19s] #RC extraction running on  Core_i7 4.60GHz 16384KB Cache 16CPU.
[11/23 13:32:51     19s] #Run Statistics for snet signature:
[11/23 13:32:51     19s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     19s] #   Increased memory =     0.00 (MB), total memory =  1141.82 (MB), peak memory =  1146.10 (MB)
[11/23 13:32:51     19s] #Run Statistics for Net Final Signature:
[11/23 13:32:51     19s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     19s] #   Increased memory =     0.00 (MB), total memory =  1141.82 (MB), peak memory =  1146.10 (MB)
[11/23 13:32:51     19s] #Run Statistics for Net launch:
[11/23 13:32:51     19s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     19s] #   Increased memory =     0.01 (MB), total memory =  1141.82 (MB), peak memory =  1146.10 (MB)
[11/23 13:32:51     19s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:32:51     19s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     19s] #   Increased memory =     0.00 (MB), total memory =  1141.81 (MB), peak memory =  1146.10 (MB)
[11/23 13:32:51     19s] #Run Statistics for net signature:
[11/23 13:32:51     19s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     19s] #   Increased memory =     0.02 (MB), total memory =  1141.82 (MB), peak memory =  1146.10 (MB)
[11/23 13:32:51     19s] #Run Statistics for inst signature:
[11/23 13:32:51     19s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:32:51     19s] #   Increased memory =    -0.13 (MB), total memory =  1141.80 (MB), peak memory =  1146.10 (MB)
[11/23 13:32:51     19s] AAE_INFO: 1 threads acquired from CTE.
[11/23 13:32:51     19s] Setting infinite Tws ...
[11/23 13:32:51     19s] First Iteration Infinite Tw... 
[11/23 13:32:51     19s] Calculate late delays in OCV mode...
[11/23 13:32:51     19s] Calculate early delays in OCV mode...
[11/23 13:32:51     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1451.4M, InitMEM = 1451.4M)
[11/23 13:32:51     19s] Start delay calculation (fullDC) (1 T). (MEM=1451.38)
[11/23 13:32:51     19s] Start AAE Lib Loading. (MEM=1451.38)
[11/23 13:32:51     19s] End AAE Lib Loading. (MEM=1460.92 CPU=0:00:00.0 Real=0:00:00.0)
[11/23 13:32:51     19s] End AAE Lib Interpolated Model. (MEM=1460.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:32:51     19s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1470.461M)
[11/23 13:32:51     19s] Reading RCDB with compressed RC data.
[11/23 13:32:51     19s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1470.5M)
[11/23 13:32:51     19s] Total number of fetched objects 82
[11/23 13:32:51     19s] AAE_INFO-618: Total number of nets in the design is 84,  100.0 percent of the nets selected for SI analysis
[11/23 13:32:51     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:32:51     19s] End delay calculation. (MEM=1475.06 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:32:51     19s] End delay calculation (fullDC). (MEM=1447.98 CPU=0:00:00.1 REAL=0:00:00.0)
[11/23 13:32:51     19s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1448.0M) ***
[11/23 13:32:51     19s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1448.0M)
[11/23 13:32:51     19s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/23 13:32:51     19s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1448.0M)
[11/23 13:32:51     19s] Starting SI iteration 2
[11/23 13:32:51     19s] Calculate late delays in OCV mode...
[11/23 13:32:51     19s] Calculate early delays in OCV mode...
[11/23 13:32:51     19s] Start delay calculation (fullDC) (1 T). (MEM=1392.1)
[11/23 13:32:51     19s] End AAE Lib Interpolated Model. (MEM=1392.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:32:51     19s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[11/23 13:32:51     19s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 82. 
[11/23 13:32:51     19s] Total number of fetched objects 82
[11/23 13:32:51     19s] AAE_INFO-618: Total number of nets in the design is 84,  2.4 percent of the nets selected for SI analysis
[11/23 13:32:51     19s] End delay calculation. (MEM=1430.26 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:32:51     19s] End delay calculation (fullDC). (MEM=1430.26 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:32:51     19s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1430.3M) ***
[11/23 13:32:51     19s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[11/23 13:32:51     19s] Parsing file top.mtarpt...
[11/23 13:33:19     22s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/23 13:33:19     22s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ATM_postRoute -outDir timingReports
[11/23 13:33:19     22s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:23.0/0:01:27.6 (0.3), mem = 1430.3M
[11/23 13:33:19     22s]  Reset EOS DB
[11/23 13:33:19     22s] Ignoring AAE DB Resetting ...
[11/23 13:33:19     22s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 82 access done (mem: 1430.254M)
[11/23 13:33:19     22s] tQuantus: Use design signature to decide re-extraction is ON
[11/23 13:33:19     22s] #Start Inst Signature in MT(0)
[11/23 13:33:19     22s] #Start Net Signature in MT(24268858)
[11/23 13:33:19     22s] #Calculate SNet Signature in MT (45629980)
[11/23 13:33:19     22s] #Run time and memory report for RC extraction:
[11/23 13:33:19     22s] #RC extraction running on  Core_i7 4.49GHz 16384KB Cache 16CPU.
[11/23 13:33:19     22s] #Run Statistics for snet signature:
[11/23 13:33:19     22s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:19     22s] #   Increased memory =     0.00 (MB), total memory =  1152.59 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:19     22s] #Run Statistics for Net Final Signature:
[11/23 13:33:19     22s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:19     22s] #   Increased memory =     0.00 (MB), total memory =  1152.59 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:19     22s] #Run Statistics for Net launch:
[11/23 13:33:19     22s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:19     22s] #   Increased memory =     0.00 (MB), total memory =  1152.59 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:19     22s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:33:19     22s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:19     22s] #   Increased memory =     0.00 (MB), total memory =  1152.59 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:19     22s] #Run Statistics for net signature:
[11/23 13:33:19     22s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:19     22s] #   Increased memory =     0.00 (MB), total memory =  1152.59 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:19     22s] #Run Statistics for inst signature:
[11/23 13:33:19     22s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:19     22s] #   Increased memory =    -8.78 (MB), total memory =  1152.59 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:19     22s] tQuantus: Original signature = 83139491, new signature = 83139491
[11/23 13:33:19     22s] tQuantus: Design is clean by design signature
[11/23 13:33:19     22s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1401.258M)
[11/23 13:33:19     22s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1401.258M)
[11/23 13:33:19     22s] The design is extracted. Skipping TQuantus.
[11/23 13:33:19     22s] Starting delay calculation for Setup views
[11/23 13:33:19     22s] Starting SI iteration 1 using Infinite Timing Windows
[11/23 13:33:19     23s] #################################################################################
[11/23 13:33:19     23s] # Design Stage: PostRoute
[11/23 13:33:19     23s] # Design Name: ATM
[11/23 13:33:19     23s] # Design Mode: 90nm
[11/23 13:33:19     23s] # Analysis Mode: MMMC OCV 
[11/23 13:33:19     23s] # Parasitics Mode: SPEF/RCDB 
[11/23 13:33:19     23s] # Signoff Settings: SI On 
[11/23 13:33:19     23s] #################################################################################
[11/23 13:33:19     23s] AAE_INFO: 1 threads acquired from CTE.
[11/23 13:33:19     23s] Setting infinite Tws ...
[11/23 13:33:19     23s] First Iteration Infinite Tw... 
[11/23 13:33:19     23s] Calculate early delays in OCV mode...
[11/23 13:33:19     23s] Calculate late delays in OCV mode...
[11/23 13:33:19     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1393.1M, InitMEM = 1393.1M)
[11/23 13:33:19     23s] Start delay calculation (fullDC) (1 T). (MEM=1393.14)
[11/23 13:33:19     23s] End AAE Lib Interpolated Model. (MEM=1393.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:33:19     23s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1393.141M)
[11/23 13:33:19     23s] Reading RCDB with compressed RC data.
[11/23 13:33:19     23s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1417.2M)
[11/23 13:33:19     23s] Total number of fetched objects 82
[11/23 13:33:19     23s] AAE_INFO-618: Total number of nets in the design is 84,  100.0 percent of the nets selected for SI analysis
[11/23 13:33:19     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:33:19     23s] End delay calculation. (MEM=1432.83 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:33:19     23s] End delay calculation (fullDC). (MEM=1432.83 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:33:19     23s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1432.8M) ***
[11/23 13:33:19     23s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1432.8M)
[11/23 13:33:19     23s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/23 13:33:19     23s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1432.8M)
[11/23 13:33:19     23s] Starting SI iteration 2
[11/23 13:33:19     23s] Calculate early delays in OCV mode...
[11/23 13:33:19     23s] Calculate late delays in OCV mode...
[11/23 13:33:19     23s] Start delay calculation (fullDC) (1 T). (MEM=1398.95)
[11/23 13:33:19     23s] End AAE Lib Interpolated Model. (MEM=1398.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:33:19     23s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[11/23 13:33:19     23s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 82. 
[11/23 13:33:19     23s] Total number of fetched objects 82
[11/23 13:33:19     23s] AAE_INFO-618: Total number of nets in the design is 84,  1.2 percent of the nets selected for SI analysis
[11/23 13:33:19     23s] End delay calculation. (MEM=1443.64 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:33:19     23s] End delay calculation (fullDC). (MEM=1443.64 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:33:19     23s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1443.6M) ***
[11/23 13:33:19     23s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:23.1 mem=1443.6M)
[11/23 13:33:19     23s] Effort level <high> specified for reg2reg path_group
[11/23 13:33:20     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1403.6M
[11/23 13:33:20     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1403.6M
[11/23 13:33:20     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1403.6M
[11/23 13:33:20     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1435.7M
[11/23 13:33:20     23s] Use non-trimmed site array because memory saving is not enough.
[11/23 13:33:20     23s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1435.7M
[11/23 13:33:20     23s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1435.7M
[11/23 13:33:20     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1435.7M
[11/23 13:33:20     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1435.7M
[11/23 13:33:20     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1435.7M
[11/23 13:33:20     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1435.7M
[11/23 13:33:20     23s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.308  |  9.287  |  7.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   41    |   18    |   35    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/23 13:33:20     23s] Density: 63.729%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/23 13:33:20     23s] Total CPU time: 0.28 sec
[11/23 13:33:20     23s] Total Real time: 1.0 sec
[11/23 13:33:20     23s] Total Memory Usage: 1433.671875 Mbytes
[11/23 13:33:20     23s] Info: pop threads available for lower-level modules during optimization.
[11/23 13:33:20     23s] Reset AAE Options
[11/23 13:33:20     23s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.3/0:00:00.9 (0.3), totSession cpu/real = 0:00:23.2/0:01:28.5 (0.3), mem = 1433.7M
[11/23 13:33:20     23s] 
[11/23 13:33:20     23s] =============================================================================================
[11/23 13:33:20     23s]  Final TAT Report for timeDesign #1                                             20.14-s095_1
[11/23 13:33:20     23s] =============================================================================================
[11/23 13:33:20     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/23 13:33:20     23s] ---------------------------------------------------------------------------------------------
[11/23 13:33:20     23s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:20     23s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:20     23s] [ TimingUpdate           ]      2   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/23 13:33:20     23s] [ FullDelayCalc          ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/23 13:33:20     23s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.9 % )     0:00:00.7 /  0:00:00.1    0.2
[11/23 13:33:20     23s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:20     23s] [ DrvReport              ]      1   0:00:00.6  (  70.1 % )     0:00:00.6 /  0:00:00.0    0.0
[11/23 13:33:20     23s] [ GenerateReports        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/23 13:33:20     23s] [ MISC                   ]          0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/23 13:33:20     23s] ---------------------------------------------------------------------------------------------
[11/23 13:33:20     23s]  timeDesign #1 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.3    0.3
[11/23 13:33:20     23s] ---------------------------------------------------------------------------------------------
[11/23 13:33:20     23s] 
[11/23 13:33:21     23s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/23 13:33:21     23s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ATM_postRoute -outDir timingReports
[11/23 13:33:21     23s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:23.3/0:01:29.1 (0.3), mem = 1433.7M
[11/23 13:33:21     23s]  Reset EOS DB
[11/23 13:33:21     23s] Ignoring AAE DB Resetting ...
[11/23 13:33:21     23s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 82 access done (mem: 1433.672M)
[11/23 13:33:21     23s] tQuantus: Use design signature to decide re-extraction is ON
[11/23 13:33:21     23s] #Start Inst Signature in MT(0)
[11/23 13:33:21     23s] #Start Net Signature in MT(24268858)
[11/23 13:33:21     23s] #Calculate SNet Signature in MT (45629980)
[11/23 13:33:21     23s] #Run time and memory report for RC extraction:
[11/23 13:33:21     23s] #RC extraction running on  Core_i7 4.52GHz 16384KB Cache 16CPU.
[11/23 13:33:21     23s] #Run Statistics for snet signature:
[11/23 13:33:21     23s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:21     23s] #   Increased memory =     0.00 (MB), total memory =  1163.86 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:21     23s] #Run Statistics for Net Final Signature:
[11/23 13:33:21     23s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:21     23s] #   Increased memory =     0.00 (MB), total memory =  1163.86 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:21     23s] #Run Statistics for Net launch:
[11/23 13:33:21     23s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:21     23s] #   Increased memory =     0.00 (MB), total memory =  1163.86 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:21     23s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:33:21     23s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:21     23s] #   Increased memory =     0.00 (MB), total memory =  1163.86 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:21     23s] #Run Statistics for net signature:
[11/23 13:33:21     23s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:21     23s] #   Increased memory =     0.00 (MB), total memory =  1163.86 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:21     23s] #Run Statistics for inst signature:
[11/23 13:33:21     23s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:21     23s] #   Increased memory =    -1.99 (MB), total memory =  1163.86 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:21     23s] tQuantus: Original signature = 83139491, new signature = 83139491
[11/23 13:33:21     23s] tQuantus: Design is clean by design signature
[11/23 13:33:21     23s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1431.672M)
[11/23 13:33:21     23s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1431.672M)
[11/23 13:33:21     23s] The design is extracted. Skipping TQuantus.
[11/23 13:33:21     23s] Effort level <high> specified for reg2reg path_group
[11/23 13:33:21     23s] All LLGs are deleted
[11/23 13:33:21     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1433.7M
[11/23 13:33:21     23s] Fast DP-INIT is on for default
[11/23 13:33:21     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1433.7M
[11/23 13:33:21     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1433.7M
[11/23 13:33:21     23s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.308  |  9.287  |  7.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   41    |   18    |   35    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/23 13:33:21     23s] Density: 63.729%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/23 13:33:21     23s] Total CPU time: 0.1 sec
[11/23 13:33:21     23s] Total Real time: 0.0 sec
[11/23 13:33:21     23s] Total Memory Usage: 1431.679688 Mbytes
[11/23 13:33:21     23s] Info: pop threads available for lower-level modules during optimization.
[11/23 13:33:21     23s] Reset AAE Options
[11/23 13:33:21     23s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:00:23.4/0:01:29.8 (0.3), mem = 1431.7M
[11/23 13:33:21     23s] 
[11/23 13:33:21     23s] =============================================================================================
[11/23 13:33:21     23s]  Final TAT Report for timeDesign #2                                             20.14-s095_1
[11/23 13:33:21     23s] =============================================================================================
[11/23 13:33:21     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/23 13:33:21     23s] ---------------------------------------------------------------------------------------------
[11/23 13:33:21     23s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:21     23s] [ ExtractRC              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:21     23s] [ TimingUpdate           ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:21     23s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:33:21     23s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:21     23s] [ DrvReport              ]      1   0:00:00.6  (  87.5 % )     0:00:00.6 /  0:00:00.0    0.0
[11/23 13:33:21     23s] [ GenerateReports        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/23 13:33:21     23s] [ MISC                   ]          0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/23 13:33:21     23s] ---------------------------------------------------------------------------------------------
[11/23 13:33:21     23s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:33:21     23s] ---------------------------------------------------------------------------------------------
[11/23 13:33:21     23s] 
[11/23 13:33:44     25s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/23 13:33:44     25s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ATM_postRoute -outDir timingReports
[11/23 13:33:44     25s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:25.9/0:01:52.2 (0.2), mem = 1435.9M
[11/23 13:33:44     25s]  Reset EOS DB
[11/23 13:33:44     25s] Ignoring AAE DB Resetting ...
[11/23 13:33:44     25s] tQuantus: Use design signature to decide re-extraction is ON
[11/23 13:33:44     25s] #Start Inst Signature in MT(0)
[11/23 13:33:44     25s] #Start Net Signature in MT(24268858)
[11/23 13:33:44     25s] #Calculate SNet Signature in MT (45629980)
[11/23 13:33:44     25s] #Run time and memory report for RC extraction:
[11/23 13:33:44     25s] #RC extraction running on  Core_i7 4.45GHz 16384KB Cache 16CPU.
[11/23 13:33:44     25s] #Run Statistics for snet signature:
[11/23 13:33:44     25s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:44     25s] #   Increased memory =     0.00 (MB), total memory =  1164.43 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:44     25s] #Run Statistics for Net Final Signature:
[11/23 13:33:44     25s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:44     25s] #   Increased memory =     0.00 (MB), total memory =  1164.43 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:44     25s] #Run Statistics for Net launch:
[11/23 13:33:44     25s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:44     25s] #   Increased memory =     0.00 (MB), total memory =  1164.43 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:44     25s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:33:44     25s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:44     25s] #   Increased memory =     0.00 (MB), total memory =  1164.43 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:44     25s] #Run Statistics for net signature:
[11/23 13:33:44     25s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:44     25s] #   Increased memory =     0.00 (MB), total memory =  1164.43 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:44     25s] #Run Statistics for inst signature:
[11/23 13:33:44     25s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:44     25s] #   Increased memory =    -4.16 (MB), total memory =  1164.43 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:44     25s] tQuantus: Original signature = 83139491, new signature = 83139491
[11/23 13:33:44     25s] tQuantus: Design is clean by design signature
[11/23 13:33:44     25s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1431.852M)
[11/23 13:33:44     25s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1431.852M)
[11/23 13:33:44     25s] The design is extracted. Skipping TQuantus.
[11/23 13:33:44     25s] Effort level <high> specified for reg2reg path_group
[11/23 13:33:44     25s] All LLGs are deleted
[11/23 13:33:44     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1433.9M
[11/23 13:33:44     25s] Fast DP-INIT is on for default
[11/23 13:33:44     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1433.9M
[11/23 13:33:44     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1433.9M
[11/23 13:33:45     25s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.308  |  9.287  |  7.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   41    |   18    |   35    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/23 13:33:45     25s] Density: 63.729%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/23 13:33:45     26s] Total CPU time: 0.1 sec
[11/23 13:33:45     26s] Total Real time: 1.0 sec
[11/23 13:33:45     26s] Total Memory Usage: 1431.859375 Mbytes
[11/23 13:33:45     26s] Info: pop threads available for lower-level modules during optimization.
[11/23 13:33:45     26s] Reset AAE Options
[11/23 13:33:45     26s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:00:26.0/0:01:52.9 (0.2), mem = 1431.9M
[11/23 13:33:45     26s] 
[11/23 13:33:45     26s] =============================================================================================
[11/23 13:33:45     26s]  Final TAT Report for timeDesign #3                                             20.14-s095_1
[11/23 13:33:45     26s] =============================================================================================
[11/23 13:33:45     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/23 13:33:45     26s] ---------------------------------------------------------------------------------------------
[11/23 13:33:45     26s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:45     26s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:45     26s] [ TimingUpdate           ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/23 13:33:45     26s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:33:45     26s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:45     26s] [ DrvReport              ]      1   0:00:00.6  (  87.4 % )     0:00:00.6 /  0:00:00.0    0.0
[11/23 13:33:45     26s] [ GenerateReports        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/23 13:33:45     26s] [ MISC                   ]          0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/23 13:33:45     26s] ---------------------------------------------------------------------------------------------
[11/23 13:33:45     26s]  timeDesign #3 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:33:45     26s] ---------------------------------------------------------------------------------------------
[11/23 13:33:45     26s] 
[11/23 13:33:45     26s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/23 13:33:45     26s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ATM_postRoute -outDir timingReports
[11/23 13:33:45     26s] *** timeDesign #4 [begin] : totSession cpu/real = 0:00:26.1/0:01:53.4 (0.2), mem = 1431.9M
[11/23 13:33:45     26s]  Reset EOS DB
[11/23 13:33:45     26s] Ignoring AAE DB Resetting ...
[11/23 13:33:45     26s] tQuantus: Use design signature to decide re-extraction is ON
[11/23 13:33:45     26s] #Start Inst Signature in MT(0)
[11/23 13:33:45     26s] #Start Net Signature in MT(24268858)
[11/23 13:33:45     26s] #Calculate SNet Signature in MT (45629980)
[11/23 13:33:45     26s] #Run time and memory report for RC extraction:
[11/23 13:33:45     26s] #RC extraction running on  Core_i7 4.50GHz 16384KB Cache 16CPU.
[11/23 13:33:45     26s] #Run Statistics for snet signature:
[11/23 13:33:45     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:45     26s] #   Increased memory =     0.00 (MB), total memory =  1164.50 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:45     26s] #Run Statistics for Net Final Signature:
[11/23 13:33:45     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:45     26s] #   Increased memory =     0.00 (MB), total memory =  1164.50 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:45     26s] #Run Statistics for Net launch:
[11/23 13:33:45     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:45     26s] #   Increased memory =     0.00 (MB), total memory =  1164.50 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:45     26s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:33:45     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:45     26s] #   Increased memory =     0.00 (MB), total memory =  1164.50 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:45     26s] #Run Statistics for net signature:
[11/23 13:33:45     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:45     26s] #   Increased memory =     0.00 (MB), total memory =  1164.50 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:45     26s] #Run Statistics for inst signature:
[11/23 13:33:45     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:33:45     26s] #   Increased memory =     0.00 (MB), total memory =  1164.50 (MB), peak memory =  1200.91 (MB)
[11/23 13:33:45     26s] tQuantus: Original signature = 83139491, new signature = 83139491
[11/23 13:33:45     26s] tQuantus: Design is clean by design signature
[11/23 13:33:45     26s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1431.859M)
[11/23 13:33:45     26s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1431.859M)
[11/23 13:33:45     26s] The design is extracted. Skipping TQuantus.
[11/23 13:33:45     26s] Effort level <high> specified for reg2reg path_group
[11/23 13:33:45     26s] All LLGs are deleted
[11/23 13:33:45     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1433.9M
[11/23 13:33:45     26s] Fast DP-INIT is on for default
[11/23 13:33:45     26s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1433.9M
[11/23 13:33:45     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1433.9M
[11/23 13:33:46     26s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.308  |  9.287  |  7.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   41    |   18    |   35    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/23 13:33:46     26s] Density: 63.729%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/23 13:33:46     26s] Total CPU time: 0.09 sec
[11/23 13:33:46     26s] Total Real time: 1.0 sec
[11/23 13:33:46     26s] Total Memory Usage: 1431.867188 Mbytes
[11/23 13:33:46     26s] Info: pop threads available for lower-level modules during optimization.
[11/23 13:33:46     26s] Reset AAE Options
[11/23 13:33:46     26s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:00:26.1/0:01:54.1 (0.2), mem = 1431.9M
[11/23 13:33:46     26s] 
[11/23 13:33:46     26s] =============================================================================================
[11/23 13:33:46     26s]  Final TAT Report for timeDesign #4                                             20.14-s095_1
[11/23 13:33:46     26s] =============================================================================================
[11/23 13:33:46     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/23 13:33:46     26s] ---------------------------------------------------------------------------------------------
[11/23 13:33:46     26s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:46     26s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:46     26s] [ TimingUpdate           ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:46     26s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:33:46     26s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:33:46     26s] [ DrvReport              ]      1   0:00:00.6  (  87.5 % )     0:00:00.6 /  0:00:00.0    0.0
[11/23 13:33:46     26s] [ GenerateReports        ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/23 13:33:46     26s] [ MISC                   ]          0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/23 13:33:46     26s] ---------------------------------------------------------------------------------------------
[11/23 13:33:46     26s]  timeDesign #4 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:33:46     26s] ---------------------------------------------------------------------------------------------
[11/23 13:33:46     26s] 
[11/23 13:34:17     29s] <CMD> ecoAddRepeater -cell BUFX2 -net inactivity_timeout -name FE_ECOC0_inactivity_timeout
[11/23 13:34:17     29s] #################################################################################
[11/23 13:34:17     29s] # Design Stage: PostRoute
[11/23 13:34:17     29s] # Design Name: ATM
[11/23 13:34:17     29s] # Design Mode: 90nm
[11/23 13:34:17     29s] # Analysis Mode: MMMC OCV 
[11/23 13:34:17     29s] # Parasitics Mode: SPEF/RCDB 
[11/23 13:34:17     29s] # Signoff Settings: SI On 
[11/23 13:34:17     29s] #################################################################################
[11/23 13:34:17     29s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d' for reading (mem: 1436.039M)
[11/23 13:34:17     29s] Reading RCDB with compressed RC data.
[11/23 13:34:17     29s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1436.0M)
[11/23 13:34:17     29s]    _____________________________________________________________
[11/23 13:34:17     29s]   /  Design State
[11/23 13:34:17     29s]  +--------------------------------------------------------------
[11/23 13:34:17     29s]  | signal nets: 
[11/23 13:34:17     29s]  |    routed nets:       81 (100.0% routed)
[11/23 13:34:17     29s]  |     total nets:       81
[11/23 13:34:17     29s]  | clock nets: 
[11/23 13:34:17     29s]  |    routed nets:        1 (100.0% routed)
[11/23 13:34:17     29s]  |     total nets:        1
[11/23 13:34:17     29s]  +--------------------------------------------------------------
[11/23 13:34:17     29s] #################################################################################
[11/23 13:34:17     29s] # Design Stage: PostRoute
[11/23 13:34:17     29s] # Design Name: ATM
[11/23 13:34:17     29s] # Design Mode: 90nm
[11/23 13:34:17     29s] # Analysis Mode: MMMC OCV 
[11/23 13:34:17     29s] # Parasitics Mode: SPEF/RCDB 
[11/23 13:34:17     29s] # Signoff Settings: SI On 
[11/23 13:34:17     29s] #################################################################################
[11/23 13:34:17     29s] ### Creating TopoMgr, started
[11/23 13:34:17     29s] ### Creating TopoMgr, finished
[11/23 13:34:17     29s] #optDebug: Start CG creation (mem=1436.0M)
[11/23 13:34:17     29s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 18.270000 
[11/23 13:34:18     29s] (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgPrt (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgEgp (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgPbk (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgNrb(cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgObs (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgCon (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s]  ...processing cgPdm (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1584.5M)
[11/23 13:34:18     29s] End AAE Lib Interpolated Model. (MEM=1584.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:34:18     29s] Add inst FE_ECOC0_inactivity_timeout (BUFX2) to drive load g1638__1617/A g1666__2883/B timeout_error_reg/D g1681__7098/A 
[11/23 13:34:18     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1599.7M
[11/23 13:34:18     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1599.7M
[11/23 13:34:18     29s] z: 2, totalTracks: 1
[11/23 13:34:18     29s] z: 4, totalTracks: 1
[11/23 13:34:18     29s] z: 6, totalTracks: 1
[11/23 13:34:18     29s] z: 8, totalTracks: 1
[11/23 13:34:18     29s] #spOpts: mergeVia=F 
[11/23 13:34:18     29s] All LLGs are deleted
[11/23 13:34:18     29s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1599.7M
[11/23 13:34:18     29s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1599.7M
[11/23 13:34:18     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1599.7M
[11/23 13:34:18     29s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1599.7M
[11/23 13:34:18     29s] Core basic site is gsclib090site
[11/23 13:34:18     29s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1599.7M
[11/23 13:34:18     29s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1592.5M
[11/23 13:34:18     29s] Fast DP-INIT is on for default
[11/23 13:34:18     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/23 13:34:18     29s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF:       Starting CMU at level 4, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1592.5M
[11/23 13:34:18     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1592.5MB).
[11/23 13:34:18     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.015, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.015, MEM:1592.5M
[11/23 13:34:18     29s] TDRefine: refinePlace mode is spiral
[11/23 13:34:18     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7583.1
[11/23 13:34:18     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1592.5M
[11/23 13:34:18     29s] *** Starting refinePlace (0:00:29.8 mem=1592.5M) ***
[11/23 13:34:18     29s] Total net bbox length = 9.047e+02 (4.594e+02 4.453e+02) (ext = 2.672e+02)
[11/23 13:34:18     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/23 13:34:18     29s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1592.5M
[11/23 13:34:18     29s] Starting refinePlace ...
[11/23 13:34:18     29s] One DDP V2 for no tweak run.
[11/23 13:34:18     29s] ** Cut row section cpu time 0:00:00.0.
[11/23 13:34:18     29s]    Spread Effort: high, post-route mode, useDDP on.
[11/23 13:34:18     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1592.5MB) @(0:00:29.8 - 0:00:29.8).
[11/23 13:34:18     29s] Move report: preRPlace moves 5 insts, mean move: 1.39 um, max move: 2.32 um 
[11/23 13:34:18     29s] 	Max move on inst (FE_ECOC0_inactivity_timeout): (28.13, 8.70) --> (25.81, 8.70)
[11/23 13:34:18     29s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX2
[11/23 13:34:18     29s] wireLenOptFixPriorityInst 0 inst fixed
[11/23 13:34:18     29s] 
[11/23 13:34:18     29s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/23 13:34:18     29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/23 13:34:18     29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1592.5MB) @(0:00:29.8 - 0:00:29.8).
[11/23 13:34:18     29s] Move report: Detail placement moves 5 insts, mean move: 1.39 um, max move: 2.32 um 
[11/23 13:34:18     29s] 	Max move on inst (FE_ECOC0_inactivity_timeout): (28.13, 8.70) --> (25.81, 8.70)
[11/23 13:34:18     29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1592.5MB
[11/23 13:34:18     29s] Statistics of distance of Instance movement in refine placement:
[11/23 13:34:18     29s]   maximum (X+Y) =         2.32 um
[11/23 13:34:18     29s]   inst (FE_ECOC0_inactivity_timeout) with max move: (28.13, 8.7) -> (25.81, 8.7)
[11/23 13:34:18     29s]   mean    (X+Y) =         1.39 um
[11/23 13:34:18     29s] Summary Report:
[11/23 13:34:18     29s] Instances move: 5 (out of 59 movable)
[11/23 13:34:18     29s] Instances flipped: 0
[11/23 13:34:18     29s] Mean displacement: 1.39 um
[11/23 13:34:18     29s] Max displacement: 2.32 um (Instance: FE_ECOC0_inactivity_timeout) (28.13, 8.7) -> (25.81, 8.7)
[11/23 13:34:18     29s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX2
[11/23 13:34:18     29s] Total instances moved : 5
[11/23 13:34:18     29s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1592.5M
[11/23 13:34:18     29s] Total net bbox length = 9.047e+02 (4.593e+02 4.454e+02) (ext = 2.678e+02)
[11/23 13:34:18     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1592.5MB
[11/23 13:34:18     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1592.5MB) @(0:00:29.8 - 0:00:29.8).
[11/23 13:34:18     29s] *** Finished refinePlace (0:00:29.8 mem=1592.5M) ***
[11/23 13:34:18     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7583.1
[11/23 13:34:18     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.005, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.000, REAL:0.000, MEM:1592.5M
[11/23 13:34:18     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1515.5M
[11/23 13:34:41     32s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/23 13:34:41     32s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix ATM_postRoute -outDir timingReports
[11/23 13:34:41     32s] *** timeDesign #5 [begin] : totSession cpu/real = 0:00:32.7/0:02:48.9 (0.2), mem = 1519.6M
[11/23 13:34:41     32s]  Reset EOS DB
[11/23 13:34:41     32s] Ignoring AAE DB Resetting ...
[11/23 13:34:41     32s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_gckgIH.rcdb.d/ATM.rcdb.d': 16 access done (mem: 1519.648M)
[11/23 13:34:41     32s] tQuantus: Use design signature to decide re-extraction is ON
[11/23 13:34:41     32s] #Start Inst Signature in MT(0)
[11/23 13:34:41     32s] #Start Net Signature in MT(9831764)
[11/23 13:34:41     32s] #Calculate SNet Signature in MT (60307530)
[11/23 13:34:41     32s] #Run time and memory report for RC extraction:
[11/23 13:34:41     32s] #RC extraction running on  Core_i7 4.35GHz 16384KB Cache 16CPU.
[11/23 13:34:41     32s] #Run Statistics for snet signature:
[11/23 13:34:41     32s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:41     32s] #   Increased memory =     0.00 (MB), total memory =  1241.95 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:41     32s] #Run Statistics for Net Final Signature:
[11/23 13:34:41     32s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:41     32s] #   Increased memory =     0.00 (MB), total memory =  1241.95 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:41     32s] #Run Statistics for Net launch:
[11/23 13:34:41     32s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:41     32s] #   Increased memory =     0.00 (MB), total memory =  1241.95 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:41     32s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:34:41     32s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:41     32s] #   Increased memory =     0.00 (MB), total memory =  1241.95 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:41     32s] #Run Statistics for net signature:
[11/23 13:34:41     32s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:41     32s] #   Increased memory =     0.00 (MB), total memory =  1241.95 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:41     32s] #Run Statistics for inst signature:
[11/23 13:34:41     32s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:41     32s] #   Increased memory =    -6.17 (MB), total memory =  1241.95 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:41     32s] tQuantus: Original signature = 83139491, new signature = 97817041
[11/23 13:34:41     32s] tQuantus: Design is dirty by design signature
[11/23 13:34:41     32s] tQuantus: Need to rerun tQuantus because design is dirty.
[11/23 13:34:41     32s] ### Net info: total nets: 85
[11/23 13:34:41     32s] ### Net info: dirty nets: 1
[11/23 13:34:41     32s] ### Net info: marked as disconnected nets: 0
[11/23 13:34:41     32s] #num needed restored net=0
[11/23 13:34:41     32s] #need_extraction net=0 (total=85)
[11/23 13:34:41     32s] ### Net info: fully routed nets: 83
[11/23 13:34:41     32s] ### Net info: trivial (< 2 pins) nets: 2
[11/23 13:34:41     32s] ### Net info: unrouted nets: 0
[11/23 13:34:41     32s] ### Net info: re-extraction nets: 0
[11/23 13:34:41     32s] ### Net info: ignored nets: 0
[11/23 13:34:41     32s] ### Net info: skip routing nets: 0
[11/23 13:34:41     32s] ### import design signature (5): route=625148586 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1469632462 dirty_area=0 del_dirty_area=0 cell=1811305904 placement=748252387 pin_access=1 inst_pattern=1 halo=0
[11/23 13:34:41     32s] #Extract in post route mode
[11/23 13:34:41     32s] #Start routing data preparation on Sat Nov 23 13:34:41 2024
[11/23 13:34:41     32s] #
[11/23 13:34:41     32s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/23 13:34:41     32s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:34:41     32s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:34:41     32s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:34:41     32s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:34:41     32s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:34:41     32s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/23 13:34:41     32s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/23 13:34:41     32s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/23 13:34:41     32s] #Regenerating Ggrids automatically.
[11/23 13:34:41     32s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/23 13:34:41     32s] #Using automatically generated G-grids.
[11/23 13:34:41     32s] #Done routing data preparation.
[11/23 13:34:41     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1246.84 (MB), peak = 1265.72 (MB)
[11/23 13:34:41     32s] #
[11/23 13:34:41     32s] #Start tQuantus RC extraction...
[11/23 13:34:41     32s] #Start building rc corner(s)...
[11/23 13:34:41     32s] #Number of RC Corner = 1
[11/23 13:34:41     32s] #Corner rc /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[11/23 13:34:41     32s] #METAL_1 -> Metal1 (1)
[11/23 13:34:41     32s] #METAL_2 -> Metal2 (2)
[11/23 13:34:41     32s] #METAL_3 -> Metal3 (3)
[11/23 13:34:41     32s] #METAL_4 -> Metal4 (4)
[11/23 13:34:41     32s] #METAL_5 -> Metal5 (5)
[11/23 13:34:41     32s] #METAL_6 -> Metal6 (6)
[11/23 13:34:41     32s] #METAL_7 -> Metal7 (7)
[11/23 13:34:41     32s] #METAL_8 -> Metal8 (8)
[11/23 13:34:41     32s] #METAL_9 -> Metal9 (9)
[11/23 13:34:41     32s] #SADV-On
[11/23 13:34:41     32s] # Corner(s) : 
[11/23 13:34:41     32s] #rc [25.00]
[11/23 13:34:41     33s] # Corner id: 0
[11/23 13:34:41     33s] # Layout Scale: 1.000000
[11/23 13:34:41     33s] # Has Metal Fill model: yes
[11/23 13:34:41     33s] # Temperature was set
[11/23 13:34:41     33s] # Temperature : 25.000000
[11/23 13:34:41     33s] # Ref. Temp   : 25.000000
[11/23 13:34:41     33s] #SADV-Off
[11/23 13:34:41     33s] #
[11/23 13:34:41     33s] #layer[8] tech spc 800 != ict spc 880.0
[11/23 13:34:41     33s] #
[11/23 13:34:41     33s] #layer[9] tech spc 800 != ict spc 880.0
[11/23 13:34:41     33s] #total pattern=165 [9, 450]
[11/23 13:34:41     33s] #Reading previously stored rc_model file ( /home/cadence/Documents/Project_05/ATM.enc.dat/libs/misc/rc_model.bin ) ...
[11/23 13:34:41     33s] #found CAPMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
[11/23 13:34:41     33s] #found RESMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
[11/23 13:34:41     33s] #number model r/c [1,1] [9,450] read
[11/23 13:34:41     33s] #0 rcmodel(s) requires rebuild
[11/23 13:34:41     33s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.20 (MB), peak = 1265.72 (MB)
[11/23 13:34:41     33s] #Start building rc corner(s)...
[11/23 13:34:41     33s] #Number of RC Corner = 1
[11/23 13:34:41     33s] #Corner rc /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[11/23 13:34:41     33s] #METAL_1 -> Metal1 (1)
[11/23 13:34:41     33s] #METAL_2 -> Metal2 (2)
[11/23 13:34:41     33s] #METAL_3 -> Metal3 (3)
[11/23 13:34:41     33s] #METAL_4 -> Metal4 (4)
[11/23 13:34:41     33s] #METAL_5 -> Metal5 (5)
[11/23 13:34:41     33s] #METAL_6 -> Metal6 (6)
[11/23 13:34:41     33s] #METAL_7 -> Metal7 (7)
[11/23 13:34:41     33s] #METAL_8 -> Metal8 (8)
[11/23 13:34:41     33s] #METAL_9 -> Metal9 (9)
[11/23 13:34:41     33s] #SADV-On
[11/23 13:34:41     33s] # Corner(s) : 
[11/23 13:34:41     33s] #rc [25.00]
[11/23 13:34:41     33s] # Corner id: 0
[11/23 13:34:41     33s] # Layout Scale: 1.000000
[11/23 13:34:41     33s] # Has Metal Fill model: yes
[11/23 13:34:41     33s] # Temperature was set
[11/23 13:34:41     33s] # Temperature : 25.000000
[11/23 13:34:41     33s] # Ref. Temp   : 25.000000
[11/23 13:34:41     33s] #SADV-Off
[11/23 13:34:41     33s] #
[11/23 13:34:41     33s] #layer[8] tech spc 800 != ict spc 880.0
[11/23 13:34:41     33s] #
[11/23 13:34:41     33s] #layer[9] tech spc 800 != ict spc 880.0
[11/23 13:34:41     33s] #total pattern=165 [9, 450]
[11/23 13:34:41     33s] #Reading previously stored rc_model file ( /home/cadence/Documents/Project_05/ATM.enc.dat/libs/misc/rc_model.bin ) ...
[11/23 13:34:41     33s] #found CAPMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
[11/23 13:34:41     33s] #found RESMODEL /home/installs/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
[11/23 13:34:41     33s] #number model r/c [1,1] [9,450] read
[11/23 13:34:42     33s] #0 rcmodel(s) requires rebuild
[11/23 13:34:42     33s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1255.17 (MB), peak = 1265.72 (MB)
[11/23 13:34:42     33s] #Start init net ripin tree building
[11/23 13:34:42     33s] #Finish init net ripin tree building
[11/23 13:34:42     33s] #Cpu time = 00:00:00
[11/23 13:34:42     33s] #Elapsed time = 00:00:00
[11/23 13:34:42     33s] #Increased memory = 0.00 (MB)
[11/23 13:34:42     33s] #Total memory = 1255.17 (MB)
[11/23 13:34:42     33s] #Peak memory = 1265.72 (MB)
[11/23 13:34:42     33s] #begin processing metal fill model file
[11/23 13:34:42     33s] #end processing metal fill model file
[11/23 13:34:42     33s] #Length limit = 200 pitches
[11/23 13:34:42     33s] #opt mode = 2
[11/23 13:34:42     33s] #Start generate extraction boxes.
[11/23 13:34:42     33s] #
[11/23 13:34:42     33s] #Extract using 30 x 30 Hboxes
[11/23 13:34:42     33s] #2x2 initial hboxes
[11/23 13:34:42     33s] #Use area based hbox pruning.
[11/23 13:34:42     33s] #0/0 hboxes pruned.
[11/23 13:34:42     33s] #Complete generating extraction boxes.
[11/23 13:34:42     33s] #Extract 1 hboxes with single thread on machine with  Core_i7 4.64GHz 16384KB Cache 16CPU...
[11/23 13:34:42     33s] #Process 0 special clock nets for rc extraction
[11/23 13:34:42     33s] #WARNING (NREX-82) Net n_31 has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net account_locked has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net n_28 has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net FE_ECON0_inactivity_timeout has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net n_22 has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net n_26 has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net n_20 has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #WARNING (NREX-82) Net inactivity_timeout has incomplete routes. This will cause inaccurate RC extraction.
[11/23 13:34:42     33s] #Total 83 nets were built. 0 nodes added to break long wires. 8 net(s) have incomplete routes.
[11/23 13:34:42     33s] #Run Statistics for Extraction:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =     1.37 (MB), total memory =  1256.57 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.21 (MB), peak = 1265.72 (MB)
[11/23 13:34:42     33s] #RC Statistics: 384 Res, 210 Ground Cap, 1 XCap (Edge to Edge)
[11/23 13:34:42     33s] #RC V/H edge ratio: 0.46, Avg V/H Edge Length: 2555.94 (240), Avg L-Edge Length: 8349.71 (87)
[11/23 13:34:42     33s] #Start writing rcdb into /tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d
[11/23 13:34:42     33s] #Finish writing rcdb with 473 nodes, 390 edges, and 2 xcaps
[11/23 13:34:42     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.28 (MB), peak = 1265.72 (MB)
[11/23 13:34:42     33s] Restoring parasitic data from file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d' ...
[11/23 13:34:42     33s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d' for reading (mem: 1550.426M)
[11/23 13:34:42     33s] Reading RCDB with compressed RC data.
[11/23 13:34:42     33s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d' for content verification (mem: 1550.426M)
[11/23 13:34:42     33s] Reading RCDB with compressed RC data.
[11/23 13:34:42     33s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d': 0 access done (mem: 1550.426M)
[11/23 13:34:42     33s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d': 0 access done (mem: 1550.426M)
[11/23 13:34:42     33s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1550.426M)
[11/23 13:34:42     33s] Following multi-corner parasitics specified:
[11/23 13:34:42     33s] 	/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d (rcdb)
[11/23 13:34:42     33s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d' for reading (mem: 1550.426M)
[11/23 13:34:42     33s] Reading RCDB with compressed RC data.
[11/23 13:34:42     33s] 		Cell ATM has rcdb /tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d specified
[11/23 13:34:42     33s] Cell ATM, hinst 
[11/23 13:34:42     33s] processing rcdb (/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d) for hinst (top) of cell (ATM);
[11/23 13:34:42     33s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/nr7583_77lyO3.rcdb.d': 0 access done (mem: 1550.426M)
[11/23 13:34:42     33s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1550.426M)
[11/23 13:34:42     33s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d' for reading (mem: 1550.426M)
[11/23 13:34:42     33s] Reading RCDB with compressed RC data.
[11/23 13:34:42     33s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1550.426M)
[11/23 13:34:42     33s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1550.426M)
[11/23 13:34:42     33s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1550.426M)
[11/23 13:34:42     33s] #
[11/23 13:34:42     33s] #Restore RCDB.
[11/23 13:34:42     33s] #
[11/23 13:34:42     33s] #Complete tQuantus RC extraction.
[11/23 13:34:42     33s] #Cpu time = 00:00:01
[11/23 13:34:42     33s] #Elapsed time = 00:00:01
[11/23 13:34:42     33s] #Increased memory = 9.44 (MB)
[11/23 13:34:42     33s] #Total memory = 1256.28 (MB)
[11/23 13:34:42     33s] #Peak memory = 1265.72 (MB)
[11/23 13:34:42     33s] #
[11/23 13:34:42     33s] #0 inserted nodes are removed
[11/23 13:34:42     33s] ### export design design signature (7): route=1532350865 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=438872743 dirty_area=0 del_dirty_area=0 cell=1811305904 placement=748252387 pin_access=1 inst_pattern=1 halo=811303122
[11/23 13:34:42     33s] #Start Inst Signature in MT(0)
[11/23 13:34:42     33s] #Start Net Signature in MT(9831764)
[11/23 13:34:42     33s] #Calculate SNet Signature in MT (60307530)
[11/23 13:34:42     33s] #Run time and memory report for RC extraction:
[11/23 13:34:42     33s] #RC extraction running on  Core_i7 4.60GHz 16384KB Cache 16CPU.
[11/23 13:34:42     33s] #Run Statistics for snet signature:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =     0.00 (MB), total memory =  1206.09 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] #Run Statistics for Net Final Signature:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =     0.00 (MB), total memory =  1206.08 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] #Run Statistics for Net launch:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =     0.00 (MB), total memory =  1206.08 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =     0.00 (MB), total memory =  1206.08 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] #Run Statistics for net signature:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =     0.00 (MB), total memory =  1206.08 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] #Run Statistics for inst signature:
[11/23 13:34:42     33s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:34:42     33s] #   Increased memory =   -29.22 (MB), total memory =  1206.08 (MB), peak memory =  1265.72 (MB)
[11/23 13:34:42     33s] Starting delay calculation for Setup views
[11/23 13:34:42     33s] Starting SI iteration 1 using Infinite Timing Windows
[11/23 13:34:42     33s] #################################################################################
[11/23 13:34:42     33s] # Design Stage: PostRoute
[11/23 13:34:42     33s] # Design Name: ATM
[11/23 13:34:42     33s] # Design Mode: 90nm
[11/23 13:34:42     33s] # Analysis Mode: MMMC OCV 
[11/23 13:34:42     33s] # Parasitics Mode: SPEF/RCDB 
[11/23 13:34:42     33s] # Signoff Settings: SI On 
[11/23 13:34:42     33s] #################################################################################
[11/23 13:34:42     33s] AAE_INFO: 1 threads acquired from CTE.
[11/23 13:34:42     33s] Setting infinite Tws ...
[11/23 13:34:42     33s] First Iteration Infinite Tw... 
[11/23 13:34:42     33s] Calculate early delays in OCV mode...
[11/23 13:34:42     33s] Calculate late delays in OCV mode...
[11/23 13:34:42     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1510.9M, InitMEM = 1510.9M)
[11/23 13:34:42     33s] Start delay calculation (fullDC) (1 T). (MEM=1510.86)
[11/23 13:34:42     33s] End AAE Lib Interpolated Model. (MEM=1510.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:34:42     33s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d' for reading (mem: 1510.855M)
[11/23 13:34:42     33s] Reading RCDB with compressed RC data.
[11/23 13:34:42     33s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1512.9M)
[11/23 13:34:42     33s] Total number of fetched objects 83
[11/23 13:34:42     33s] AAE_INFO-618: Total number of nets in the design is 85,  100.0 percent of the nets selected for SI analysis
[11/23 13:34:42     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:34:42     33s] End delay calculation. (MEM=1529.55 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:34:42     33s] End delay calculation (fullDC). (MEM=1529.55 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:34:42     33s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1529.5M) ***
[11/23 13:34:42     33s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1529.5M)
[11/23 13:34:42     33s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/23 13:34:42     33s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1529.5M)
[11/23 13:34:42     33s] Starting SI iteration 2
[11/23 13:34:42     33s] Calculate early delays in OCV mode...
[11/23 13:34:42     33s] Calculate late delays in OCV mode...
[11/23 13:34:42     33s] Start delay calculation (fullDC) (1 T). (MEM=1497.66)
[11/23 13:34:42     33s] End AAE Lib Interpolated Model. (MEM=1497.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:34:42     33s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[11/23 13:34:42     33s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 83. 
[11/23 13:34:42     33s] Total number of fetched objects 83
[11/23 13:34:42     33s] AAE_INFO-618: Total number of nets in the design is 85,  1.2 percent of the nets selected for SI analysis
[11/23 13:34:42     33s] End delay calculation. (MEM=1542.36 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:34:42     33s] End delay calculation (fullDC). (MEM=1542.36 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:34:42     33s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1542.4M) ***
[11/23 13:34:42     33s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:33.9 mem=1542.4M)
[11/23 13:34:42     33s] Effort level <high> specified for reg2reg path_group
[11/23 13:34:42     33s] All LLGs are deleted
[11/23 13:34:42     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1502.4M
[11/23 13:34:42     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1502.4M
[11/23 13:34:42     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1502.4M
[11/23 13:34:42     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1502.4M
[11/23 13:34:42     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1502.4M
[11/23 13:34:42     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1534.4M
[11/23 13:34:42     33s] Fast DP-INIT is on for default
[11/23 13:34:42     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1534.4M
[11/23 13:34:42     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1534.4M
[11/23 13:34:42     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1534.4M
[11/23 13:34:42     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1534.4M
[11/23 13:34:43     33s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.308  |  9.283  |  7.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   41    |   18    |   35    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/23 13:34:43     33s] Density: 64.286%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[11/23 13:34:43     33s] Total CPU time: 1.28 sec
[11/23 13:34:43     33s] Total Real time: 2.0 sec
[11/23 13:34:43     33s] Total Memory Usage: 1532.375 Mbytes
[11/23 13:34:43     33s] Info: pop threads available for lower-level modules during optimization.
[11/23 13:34:43     33s] Reset AAE Options
[11/23 13:34:43     33s] *** timeDesign #5 [finish] : cpu/real = 0:00:01.3/0:00:02.1 (0.6), totSession cpu/real = 0:00:34.0/0:02:51.0 (0.2), mem = 1532.4M
[11/23 13:34:43     33s] 
[11/23 13:34:43     33s] =============================================================================================
[11/23 13:34:43     33s]  Final TAT Report for timeDesign #5                                             20.14-s095_1
[11/23 13:34:43     33s] =============================================================================================
[11/23 13:34:43     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/23 13:34:43     33s] ---------------------------------------------------------------------------------------------
[11/23 13:34:43     33s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:34:43     33s] [ ExtractRC              ]      1   0:00:01.3  (  61.0 % )     0:00:01.3 /  0:00:01.1    0.8
[11/23 13:34:43     33s] [ TimingUpdate           ]      2   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/23 13:34:43     33s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/23 13:34:43     33s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.7 /  0:00:00.1    0.1
[11/23 13:34:43     33s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:34:43     33s] [ DrvReport              ]      1   0:00:00.6  (  29.9 % )     0:00:00.6 /  0:00:00.0    0.0
[11/23 13:34:43     33s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/23 13:34:43     33s] [ MISC                   ]          0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/23 13:34:43     33s] ---------------------------------------------------------------------------------------------
[11/23 13:34:43     33s]  timeDesign #5 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.3    0.6
[11/23 13:34:43     33s] ---------------------------------------------------------------------------------------------
[11/23 13:34:43     33s] 
[11/23 13:35:05     36s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/23 13:35:05     36s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ATM_postRoute -outDir timingReports
[11/23 13:35:05     36s] *** timeDesign #6 [begin] : totSession cpu/real = 0:00:36.6/0:03:12.9 (0.2), mem = 1536.5M
[11/23 13:35:05     36s]  Reset EOS DB
[11/23 13:35:05     36s] Ignoring AAE DB Resetting ...
[11/23 13:35:05     36s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d': 83 access done (mem: 1536.547M)
[11/23 13:35:05     36s] tQuantus: Use design signature to decide re-extraction is ON
[11/23 13:35:05     36s] #Start Inst Signature in MT(0)
[11/23 13:35:05     36s] #Start Net Signature in MT(9831764)
[11/23 13:35:05     36s] #Calculate SNet Signature in MT (60307530)
[11/23 13:35:05     36s] #Run time and memory report for RC extraction:
[11/23 13:35:05     36s] #RC extraction running on  Core_i7 4.52GHz 16384KB Cache 16CPU.
[11/23 13:35:05     36s] #Run Statistics for snet signature:
[11/23 13:35:05     36s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:35:05     36s] #   Increased memory =     0.00 (MB), total memory =  1250.12 (MB), peak memory =  1266.19 (MB)
[11/23 13:35:05     36s] #Run Statistics for Net Final Signature:
[11/23 13:35:05     36s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:35:05     36s] #   Increased memory =     0.00 (MB), total memory =  1250.12 (MB), peak memory =  1266.19 (MB)
[11/23 13:35:05     36s] #Run Statistics for Net launch:
[11/23 13:35:05     36s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:35:05     36s] #   Increased memory =     0.00 (MB), total memory =  1250.12 (MB), peak memory =  1266.19 (MB)
[11/23 13:35:05     36s] #Run Statistics for Net init_dbsNet_slist:
[11/23 13:35:05     36s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:35:05     36s] #   Increased memory =     0.00 (MB), total memory =  1250.12 (MB), peak memory =  1266.19 (MB)
[11/23 13:35:05     36s] #Run Statistics for net signature:
[11/23 13:35:05     36s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:35:05     36s] #   Increased memory =     0.00 (MB), total memory =  1250.12 (MB), peak memory =  1266.19 (MB)
[11/23 13:35:05     36s] #Run Statistics for inst signature:
[11/23 13:35:05     36s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/23 13:35:05     36s] #   Increased memory =    -4.17 (MB), total memory =  1250.12 (MB), peak memory =  1266.19 (MB)
[11/23 13:35:05     36s] tQuantus: Original signature = 97817041, new signature = 97817041
[11/23 13:35:05     36s] tQuantus: Design is clean by design signature
[11/23 13:35:05     36s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d' for reading (mem: 1529.547M)
[11/23 13:35:05     36s] Closing parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d': 0 access done (mem: 1529.547M)
[11/23 13:35:05     36s] The design is extracted. Skipping TQuantus.
[11/23 13:35:05     36s] Effort level <high> specified for reg2reg path_group
[11/23 13:35:05     36s] All LLGs are deleted
[11/23 13:35:05     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1507.1M
[11/23 13:35:05     36s] Fast DP-INIT is on for default
[11/23 13:35:05     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1507.1M
[11/23 13:35:05     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1507.1M
[11/23 13:35:05     36s] Starting delay calculation for Hold views
[11/23 13:35:05     36s] Starting SI iteration 1 using Infinite Timing Windows
[11/23 13:35:05     36s] #################################################################################
[11/23 13:35:05     36s] # Design Stage: PostRoute
[11/23 13:35:05     36s] # Design Name: ATM
[11/23 13:35:05     36s] # Design Mode: 90nm
[11/23 13:35:05     36s] # Analysis Mode: MMMC OCV 
[11/23 13:35:05     36s] # Parasitics Mode: SPEF/RCDB 
[11/23 13:35:05     36s] # Signoff Settings: SI On 
[11/23 13:35:05     36s] #################################################################################
[11/23 13:35:05     36s] AAE_INFO: 1 threads acquired from CTE.
[11/23 13:35:05     36s] Setting infinite Tws ...
[11/23 13:35:05     36s] First Iteration Infinite Tw... 
[11/23 13:35:05     36s] Calculate late delays in OCV mode...
[11/23 13:35:05     36s] Calculate early delays in OCV mode...
[11/23 13:35:05     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1516.7M, InitMEM = 1516.7M)
[11/23 13:35:05     36s] Start delay calculation (fullDC) (1 T). (MEM=1516.71)
[11/23 13:35:05     36s] *** Calculating scaling factor for slow libraries using the default operating condition of each library.
[11/23 13:35:05     36s] End AAE Lib Interpolated Model. (MEM=1516.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:35:05     36s] Opening parasitic data file '/tmp/innovus_temp_7583_cadencesys3_cadence_rufCFA/ATM_7583_Ok32ZV.rcdb.d/ATM.rcdb.d' for reading (mem: 1516.715M)
[11/23 13:35:05     36s] Reading RCDB with compressed RC data.
[11/23 13:35:05     36s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1516.7M)
[11/23 13:35:05     36s] Total number of fetched objects 83
[11/23 13:35:05     36s] AAE_INFO-618: Total number of nets in the design is 85,  100.0 percent of the nets selected for SI analysis
[11/23 13:35:05     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:35:05     36s] End delay calculation. (MEM=1532.4 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:35:05     36s] End delay calculation (fullDC). (MEM=1532.4 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:35:05     36s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1532.4M) ***
[11/23 13:35:05     36s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1532.4M)
[11/23 13:35:05     36s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/23 13:35:05     36s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1532.4M)
[11/23 13:35:05     36s] Starting SI iteration 2
[11/23 13:35:05     36s] Calculate late delays in OCV mode...
[11/23 13:35:05     36s] Calculate early delays in OCV mode...
[11/23 13:35:05     36s] Start delay calculation (fullDC) (1 T). (MEM=1498.52)
[11/23 13:35:05     36s] End AAE Lib Interpolated Model. (MEM=1498.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/23 13:35:05     36s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[11/23 13:35:05     36s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 83. 
[11/23 13:35:05     36s] Total number of fetched objects 83
[11/23 13:35:05     36s] AAE_INFO-618: Total number of nets in the design is 85,  1.2 percent of the nets selected for SI analysis
[11/23 13:35:05     36s] End delay calculation. (MEM=1538.69 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:35:05     36s] End delay calculation (fullDC). (MEM=1538.69 CPU=0:00:00.0 REAL=0:00:00.0)
[11/23 13:35:05     36s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1538.7M) ***
[11/23 13:35:05     36s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:36.7 mem=1538.7M)
[11/23 13:35:05     36s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 wc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.269  |  0.024  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   41    |   18    |   35    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/23 13:35:05     36s] Density: 64.286%
------------------------------------------------------------------
Reported timing to dir timingReports
[11/23 13:35:05     36s] Total CPU time: 0.22 sec
[11/23 13:35:05     36s] Total Real time: 0.0 sec
[11/23 13:35:05     36s] Total Memory Usage: 1471.960938 Mbytes
[11/23 13:35:05     36s] Reset AAE Options
[11/23 13:35:05     36s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:36.8/0:03:13.1 (0.2), mem = 1472.0M
[11/23 13:35:05     36s] 
[11/23 13:35:05     36s] =============================================================================================
[11/23 13:35:05     36s]  Final TAT Report for timeDesign #6                                             20.14-s095_1
[11/23 13:35:05     36s] =============================================================================================
[11/23 13:35:05     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/23 13:35:05     36s] ---------------------------------------------------------------------------------------------
[11/23 13:35:05     36s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:35:05     36s] [ ExtractRC              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:35:05     36s] [ TimingUpdate           ]      1   0:00:00.0  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/23 13:35:05     36s] [ FullDelayCalc          ]      1   0:00:00.1  (  40.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/23 13:35:05     36s] [ OptSummaryReport       ]      1   0:00:00.0  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/23 13:35:05     36s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/23 13:35:05     36s] [ GenerateReports        ]      1   0:00:00.0  (  12.2 % )     0:00:00.0 /  0:00:00.0    1.2
[11/23 13:35:05     36s] [ MISC                   ]          0:00:00.1  (  31.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/23 13:35:05     36s] ---------------------------------------------------------------------------------------------
[11/23 13:35:05     36s]  timeDesign #6 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/23 13:35:05     36s] ---------------------------------------------------------------------------------------------
[11/23 13:35:05     36s] 
[11/23 13:35:42     41s] <CMD> saveDesign ATM_routing.enc
[11/23 13:35:42     41s] The in-memory database contained RC information but was not saved. To save 
[11/23 13:35:42     41s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/23 13:35:42     41s] so it should only be saved when it is really desired.
[11/23 13:35:42     41s] #% Begin save design ... (date=11/23 13:35:42, mem=1211.1M)
[11/23 13:35:42     41s] % Begin Save ccopt configuration ... (date=11/23 13:35:42, mem=1213.1M)
[11/23 13:35:42     41s] % End Save ccopt configuration ... (date=11/23 13:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.5M, current mem=1214.5M)
[11/23 13:35:42     41s] % Begin Save netlist data ... (date=11/23 13:35:42, mem=1214.5M)
[11/23 13:35:42     41s] Writing Binary DB to ATM_routing.enc.dat/ATM.v.bin in single-threaded mode...
[11/23 13:35:42     41s] % End Save netlist data ... (date=11/23 13:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.7M, current mem=1214.7M)
[11/23 13:35:42     41s] Saving symbol-table file ...
[11/23 13:35:42     41s] Saving congestion map file ATM_routing.enc.dat/ATM.route.congmap.gz ...
[11/23 13:35:42     41s] % Begin Save AAE data ... (date=11/23 13:35:42, mem=1215.3M)
[11/23 13:35:42     41s] Saving AAE Data ...
[11/23 13:35:42     41s] % End Save AAE data ... (date=11/23 13:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.3M, current mem=1215.3M)
[11/23 13:35:42     41s] Saving preference file ATM_routing.enc.dat/gui.pref.tcl ...
[11/23 13:35:42     41s] Saving mode setting ...
[11/23 13:35:42     41s] Saving global file ...
[11/23 13:35:43     41s] % Begin Save floorplan data ... (date=11/23 13:35:43, mem=1216.2M)
[11/23 13:35:43     41s] Saving floorplan file ...
[11/23 13:35:43     41s] % End Save floorplan data ... (date=11/23 13:35:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.6M, current mem=1216.6M)
[11/23 13:35:43     41s] Saving PG file ATM_routing.enc.dat/ATM.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Sat Nov 23 13:35:43 2024)
[11/23 13:35:43     41s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1471.7M) ***
[11/23 13:35:43     41s] Saving Drc markers ...
[11/23 13:35:43     41s] ... No Drc file written since there is no markers found.
[11/23 13:35:43     41s] % Begin Save placement data ... (date=11/23 13:35:43, mem=1216.6M)
[11/23 13:35:43     41s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/23 13:35:43     41s] Save Adaptive View Pruning View Names to Binary file
[11/23 13:35:43     41s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1474.7M) ***
[11/23 13:35:43     41s] % End Save placement data ... (date=11/23 13:35:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.7M, current mem=1216.7M)
[11/23 13:35:43     41s] % Begin Save routing data ... (date=11/23 13:35:43, mem=1216.7M)
[11/23 13:35:43     41s] Saving route file ...
[11/23 13:35:43     41s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1471.7M) ***
[11/23 13:35:43     41s] % End Save routing data ... (date=11/23 13:35:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.8M, current mem=1216.8M)
[11/23 13:35:43     41s] Saving property file ATM_routing.enc.dat/ATM.prop
[11/23 13:35:43     41s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1474.7M) ***
[11/23 13:35:43     41s] #Saving pin access data to file ATM_routing.enc.dat/ATM.apa ...
[11/23 13:35:43     41s] Saving preRoute extracted patterns in file 'ATM_routing.enc.dat/ATM.techData.gz' ...
[11/23 13:35:43     41s] Saving preRoute extraction data in directory 'ATM_routing.enc.dat/extraction/' ...
[11/23 13:35:43     41s] Checksum of RCGrid density data::108
[11/23 13:35:43     41s] % Begin Save power constraints data ... (date=11/23 13:35:43, mem=1219.1M)
[11/23 13:35:43     41s] % End Save power constraints data ... (date=11/23 13:35:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1219.2M, current mem=1219.2M)
[11/23 13:35:43     41s] Generated self-contained design ATM_routing.enc.dat
[11/23 13:35:43     41s] #% End save design ... (date=11/23 13:35:43, total cpu=0:00:00.3, real=0:00:01.0, peak res=1222.5M, current mem=1222.5M)
[11/23 13:35:43     41s] *** Message Summary: 0 warning(s), 0 error(s)
[11/23 13:35:43     41s] 
[11/23 13:35:44     41s] <CMD> saveDesign ATM_routing.enc
[11/23 13:35:44     41s] The in-memory database contained RC information but was not saved. To save 
[11/23 13:35:44     41s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/23 13:35:44     41s] so it should only be saved when it is really desired.
[11/23 13:35:44     41s] #% Begin save design ... (date=11/23 13:35:44, mem=1222.5M)
[11/23 13:35:44     41s] % Begin Save ccopt configuration ... (date=11/23 13:35:44, mem=1222.5M)
[11/23 13:35:44     41s] % End Save ccopt configuration ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.5M, current mem=1222.5M)
[11/23 13:35:44     41s] % Begin Save netlist data ... (date=11/23 13:35:44, mem=1222.5M)
[11/23 13:35:44     41s] Writing Binary DB to ATM_routing.enc.dat.tmp/ATM.v.bin in single-threaded mode...
[11/23 13:35:44     41s] % End Save netlist data ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.5M, current mem=1222.5M)
[11/23 13:35:44     41s] Saving symbol-table file ...
[11/23 13:35:44     41s] Saving congestion map file ATM_routing.enc.dat.tmp/ATM.route.congmap.gz ...
[11/23 13:35:44     41s] % Begin Save AAE data ... (date=11/23 13:35:44, mem=1222.5M)
[11/23 13:35:44     41s] Saving AAE Data ...
[11/23 13:35:44     41s] % End Save AAE data ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.5M, current mem=1222.5M)
[11/23 13:35:44     41s] Saving preference file ATM_routing.enc.dat.tmp/gui.pref.tcl ...
[11/23 13:35:44     41s] Saving mode setting ...
[11/23 13:35:44     41s] Saving global file ...
[11/23 13:35:44     41s] % Begin Save floorplan data ... (date=11/23 13:35:44, mem=1222.6M)
[11/23 13:35:44     41s] Saving floorplan file ...
[11/23 13:35:44     41s] % End Save floorplan data ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.6M, current mem=1222.6M)
[11/23 13:35:44     41s] Saving PG file ATM_routing.enc.dat.tmp/ATM.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Sat Nov 23 13:35:44 2024)
[11/23 13:35:44     41s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1530.5M) ***
[11/23 13:35:44     41s] Saving Drc markers ...
[11/23 13:35:44     41s] ... No Drc file written since there is no markers found.
[11/23 13:35:44     41s] % Begin Save placement data ... (date=11/23 13:35:44, mem=1222.6M)
[11/23 13:35:44     41s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/23 13:35:44     41s] Save Adaptive View Pruning View Names to Binary file
[11/23 13:35:44     41s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1533.5M) ***
[11/23 13:35:44     41s] % End Save placement data ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.6M, current mem=1222.6M)
[11/23 13:35:44     41s] % Begin Save routing data ... (date=11/23 13:35:44, mem=1222.6M)
[11/23 13:35:44     41s] Saving route file ...
[11/23 13:35:44     41s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1530.5M) ***
[11/23 13:35:44     41s] % End Save routing data ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.8M, current mem=1222.8M)
[11/23 13:35:44     41s] Saving property file ATM_routing.enc.dat.tmp/ATM.prop
[11/23 13:35:44     41s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1533.5M) ***
[11/23 13:35:44     41s] #Saving pin access data to file ATM_routing.enc.dat.tmp/ATM.apa ...
[11/23 13:35:44     41s] Saving preRoute extracted patterns in file 'ATM_routing.enc.dat.tmp/ATM.techData.gz' ...
[11/23 13:35:44     41s] Saving preRoute extraction data in directory 'ATM_routing.enc.dat.tmp/extraction/' ...
[11/23 13:35:44     41s] Checksum of RCGrid density data::108
[11/23 13:35:44     41s] % Begin Save power constraints data ... (date=11/23 13:35:44, mem=1222.8M)
[11/23 13:35:44     41s] % End Save power constraints data ... (date=11/23 13:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.8M, current mem=1222.8M)
[11/23 13:35:44     41s] Generated self-contained design ATM_routing.enc.dat.tmp
[11/23 13:35:44     41s] #% End save design ... (date=11/23 13:35:44, total cpu=0:00:00.3, real=0:00:00.0, peak res=1223.0M, current mem=1223.0M)
[11/23 13:35:44     41s] *** Message Summary: 0 warning(s), 0 error(s)
[11/23 13:35:44     41s] 
[11/23 13:35:52     42s] <CMD> setLayerPreference node_layer -isVisible 0
[11/23 13:35:53     42s] <CMD> setLayerPreference node_layer -isVisible 1
[11/23 13:35:58     43s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Nov 23 13:35:58 2024
  Total CPU time:     0:00:50
  Total real time:    0:04:08
  Peak memory (main): 1254.06MB

[11/23 13:35:58     43s] 
[11/23 13:35:58     43s] *** Memory Usage v#1 (Current mem = 1547.832M, initial mem = 284.301M) ***
[11/23 13:35:58     43s] 
[11/23 13:35:58     43s] *** Summary of all messages that are not suppressed in this session:
[11/23 13:35:58     43s] Severity  ID               Count  Summary                                  
[11/23 13:35:58     43s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[11/23 13:35:58     43s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[11/23 13:35:58     43s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[11/23 13:35:58     43s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/23 13:35:58     43s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/23 13:35:58     43s] ERROR     IMPLF-223          103  The LEF via '%s' has been defined and fo...
[11/23 13:35:58     43s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[11/23 13:35:58     43s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[11/23 13:35:58     43s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/23 13:35:58     43s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/23 13:35:58     43s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[11/23 13:35:58     43s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/23 13:35:58     43s] *** Message Summary: 1534 warning(s), 103 error(s)
[11/23 13:35:58     43s] 
[11/23 13:35:58     43s] --- Ending "Innovus" (totcpu=0:00:43.5, real=0:04:07, mem=1547.8M) ---
