36|29|Public
50|$|Entering mass {{production}} {{at the beginning of}} 2013, the RL78/L12 includes integrated LCD drive capability for 35 segments x 8 or 39 segments x 4. Three alternative LCD drive methods mat be enabled: <b>split</b> <b>capacitor,</b> capacitive charge pump or external split resistor. With the <b>split</b> <b>capacitor</b> method a low power LCD drive of 0.6uA at 3V can be achieved. Selectable functions (Seg or I/O) for every segment pin, and drive for both glass and panel.|$|E
5000|$|Speed {{control of}} the fan motors within a fan coil unit is partly used to control the heating and cooling output desired from the unit. Some {{manufacturers}} accomplish speed control by adjusting the taps on an AC transformer supplying the power to the fan motor. Typically this would require adjustment at the commissioning stage of the building construction process and is therefore set for life at a fixed speed. Other manufacturers provide custom-wound Permanent <b>Split</b> <b>Capacitor</b> (PSC) motors with speed taps in the windings, set to the desired speed levels for the fan coil unit design. A simple speed selector switch (Off-High-Medium-Low) is provided for the local room occupant to control the fan speed. Typically this speed selector switch is integral to the room thermostat, and is set manually or is controlled automatically by the digital room thermostat. Building Energy Management Systems {{can be used for}} automatic fan speed and temperature control. Fan motors are typically AC Shaded Pole or Permanent <b>Split</b> <b>Capacitor.</b> More recent developments include brushless DC designs with electronic commutation. Compared to units with asynchronous 3-speed motors, the fan coil units with brushless motors will reduce the power consumption up to 70%.http://heinenhopman.com/en/merchant/fan-coil-unit/ ...|$|E
50|$|There is a {{trend in}} the HVAC and {{refrigeration}} industries to use brushless motors instead of various types of AC motors. The most significant reason {{to switch to a}} brushless motor is the dramatic reduction in power required to operate them versus a typical AC motor. While shaded-pole and permanent <b>split</b> <b>capacitor</b> motors once dominated as the motor of fan, many fans are now run using a brushless motor. Some fans use brushless motors also in order to increase overall system efficiency.|$|E
50|$|The {{closely related}} <b>split</b> stator {{variable}} <b>capacitor</b> {{does not have}} the limitation of 90° angle since it uses two separate packs of rotor electrodes arranged axially behind one another. Unlike in a capacitor with several sections, the rotor plates in a <b>split</b> stator <b>capacitor</b> are mounted {{on opposite sides of the}} rotor axis. While the <b>split</b> stator <b>capacitor</b> benefits from larger electrodes compared to the butterfly capacitor, as well as a rotation angle of up to 180°, the separation of rotor plates incurs some losses since RF current has to pass the rotor axis instead of flowing straight through each rotor vane.|$|R
40|$|Abstract — This paper {{presents}} a new capacitor array structure and its switch control method for binary weighted SAR analog-to-digital converters, which can significantly lower the energy consumed in charge redistribution steps. The proposed method is analyzed theoretically and simulations are performed {{to verify the}} theoretical analysis. Simulation {{results show that the}} proposed capacitor array structure and switching method can reduce the average energy consumed in the capacitor array by 75 % and 60 % compared to the conventional method and the <b>splitting</b> <b>capacitor</b> method, respectively. I...|$|R
40|$|Abstract — A novel Capacitor array {{structure}} for Successive Approximation Register (SAR) ADC is proposed. This circuit efficiently utilizes charge recycling to achieve high-speed of operation {{and it can}} be applied to high-speed and low-to-medium-resolution SAR ADC. The static linearity performance, namely the INL and DNL, of the proposed structure is theoretically analyzed and behavioral simulations are performed to demonstrate its effectiveness. Simulation results show that to achieve the same conversion performance the proposed capacitor array structure can reduce the average power consumed from the reference ladder by 90 %, as compared to the binary-weighted <b>splitting</b> <b>capacitor</b> array structure. I...|$|R
40|$|Abstract—A {{calibration}} {{technique is}} proposed {{to apply for}} <b>split</b> <b>capacitor</b> array of successive approximation register (SAR) ADC. This technique calibrates the parasitic effects of the <b>split</b> <b>capacitor</b> array by two-step ratio approaching technique, and achieves medium-to-high resolution. The calibration technique is designed and simulated under a 10 -bit 100 MS/s SAR ADC structure, with 15 % to 25 % of top plate parasitic capacitance. The simulation {{results show that the}} proposed technique can improve the THD from- 41 dB to- 59 dB at Nyquist input frequency for the worst case. The DNL/INL is improved from 5. 02 / 5. 6 LSB to 0. 25 / 0. 38 LSB, respectively. Keywords [...] analog-to-digital converter (ADC); <b>split</b> <b>capacitor</b> array; sucessive approximation register (SAR); parasitic calibration; offset calibration I...|$|E
3000|$|In Fig.  7, at least, {{two states}} are {{required}} to facilitate the zero-placement. Based on the principle in Sect. 2.3. 1, several possible combinations can be obtained. Detailed derivations {{can be found in}} [54]. It is found that both weighted average control (WAC) and <b>split</b> <b>capacitor</b> current (LCCL) control in [51, 52, 53, 54, 55] are typical applications and use exactly the same weights. In WAC, x 1 is i [...] L 1, x 2 is i [...] L 2, f 1 (s) equals L 1 /(L 1  + L 2), and f 2 (s) equals L 2 /(L 1  + L 2). With the use of Kirchhoff’s current law, the <b>split</b> <b>capacitor</b> current in [51] also equals f 1 (s)i [...] L 1  + f 2 (s)i [...] L 2.|$|E
40|$|A {{single-phase}} four-switch rectifier with considerably reduced capacitance is {{investigated in}} this paper. The rectifier consists of one conventional rectification leg and one neutral leg linked with two capacitors that split the dc bus. The ripple {{energy in the}} rectifier is diverted into the lower <b>split</b> <b>capacitor</b> so that the voltage across the upper <b>split</b> <b>capacitor,</b> designed to be the dc output voltage, has very small ripples. The voltage across the lower capacitor is designed to have large ripples on purpose so that the total capacitance needed is significantly reduced and highly reliable film capacitors, instead of electrolytic capacitors, can be used. At the same time, the rectification leg is controlled independently from the neutral leg to regulate the input current to achieve unity power factor and also to maintain the dc-bus voltage. Experimental results are presented to validate {{the performance of the}} proposed strategy...|$|E
40|$|In this paper, a novel {{technique}} {{used to keep}} the voltage across the dc <b>split</b> <b>capacitors</b> of neutral point clamped inverter using multi carrier pulse width modulation and also compensate the reactive power. It can reduce the harmonics without any changes in inverter output. Multi carrier pulse width modulation is controlling the neutral point voltage at full modulation index. It require compensation loop becauseit does not deliver the natural voltage balancing. The voltage is balanced under all operating conditions. The main task of controller is to force the current vector in the three phase load. Theeffectiveness of the proposed method is verified by simulationsand experiments...|$|R
40|$|Super lift {{converter}} is a {{new series}} of DC/DC converter possessing high voltage transfer gain, high efficiency, reduced ripple voltage and current. Super lift technique armed by <b>split</b> <b>capacitors</b> increases the output voltage in higher geometric progression. This paper focuses on splitting the input side capacitor of the additional series positive output super lift converter in order to obtain a high voltage transfer gain. The proposed super lift converter is modeled using state space averaging technique. A suitable PI controller has been designed to regulate the converter against audio susceptibility and output impedance variation. Simulation study of the proposed converter along with the controller has been carried out in MATLAB/SIMULINK to investigate the static and dynamic response of the converter...|$|R
40|$|In this paper, a novel {{technique}} {{used to keep}} the voltage across the dc <b>split</b> <b>capacitors</b> of neutral point clamped inverter using multi carrier pulse width modulation and also compensate the reactive power. It can reduce the harmonics without any changes in inverter output. Multi carrier pulse width modulation is controlling the neutral point voltage at full modulation index. It require compensation loop {{because it does not}} deliver the natural voltage balancing. The voltage is balanced under all operating conditions. This results in smaller harmonics, {{but on the other hand}} it has more components and is more complex to control. In this paper, different three level inverter topologies and SPWM technique has been applied to formulate the switching pattern for three level inverter that Minimize the harmonic distortion at the inverter output. Simulation result has discussed...|$|R
40|$|A 1. 2 V 6 mW 500 MS/s 5 -bit ADC {{for use in}} a UWB {{receiver}} {{has been}} fabricated in a pure digital 65 nm CMOS technology. The ADC uses a 6 -channel time-interleaved successive approximation register architecture. Each of the channels has a <b>split</b> <b>capacitor</b> array to reduce switching energy and sensitivity to digital timing skew. A variable delay line is used to optimize the instant of latch strobing to reduce preamplifier currents...|$|E
40|$|This paper {{proposes a}} model {{predictive}} direct power control scheme for nonredundant fault tolerant grid-connected bidirectional voltage source converter (BVSC) with balanced dc-link <b>split</b> <b>capacitor</b> voltage and high reliability. Based on the operation analysis of fault-tolerant BVSC with phase leg faults, a power predictive model of three-phase four-switch fault-tolerant topology in αβ coordinates is established, {{and the space}} voltage vectors with unbalanced dc-link <b>split</b> <b>capacitor</b> voltage are analyzed. According to the power predictive model and cost function, the optimal space voltage vector is selected to achieve a flexible, smooth transition between inverter and rectifier mode with direct power control. Pulse width modulation and phase locked loop are not required in the proposed method. The constraint of dc-link voltage constraint is designed for the cost function to achieve a central point of dc-link voltage offset suppression, which can {{reduce the risk of}} electrolytic capacitor failure for over-voltage operation. With the proposed control method, the converter can work continuously in both inverter mode and rectifier mode, even if phase leg faults occur. The simulation and experimental results show good steady-state and dynamic performance of the proposed control scheme to enhance the reliability of bidirectional power conversion...|$|E
40|$|Abstract- This paper {{presents}} a controller for the DC voltages on the <b>split</b> <b>capacitor</b> topology for a four-wire selective active filter. A simple {{model for the}} dynamics of the two capacitor voltages is derived under the assumption of time-scale separation between {{the dynamics of the}} inverter currents and the capacitor voltages. The controller proposed is based on physical principles and can be easily integrated with existing four-wire active filter controllers based on instantaneous reactive power (p-q) theory. Simulations and experimental results illustrate the benefits of the solution proposed. I...|$|E
40|$|The work {{describes}} a transformer less medium voltage adjustable-speed induction motor drive {{consisting of two}} back-to-back connected five-level diode-clamped converters. Due to the feedback from the load to the dc link nodes, {{there is a chance}} of voltage imbalance. In this paper the methods for voltage balancing are discussed and simulated. The usage of switching techniques to employ voltage balancing rather than the external circuitry is being discussed. Proper switching results in the control of average current through the nodes and hence the non symmetrical charging and discharging of the dc <b>split</b> <b>capacitors</b> can be avoided. The first phase of work explains the output using the multicarrier pulse width modulation technique and the second phase deals with the modification done using the Space vector Pulse Width Modulation (SVPWM) technique. Voltage balancing is achieved with lesser harmonic content while using the SVPWM technique...|$|R
40|$|Abstract — The work {{describes}} a transformer less medium voltage adjustable-speed induction motor drive {{consisting of two}} back-to-back connected five-level diode-clamped converters. Due to the feedback from the load to the dc link nodes, {{there is a chance}} of voltage imbalance. In this paper the methods for voltage balancing are discussed and simulated. The usage of switching techniques to employ voltage balancing rather than the external circuitry is being discussed. Proper switching results in the control of average current through the nodes and hence the non symmetrical charging and discharging of the dc <b>split</b> <b>capacitors</b> can be avoided. The first phase of work explains the output using the multicarrier pulse width modulation technique and the second phase deals with the modification done using the Space vector Pulse Width Modulation (SVPWM) technique. Voltage balancing is achieved with lesser harmonic content while using the SVPWM technique. Index Terms — Medium-voltage drives, multilevel inverters...|$|R
40|$|This paper {{proposes a}} novel six-phase stacked {{multilevel}} inverter drive {{with only one}} dc source for a sixphase IM with symmetrically placed windings (60 degrees apart). Using one dc source allows direct ac-ac conversion and the inverter can feed the power back to the grid at any power factor. This paper presents a systematic approach to use one dc source for the six-phase stacked multilevel inverter fed symmetric IM drive. Here the individual dc supply is realized by series connected (<b>split)</b> <b>capacitors</b> with inherent balancing of the neutral point (dc link capacitor mid point) current within a switching cycle. This also helps in reducing the dc-link capacitor size. To verify the concept experimentally, a six-phase stacked nine-level inverter is developed in the laboratory for a symmetric six-phase IM and it is run with V/f control. Detailed experimental results are presented to validate the concept...|$|R
40|$|In this paper, a low gain pseudo {{differential}} classAB telescopic op-amp for pipelined ADC is presented. By applying <b>split</b> <b>capacitor</b> CDS {{technique in}} a pipelined ADC, finite op-amp gain errors of low gain op-amps are eliminated. This significantly reduces the power {{consumption of the}} pipelined ADC. A pseudo differential class AB opamp is chosen as the suitable op-amp topology because of its high power efficiency and large signal swing compared to other topologies. Additional class AB capacitors used further enhances the DC gain and bandwidth of the amplifier...|$|E
40|$|Abstract- A {{multiple}} {{reference frame}} based {{model of a}} generically configured permanent <b>split</b> <b>capacitor</b> machine is set forth. The model provides for the possibilities of assymmetrical windings, tapping of the main winding, and shifting of the auxillary winding from the quadrature position. The model is valid for both steady-state and transient analysis, and features state variables which are constant in the steady-state, which makes the model readily linearizable for derivation of transfer functions. In addition, a procedure for estimation of the machine parameters based on standstill frequency response measurements is given. Experimental data for steady state operation is included to validate the model. I...|$|E
40|$|Paper proposes {{methodology}} for calculation of pa-rameters and performance characteristics of single-phase motors based on double-field revolving theory and method of symmetrical components. Permanently <b>split</b> <b>capacitor</b> motor and single-phase {{shaded pole motor}} are investigated and their parameters and performance characteristics are calculated and verified by experiment under different operating regimes. Once, the parameters are calculated they are used as input data in numerical models of the mo-tors based on Finite Element Method (FEM). FEM models are used for calculation of magnetic flux density and its distribution in motors’ cross-section {{as well as in}} the air gap, since these parameters are difficult to be calculated or exactly predicted by analytical methods. Proposed models enable motor performance under different operating regimes to be analyzed and accurately predicted...|$|E
40|$|Abstract — In this paper, a novel {{technique}} {{used to keep}} the voltage across the dc <b>split</b> <b>capacitors</b> of neutral point clamped inverter using multi carrier pulse width modulation and also compensate the reactive power. It can reduce the harmonics without any changes in inverter output. Multi carrier pulse width modulation is controlling the neutral point voltage at full modulation index. It require compensation loop {{because it does not}} deliver the natural voltage balancing. The voltage is balanced under all operating conditions. The main task of controller is to force the current vector in the three phase load. The effectiveness of the proposed method is verified by simulations and experiments. development to achieve high power with dissimilar voltage level and also deliver more advantages than conventional inverter. Such as, low switching losses, high power quality of waveform without certain order harmonics and reduced output dv/dt. But these features are obtained when the voltage across the capacitor is balanced under different working conditions...|$|R
40|$|In this project, a Proportional {{resonant}} (PR) current controller {{is proposed}} {{to maintain a}} balanced neutral point for a three-phase four wire inverter, {{which can be used}} in microgrid applications. The neutral-point circuit consists of a conventional neutral leg and a split DC link. The neutral point is balanced with respect to the two DC source terminals (as required, in neutral-point clamped three-level converters) even when the neutral current is large so that the inverter can be connected to an unbalanced load. The controller, designed by using the Proportional resonant control techniques, which attain eliminate for the current flowing through the <b>split</b> <b>capacitors.</b> This leads to very small variation of the neutral point from the mid-point of the DC source, in spite of the possibly large neutral current. The simulation of inverter circuit, neutral-point and P-resonant has been performed using MATLAB/SIMULINK software. The simulation results confirm the validity of the proposed method, which {{can be seen as a}} promising that ensure P-resonant control suitable for microgrid applications...|$|R
40|$|This paper proposes an {{improved}} space vector {{pulse width modulation}} (PWM) control method for a 4 - switch single-phase to three-phase converter using a Quasi Z-source (QZs) network that can be utilized in induction motor drive applications. Without using any extra filtering circuits, this method can work well to reject the effect of DC-link voltage ripple on the inverter output voltage, which {{can be accomplished by}} either power supply or voltage variations in the 4 -switch structure. This closed-loop control strategy recognizes and senses any unbalanced voltage that occur across two <b>split</b> <b>capacitors</b> and by applying the changes in the vector’s activation interval time, the three- phase output voltage can be balanced. In traditional methods, the DC-link voltage without ripple is often achieved at the expense of larger DC-link capacitors that lead to a bulky and heavy DC-link filter with slow response and increase in cost. The simulation results of the proposed control method demonstrate its efficiency and the potential of the structure to be further developed...|$|R
40|$|Single phase {{shaded pole}} motor and {{permanently}} <b>split</b> <b>capacitor</b> motor are analyzed with double-filed revolving theory and method of symmetrical components is used for defining motor mathematical models. As an output from mathematical models steady-state performance characteristics of both motors are calculated for different operating regimes. Results from developed mathematical models are verified with experiments. Calculated currents of stator windings from mathematical models are used as input data in numerical models of the motors analyzed with Finite Element Method (FEM). Magnetic flux density in {{cross section of the}} motors is calculated from numerical motor models under different operating regimes. Parts of magnetic cores with high flux density are discovered and construction of the motors is further improved by applying soft magnetic powders...|$|E
40|$|The {{single-phase}} induction motor, {{in permanent}} <b>split</b> <b>capacitor</b> topology, {{is used in}} some models of washing machines. This paper presents {{the implementation of the}} cycloconverter control to drive the washing machine in order to provide benefits in improving the energy efficiency and the motor drive. The results obtained from the experimental setup showed good advantages in the dynamic response and the system efficiency compared to the traditional configuration. In this paper, cycloconverter is used to split-phase induction motor speed control system developed for proposed washing machine. Output voltage is synthesized by PWM technique. A design using cycloconverter is proposed. In this the output voltage is synthesized by switching IGBTs. Switching is done by control signals generated using PWM techniques. A simulation model was developed using MATLAB. Simulated results have been observed and analyzed...|$|E
40|$|Power {{consumption}} {{is one of}} the main design constraints in today’s integrated circuits. For systems powered by batteries, such as implantable biomedical devices, ultra-low power {{consumption is}} paramount. In these systems, analog-to-digital converters (ADCs) are key components as the interface between the analog world and the digital domain. This thesis addresses the design challenges, strategies, as well as circuit techniques of ultra-low-power ADCs for medical implant devices. In this thesis four architectures of SAR ADC is implemented with different energy efficiency. In first architecture, conventional SAR ADC was designed in 180 nm CMOS technology with a 1 -V power supply and a 1 -kS/s sampling rate for monitoring bio potential signals, the ADC achieves a signal-to-noise and distortion ratio of 57. 16 dB and consumes 43 nW power, resulting in a figure of merit of 73 fJ/conversion-step. In second architecture, <b>Split</b> <b>capacitor</b> SAR ADC was designed in 180 nm CMOS with same resolution and sampling speed...|$|E
40|$|Half-bridge {{rectifiers}} {{are able}} to provide two voltage outputs, which offers three voltage levels, but the two voltage outputs depend on each other and also on system parameters. Moreover, the two voltage outputs contain large ripples because the currents following through the <b>split</b> <b>capacitors</b> contain significant fundamental-frequency components. In this paper, after analyzing the drawbacks of half-bridge rectifiers in detail, an independently controlled neutral leg is added to conventional half-bridge rectifiers to address these drawbacks. Furthermore, the associated decoupling control strategies are proposed. The rectification leg from the conventional half-bridge rectifier is controlled to maintain the dc-bus voltage and to draw a clean sinusoidal current that is in phase with the supply voltage. The neutral leg is controlled with a PI-repetitive controller to regulate one voltage output and also to provide the current path for any dc and/or fundamental-frequency components. As a result, the two voltage outputs are regulated independently and are robust against system parameters. The output voltage ripples are also reduced, and hence, the required capacitance {{to achieve the same}} level of voltage ripples is reduced. Experimental results are provided to validate the performance of the proposed single-phase rectifiers having two independent voltage outputs...|$|R
40|$|This paper {{proposes a}} new 8 / 6 -pole split-winding doubly salient {{permanent}} magnet (DSPM) motor drive. The analysis, control, implementation and experiments {{of the motor}} drive are presented. The magnetic field analysis is carried out using a finite element method. The split-winding topology is proposed to extend the constant power operation range. The control strategy for the DSPM motor drive is developed. Two operation modes, namely 4 -phase and 2 -phase operation modes, are proposed for the 8 / 6 -pole DSPM motor drive. In 4 -phase operation mode, a half-bridge power converter but without <b>split</b> <b>capacitors</b> is used {{to reduce the number}} of power devices and to eliminate the problem of voltage unbalance in the capacitors. The drive system is implemented and tested. The experimental results show that the developed control scheme can operate the DSPM motor properly, and the DSPM motor drive offers high efficiency over a wide power range and good dynamic performance. Furthermore, the 2 -phase operation mode of the 8 / 6 -pole DSPM motor offers the potential of eliminating the torque ripple of the motor drive. published_or_final_versio...|$|R
40|$|This paper {{proposes a}} reduced switch Open-Delta (OD-VSC) voltage {{controller}} for an standalone asynchronous generator (SAG), {{also known as}} the self-excited induction generator (SEIG),used in constant power applications such as pico hydro uncontrolled turbine driven isolated induction generator (IAG) for feeding three-phase loads. The proposed reduced switch voltage controller is used to regulate and control the generator terminal voltage as it is subjected to voltage drops, dips or flickers when the isolated power system is subjected to various critical loads. Generally this purpose is carried out by a STATCOM comprising of a three-leg six-switch inverter structure. Here, in this work the DSTATCOM is realized using a three-leg four-switch insulated gate bipolar transistor (IGBT) -based current controlled voltage-sourced converter (CC-VSC) and a self-supporting dc bus containing two <b>split</b> <b>capacitors.</b> The proposed generating system along with the controller is modeled and simulated in MATLAB along with Simulink and power system blockset (PSB) toolboxes. The system is simulated and the capability of the isolated generating system along with the reduced switch based voltage controller is presented here where the generator feeds linear and non-linear loads are investigated. </p...|$|R
40|$|Single phase {{induction}} motors {{are found}} in various applications in which having correct value of the capacitor connected to the auxiliary winding enables the motor to function efficiently. This research aim is to investigate and obtain {{the value of the}} capacitor of a given input parameters of a specified permanent <b>split</b> <b>capacitor</b> (PSC) induction motor using MATLAB, which will in turn provide easy computation of the output parameters for the motor optimum efficiency. Electrical and mechanical characteristics of the PSC induction motor where obtained and analysed of which the study shows that the motor was reliable due to the absence of centrifugal switch. With the aid of MATLAB program the results were easily obtained, PSC induction motor capacitor value at optimum efficiency was also easily determined. The motor proved to have low starting torque, low starting current, higher efficiency, high pull out torque and high power factor. The characteristic of PSC induction motor analysed was limited to where higher starting torque is required only...|$|E
40|$|Regulatory {{requirements}} drive unitary equipment design. For residential equipment, SEER reflects {{performance at}} moderate temperatures, and is largely independent of high temperature efficiency and high latent heat removal capability. The test procedure gives too little credit for advanced air handlers that reduce air conditioning load and facilitate adaptive humidity control through automatic fan speed adjustment. DC permanent magnet variable speed motors have much lower market share than less efficient permanent <b>split</b> <b>capacitor</b> designs: changing saves 15 % - 25 % at high fan speed, {{and at least}} 50 % at lower speeds (high latent cooling). Humidistats allow dynamic humidity control by reducing air flow, cooling the evaporator. Following market transformation to increase market share, federal equipment stanards should be augmented to include specific air handler air flow efficiency levels, such as 0. 2 watts/cfm at size-dependent static pressures. We estimate that customer payback will be {{less than three years}} in a mature market...|$|E
40|$|Paper {{analyzes}} {{the influence of}} various design parameters on torque of permanently <b>split</b> <b>capacitor</b> motor. Motor analytical model is derived and it is used for calculating the performance characteristics of basic motor model. The acquired analytical model is applied in optimization software that uses genetic algorithms (GA) as an optimization method. Optimized motor model with increased torque is derived by varying three motor parameters in GA program: winding turns ratio, average air gap flux density and motor stack length. Increase of torque has been achieved for nominal operation but also at motor starting. Accuracy of the derived models is verified by Simulink. The acquired values of several motor parameters from transient characteristics of Simulink models are compared with the corresponding values obtained from analytical models of both motors, basic and optimized. Numerical analysis, based on finite element method (FEM), is also performed for both motor models. As {{a result of the}} FEM analysis, magnetic flux density in motor cross-section is calculated and adequate conclusions are derived in relation to core saturation and air gap flux density in both motor models...|$|E
40|$|This paper {{presents}} a hysteresis band current control scheme for three-phase four leg {{voltage source inverter}} that compensates power quality problems. The inverter is capable of compensating power factor, current unbalance and current harmonics. Today most inverters are designed for balanced three phase loads and consequently the associated control Strategies are quite effective for three wire system but {{are not able to}} manage load that require neutral current compensation. If four leg four wire topology is used the controller can be simplified because {{there is no need to}} <b>split</b> DC <b>capacitor...</b>|$|R
40|$|In this study, {{a sliding}} mode {{strategy}} proposed {{to control a}} three levels Back-to-Back High Voltage Direct Current (HVDC) system based on the three-level voltage source converter (VSC). The voltage-balancing control of two <b>split</b> DC <b>capacitors</b> of the VSC-HVDC system is achieved using three-level space vector modulation with balancing strategy based on the effective use of the redundant switching states of the inverter voltage vectors. Finally, a complete simulation of the VSC-HVDC system validates {{the efficiency of the}} proposed strategy law. Compared to the conventional control, Sliding Mode Control scheme for the VSC-HVDC system shows the attractive advantages such as offering high tracking accuracy, fast dynamic response and good robustness...|$|R
40|$|Abstract — A novel power {{optimization}} technique, called adaptive tracking {{is proposed}} {{in this paper}} for successive approximation analog-to-digital converters aiming implantable device applications. A SAR-ADC can easily be equipped with the proposed tracking technique by a minor modification in its digital circuitry (SAR). This work relies on the similarity of consecutive sample values in band-limited bio-potentials. The proposed adaptive tracking scheme can reduce power consumption {{of a wide variety}} of SAR-ADCs. In particular, we show that the tracking scheme can save 30 % of power in a conventional SAR-ADC, 31 % of power in those using binary SAR-ADCs using a weighted DAC with <b>split</b> MSB <b>capacitor,</b> and 8 % of power in those using charge sharing DAC. Index Terms—ADC, analog signals, SAR, tracking. I...|$|R
