FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S039 (4153571) 11/4/2023}
"PAGE_NUMBER" = 5;
0"NC";
1"VDD33_SA";
2"VBUS_FILT";
3"UN$5$C0603$I3$1";
4"GNDD";
5"GNDD";
6"UN$5$C0603$I5$2";
7"GNDD";
%"AMS1117"
"1","(-2300,4425)","0","power","I1";
;
LOCATION"U501"
CDS_LIB"power"
CDS_LMAN_SYM_OUTLINE"-175,100,175,-100"
SYMBOL"AMS1117-3.3"
ORIGIN"Altium"
PIN_NUMBERS_VISIBLE"True"
PIN_TEXT_VISIBLE"True"
PIN_NAMES_ROTATE"True";
"GND"7;
"VOUT"1;
"VIN"2;
"VOUT1"1;
%"C0603"
"1","(-3150,4175)","0","capacitor","I3";
;
LOCATION"C502"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
FOOTPRINT"c0603"
CDS_LIB"capacitor";
"2"4;
"1"3;
%"C0603"
"1","(-1300,4175)","0","capacitor","I5";
;
LOCATION"C504"
VALUE"0.1UF"
CDS_LIB"capacitor"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
FOOTPRINT"c0603";
"2"6;
"1"5;
%"C0805"
"1","(-1600,4175)","0","capacitor","I6";
;
VALUE"22UF"
LOCATION"C503"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
FOOTPRINT"c0805"
CDS_LIB"capacitor";
"1"1;
"2"6;
%"C0805"
"1","(-2825,4175)","0","capacitor","I7";
;
FOOTPRINT"c0805"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitor"
LOCATION"C501"
VALUE"10UF";
"1"3;
"2"2;
END.
