#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 17 13:30:34 2022
# Process ID: 170108
# Current directory: /home/raver/Desktop/university/master/semester_04/vhdl/projects/VHDL_RTL_Model_Of_CPU/rtl_model_cpu/rtl_model_cpu.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/raver/Desktop/university/master/semester_04/vhdl/projects/VHDL_RTL_Model_Of_CPU/rtl_model_cpu/rtl_model_cpu.sim/sim_1/behav/xsim/xsim.dir/DFlipFlopSyncResetEnable_TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/raver/Desktop/university/master/semester_04/vhdl/projects/VHDL_RTL_Model_Of_CPU/rtl_model_cpu/rtl_model_cpu.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/raver/Desktop/university/master/semester_04/vhdl/projects/VHDL_RTL_Model_Of_CPU/rtl_model_cpu/rtl_model_cpu.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/raver/Desktop/university/master/semester_04/vhdl/projects/VHDL_RTL_Model_Of_CPU/rtl_model_cpu/rtl_model_cpu.sim/sim_1/behav/xsim/xsim.dir/DFlipFlopSyncResetEnable_TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/raver/Desktop/university/master/semester_04/vhdl/projects/VHDL_RTL_Model_Of_CPU/rtl_model_cpu/rtl_model_cpu.sim/sim_1/behav/xsim/xsim.dir/DFlipFlopSyncResetEnable_TestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul 17 13:30:38 2022. For additional details about this file, please refer to the WebTalk help file at /home/raver/Desktop/university/master/semester_04/vhdl/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 17 13:30:38 2022...
