Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 6bad1977e44c4ad4a7fe14b94b767e0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 27 for port 'displayed_number' [/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/system.v:132]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/7_segment_dec.v" Line 1. Module x7_segment_dec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/bran/Documentos/Lab digitales/laboratorio-4-b-b-corp/src/verilog/7_segment_dec.v" Line 1. Module x7_segment_dec doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.picorv32_pcpi_mul
Compiling module xil_defaultlib.picorv32_default
Compiling module xil_defaultlib.x7_segment_dec
Compiling module xil_defaultlib.system_default
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav
