// Seed: 3514693696
module module_0 (
    inout id_0,
    input id_1,
    input id_2,
    output reg id_3
);
  always @(posedge id_2 + id_1) begin
    if (id_0 == id_1) id_3 <= id_0;
    else begin
      id_3 <= id_0;
    end
  end
endmodule
