Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:06:53 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.939        0.000                      0                 3705        0.055        0.000                      0                 3705        3.750        0.000                       0                  1138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.939        0.000                      0                 3705        0.055        0.000                      0                 3705        3.750        0.000                       0                  1138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    10.260    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.057ns (36.770%)  route 5.257ns (63.230%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[2]
                         net (fo=2, routed)           1.472     9.287    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[10]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.628    10.261    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 3.040ns (36.267%)  route 5.342ns (63.733%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[0]
                         net (fo=2, routed)           1.557     9.355    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[8]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.537    10.352    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.541    10.348    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.040ns (36.879%)  route 5.203ns (63.121%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[0]
                         net (fo=2, routed)           1.418     9.216    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[8]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.625    10.264    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 5.271ns (60.876%)  route 3.388ns (39.124%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X10Y78         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/Q
                         net (fo=3, routed)           0.879     2.370    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/Q[3]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.494 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2_i_5/O
                         net (fo=3, routed)           1.222     3.717    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p0[3]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841     7.558 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2/P[2]
                         net (fo=2, routed)           1.286     8.844    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2__0[2]
    SLICE_X11Y65         LUT4 (Prop_lut4_I0_O)        0.124     8.968 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219[0]_i_17/O
                         net (fo=1, routed)           0.000     8.968    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219[0]_i_17_n_8
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.518 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.518    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_2_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_fu_158_p2
    SLICE_X11Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X11Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.057ns (36.837%)  route 5.242ns (63.163%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[2]
                         net (fo=2, routed)           1.457     9.272    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[10]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.540    10.349    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.848ns (34.910%)  route 5.310ns (65.090%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     7.606 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[2]
                         net (fo=2, routed)           1.525     9.131    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[6]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.628    10.261    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.848ns (34.910%)  route 5.310ns (65.090%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     7.606 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[2]
                         net (fo=2, routed)           1.525     9.131    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[6]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.540    10.349    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 2.907ns (35.678%)  route 5.241ns (64.322%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.819     7.665 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[3]
                         net (fo=2, routed)           1.456     9.121    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[7]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.544    10.345    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.345    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X4Y87          FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[7]
    SLICE_X2Y86          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X2Y86          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y86          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_fu_102_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X7Y64          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_fu_102_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_fu_102_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_fu_102[2]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.045     0.652 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191[2]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_fu_603_p3[2]
    SLICE_X6Y64          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X6Y64          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_0_reg_191_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/clock
    SLICE_X11Y70         FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.169     0.721    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_6_reg_356_reg[7][5]
    SLICE_X8Y70          SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X8Y70          SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X8Y70          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X9Y61          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[14]/Q
                         net (fo=2, routed)           0.064     0.615    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672[14]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045     0.660 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672[6]_i_1/O
                         net (fo=1, routed)           0.000     0.660    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672[6]_i_1_n_8
    SLICE_X8Y61          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/clock
    SLICE_X8Y61          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_672_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.920%)  route 0.173ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X4Y86          FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[3]/Q
                         net (fo=1, routed)           0.173     0.724    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[3]
    SLICE_X2Y84          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X2Y84          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y84          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/val_V_5_reg_351_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X3Y69          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/val_V_5_reg_351_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/val_V_5_reg_351_reg[2]/Q
                         net (fo=3, routed)           0.066     0.617    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/mot1_fu_180_p3[2]
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045     0.662 r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133[2]_i_1/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/p_1_in[2]
    SLICE_X2Y69          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X2Y69          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/clock
    SLICE_X9Y70          FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[1]/Q
                         net (fo=1, routed)           0.116     0.667    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_6_reg_356_reg[7][1]
    SLICE_X8Y70          SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X8Y70          SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X8Y70          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.547    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/q_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/dout_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/clock
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/q_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/q_tmp_reg[1]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/q_tmp[1]
    SLICE_X8Y79          LUT3 (Prop_lut3_I0_O)        0.048     0.686 r  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/dout_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     0.686    bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/p_0_in[1]
    SLICE_X8Y79          FDRE                                         r  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/dout_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/clock
    SLICE_X8Y79          FDRE                                         r  bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/dout_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/dout_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X0Y71          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414_reg[11]/Q
                         net (fo=1, routed)           0.053     0.604    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414[11]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.649 r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133[11]_i_1/O
                         net (fo=1, routed)           0.000     0.649    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/p_1_in[11]
    SLICE_X1Y71          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X1Y71          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X0Y74          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414_reg[23]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/curr_off_1_reg_414[23]
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133[23]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/p_1_in[23]
    SLICE_X1Y74          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X1Y74          FDRE                                         r  bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y43   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U25/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y40   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U31/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y38   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U34/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y42   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U28/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y27   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U37/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y40   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U26/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y39   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U32/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y36   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U35/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y42   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U29/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y41   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U27/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y71  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y71  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y71  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y71  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y70  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y70  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y71  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y71  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK



