/**
  ******************************************************************************
  * @file    xt32h0xxb.h
  * @author  Software Team
  * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File.
  *          This file contains all the peripheral register's definitions, bits
  *          definitions and memory mapping for xt32h0xxb devices.
  *
  *          This file contains:
  *           - Data structures and the address mapping for all peripherals
  *           - Peripheral's registers declarations and bits definition
  *           - Macros to access peripheral's registers hardware
  *
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2023 XTXTech.
  * All rights reserved.
  *
  ******************************************************************************
  */
/** @addtogroup CMSIS_Device
  * @{
  */

/** @addtogroup xt32h0xxb
  * @{
  */

#ifndef XT32H0XXB_H
#define XT32H0XXB_H

#ifdef __cplusplus
 extern "C" {
#endif /* __cplusplus */

/** @addtogroup Configuration_section_for_CMSIS
  * @{
  */

/**
  * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals
   */
#define __CM0PLUS_REV             0U /*!< Core Revision r0p0                            */
#define __MPU_PRESENT             0U /*!< xt32h0xxb  provides an MPU                    */
#define __VTOR_PRESENT            1U /*!< Vector  Table  Register supported             */
#define __NVIC_PRIO_BITS          2U /*!< xt32h0xxb uses 2 Bits for the Priority Levels */
#define __Vendor_SysTickConfig    0U /*!< Set to 1 if different SysTick Config is used  */

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */

/**
 * @brief xt32h0xxb Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
/**
 * @brief xt32h0xxb Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */

/*!< Interrupt Number Definition */
typedef enum
{
/*****************  Cortex-M0+ Processor Exceptions Numbers  ******************/
  NonMaskableInt_IRQn         = -14,
  HardFault_IRQn              = -13,
  SVC_IRQn                    = -5,
  PendSV_IRQn                 = -2,
  SysTick_IRQn                = -1,
/*******************  XT32H0XXB specific Interrupt Numbers  *******************/
  DMA1_IRQn                   = 0,
  WDTW_IRQn                   = 1,
  CMP1_IRQn                   = 2,
  RTC_IRQn                    = 3,
  ICTL_IRQn                   = 4,
  UART1_IRQn                  = 5,
  UART2_IRQn                  = 6,
  UART3_IRQn                  = 7,
  UART4_IRQn                  = 8,
  TIM1_BRK_IRQn               = 9,
  TIM1_UDT_IRQn               = 10,
  TIM1_TRG_IRQn               = 11,
  TIM1_CC_IRQn                = 12,
  TIM2_BRK_IRQn               = 13,
  TIM2_UDT_IRQn               = 14,
  TIM2_TRG_IRQn               = 15,
  TIM2_CC_IRQn                = 16,
  TIMG1_UDT_IRQn              = 17,
  TIMG1_TRG_IRQn              = 18,
  TIMG1_CC_IRQn               = 19,
  TIMG2_UDT_IRQn              = 20,
  TIMG2_TRG_IRQn              = 21,
  TIMG2_CC_IRQn               = 22,
  TIMG3_UDT_IRQn              = 23,
  TIMG3_TRG_IRQn              = 24,
  TIMG3_CC_IRQn               = 25,
  TIMG4_UDT_IRQn              = 26,
  TIMG4_TRG_IRQn              = 27,
  TIMG4_CC_IRQn               = 28,
  CMP2_IRQn                   = 29,
  CMP3_IRQn                   = 30,
  CMP4_IRQn                   = 31
} IRQn_Type;

/**
  * @}
  */

#include "core_cm0plus.h"               /* Cortex-M0+ processor and core peripherals */
#include "system_xt32h0xx.h"
#include <stdint.h>

/** @addtogroup Peripheral_registers_structures
  * @{
  */
  
/**
  * @brief AON Registers
  */
typedef struct
{
  __IO uint32_t AON_CFG;                /*!< Address offset: 0x00 */
  __IO uint32_t RTC_REFCLK_DIV;         /*!< Address offset: 0x04 */
  __IO uint32_t AON_CLK_CTRL;           /*!< Address offset: 0x08 */
  __IO uint32_t LDO_CFG;                /*!< Address offset: 0x0C */
  __IO uint32_t IVREF_CFG_1;            /*!< Address offset: 0x10 */
  __IO uint32_t IVREF_CFG_2;            /*!< Address offset: 0x14 */
  __IO uint32_t IVREF_CFG_3;            /*!< Address offset: 0x18 */
       uint32_t RESERVED0[1];
  __IO uint32_t DEEPSLEEP_TIME;         /*!< Address offset: 0x20 */
  __IO uint32_t DEEPSLEEP_CTRL;         /*!< Address offset: 0x24 */
} AON_TypeDef;
    
/**
  * @brief CRC Registers
  */
typedef struct
{
  __IO uint32_t CFG;                    /*!< Address offset: 0x00 */
  __IO uint32_t DATA;                   /*!< Address offset: 0x04 */
  __IO uint32_t RESULT;                 /*!< Address offset: 0x08 */
  __IO uint32_t XORVALUE;               /*!< Address offset: 0x0C */
} CRC_TypeDef;
    
/**
  * @brief DAM_CH Registers
  */
typedef struct
{
  __IO uint32_t SAR;                    /*!< Address offset: 0x00 */
       uint32_t RESERVED0[1];
  __IO uint32_t DAR;                    /*!< Address offset: 0x08 */
       uint32_t RESERVED1[3];
  __IO uint32_t CTL_L;                  /*!< Address offset: 0x18 */
  __IO uint32_t CTL_H;                  /*!< Address offset: 0x1C */
       uint32_t RESERVED2[8];
  __IO uint32_t CFG_L;                  /*!< Address offset: 0x40 */
  __IO uint32_t CFG_H;                  /*!< Address offset: 0x44 */
} DMA_Channel_TypeDef;
    
/**
  * @brief DMA Registers
  */
typedef struct
{
  __IO uint32_t RAWTFR;                 /*!< Address offset: 0x00 */
       uint32_t RESERVED0[1];
  __IO uint32_t RAWBLOCK;               /*!< Address offset: 0x08 */
       uint32_t RESERVED1[1];
  __IO uint32_t RAWSRCTRAN;             /*!< Address offset: 0x10 */
       uint32_t RESERVED2[1];
  __IO uint32_t RAWDSTTRAN;             /*!< Address offset: 0x18 */
       uint32_t RESERVED3[1];
  __IO uint32_t RAWERR;                 /*!< Address offset: 0x20 */
       uint32_t RESERVED4[1];
  __IO uint32_t STATTFR;                /*!< Address offset: 0x28 */
       uint32_t RESERVED5[1];
  __IO uint32_t STATBLOCK;              /*!< Address offset: 0x30 */
       uint32_t RESERVED6[1];
  __IO uint32_t STATSRCTRAN;            /*!< Address offset: 0x38 */
       uint32_t RESERVED7[1];
  __IO uint32_t STATDSTTRAN;            /*!< Address offset: 0x40 */
       uint32_t RESERVED8[1];
  __IO uint32_t STATERR;                /*!< Address offset: 0x48 */
       uint32_t RESERVED9[1];
  __IO uint32_t MSKTFR;                 /*!< Address offset: 0x50 */
       uint32_t RESERVED10[1];
  __IO uint32_t MSKBLOCK;               /*!< Address offset: 0x58 */
       uint32_t RESERVED11[1];
  __IO uint32_t MSKSRCTRAN;             /*!< Address offset: 0x60 */
       uint32_t RESERVED12[1];
  __IO uint32_t MSKDSTTRAN;             /*!< Address offset: 0x68 */
       uint32_t RESERVED13[1];
  __IO uint32_t MSKERR;                 /*!< Address offset: 0x70 */
       uint32_t RESERVED14[1];
  __IO uint32_t CLRTFR;                 /*!< Address offset: 0x78 */
       uint32_t RESERVED15[1];
  __IO uint32_t CLRBLOCK;               /*!< Address offset: 0x80 */
       uint32_t RESERVED16[1];
  __IO uint32_t CLRSRCTRAN;             /*!< Address offset: 0x88 */
       uint32_t RESERVED17[1];
  __IO uint32_t CLRDSTTRAN;             /*!< Address offset: 0x90 */
       uint32_t RESERVED18[1];
  __IO uint32_t CLRERR;                 /*!< Address offset: 0x98 */
       uint32_t RESERVED19[1];
  __IO uint32_t STATINT;                /*!< Address offset: 0xA0 */
       uint32_t RESERVED20[1];
  __IO uint32_t REQSRC;                 /*!< Address offset: 0xA8 */
       uint32_t RESERVED21[1];
  __IO uint32_t REQDST;                 /*!< Address offset: 0xB0 */
       uint32_t RESERVED22[1];
  __IO uint32_t SGLREQSRC;              /*!< Address offset: 0xB8 */
       uint32_t RESERVED23[1];
  __IO uint32_t SGLREQDST;              /*!< Address offset: 0xC0 */
       uint32_t RESERVED24[1];
  __IO uint32_t LSTREQSRC;              /*!< Address offset: 0xC8 */
       uint32_t RESERVED25[1];
  __IO uint32_t LSTREQDST;              /*!< Address offset: 0xD0 */
       uint32_t RESERVED26[1];
  __IO uint32_t DMACFG;                 /*!< Address offset: 0xD8 */
       uint32_t RESERVED27[1];
  __IO uint32_t CHEN;                   /*!< Address offset: 0xE0 */
} DMA_TypeDef;
    
/**
  * @brief DIV Registers
  */
typedef struct
{
  __IO uint32_t HDIV_A;                 /*!< Address offset: 0x00 */
  __IO uint32_t HDIV_B;                 /*!< Address offset: 0x04 */
  __IO uint32_t HDIV_Q;                 /*!< Address offset: 0x08 */
  __IO uint32_t HDIV_R;                 /*!< Address offset: 0x0C */
} DIV_TypeDef;
    
/**
  * @brief FLASH Registers
  */
typedef struct
{
  __IO uint32_t CTRL;                   /*!< Address offset: 0x00 */
  __IO uint32_t SMW_SET_OPTION;         /*!< Address offset: 0x04 */
  __IO uint32_t SMW_SET_HEMWHV;         /*!< Address offset: 0x08 */
  __IO uint32_t SMW_SET_TIMER;          /*!< Address offset: 0x0C */
  __IO uint32_t SMW_SET_WHV;            /*!< Address offset: 0x10 */
} FLASH_TypeDef;
    
/**
  * @brief GPIO Registers
  */
typedef struct
{
  __IO uint32_t DR;                     /*!< Address offset: 0x00 */
  __IO uint32_t DDR;                    /*!< Address offset: 0x04 */
  __IO uint32_t CTL;                    /*!< Address offset: 0x08 */
} GPIO_TypeDef;
    
/**
  * @brief GPIO_AUX Registers
  */
typedef struct
{
  __IO uint32_t DRA;                    /*!< Address offset: 0x00 */
  __IO uint32_t DDRA;                   /*!< Address offset: 0x04 */
  __IO uint32_t CTLA;                   /*!< Address offset: 0x08 */
  __IO uint32_t DRB;                    /*!< Address offset: 0x0C */
  __IO uint32_t DDRB;                   /*!< Address offset: 0x10 */
  __IO uint32_t CTLB;                   /*!< Address offset: 0x14 */
  __IO uint32_t DRC;                    /*!< Address offset: 0x18 */
  __IO uint32_t DDRC;                   /*!< Address offset: 0x1C */
  __IO uint32_t CTLC;                   /*!< Address offset: 0x20 */
  __IO uint32_t DRD;                    /*!< Address offset: 0x24 */
  __IO uint32_t DDRD;                   /*!< Address offset: 0x28 */
  __IO uint32_t CTLD;                   /*!< Address offset: 0x2C */
  __IO uint32_t INTEN;                  /*!< Address offset: 0x30 */
  __IO uint32_t INTMSK;                 /*!< Address offset: 0x34 */
  __IO uint32_t INTLVL;                 /*!< Address offset: 0x38 */
  __IO uint32_t INTPOL;                 /*!< Address offset: 0x3C */
  __IO uint32_t INTSTA;                 /*!< Address offset: 0x40 */
  __IO uint32_t INTRAWSTA;              /*!< Address offset: 0x44 */
  __IO uint32_t DEBOU;                  /*!< Address offset: 0x48 */
  __IO uint32_t EOIA;                   /*!< Address offset: 0x4C */
  __IO uint32_t EXTA;                   /*!< Address offset: 0x50 */
  __IO uint32_t EXTB;                   /*!< Address offset: 0x54 */
  __IO uint32_t EXTC;                   /*!< Address offset: 0x58 */
  __IO uint32_t EXTD;                   /*!< Address offset: 0x5C */
  __IO uint32_t LSSYNC;                 /*!< Address offset: 0x60 */
} GPIO_AUX_TypeDef;
    
/**
  * @brief I2C Registers
  */
typedef struct
{
  __IO uint32_t CON;                    /*!< Address offset: 0x00 */
  __IO uint32_t TAR;                    /*!< Address offset: 0x04 */
  __IO uint32_t SAR;                    /*!< Address offset: 0x08 */
  __IO uint32_t HSMADDR;                /*!< Address offset: 0x0C */
  __IO uint32_t DATACMD;                /*!< Address offset: 0x10 */
  __IO uint32_t SSSCLHCNT;              /*!< Address offset: 0x14 */
  __IO uint32_t SSSCLLCNT;              /*!< Address offset: 0x18 */
  __IO uint32_t FSSCLHCNT;              /*!< Address offset: 0x1C */
  __IO uint32_t FSSCLLCNT;              /*!< Address offset: 0x20 */
  __IO uint32_t HSSCLHCNT;              /*!< Address offset: 0x24 */
  __IO uint32_t HSSCLLCNT;              /*!< Address offset: 0x28 */
  __IO uint32_t INTRSTAT;               /*!< Address offset: 0x2C */
  __IO uint32_t INTRMASK;               /*!< Address offset: 0x30 */
  __IO uint32_t RAWINTRSTAT;            /*!< Address offset: 0x34 */
  __IO uint32_t RXTL;                   /*!< Address offset: 0x38 */
  __IO uint32_t TXTL;                   /*!< Address offset: 0x3C */
  __IO uint32_t CLRINTR;                /*!< Address offset: 0x40 */
  __IO uint32_t CLRRXUNDER;             /*!< Address offset: 0x44 */
  __IO uint32_t CLRRXOVER;              /*!< Address offset: 0x48 */
  __IO uint32_t CLRTXOVER;              /*!< Address offset: 0x4C */
  __IO uint32_t CLRRDREQ;               /*!< Address offset: 0x50 */
  __IO uint32_t CLRTXABRT;              /*!< Address offset: 0x54 */
  __IO uint32_t CLRRXDONE;              /*!< Address offset: 0x58 */
  __IO uint32_t CLRACTIVITY;            /*!< Address offset: 0x5C */
  __IO uint32_t CLRSTOPDET;             /*!< Address offset: 0x60 */
  __IO uint32_t CLRSTARTDET;            /*!< Address offset: 0x64 */
  __IO uint32_t CLRGENCALL;             /*!< Address offset: 0x68 */
  __IO uint32_t ENABLE;                 /*!< Address offset: 0x6C */
  __IO uint32_t STATUS;                 /*!< Address offset: 0x70 */
  __IO uint32_t TXFLR;                  /*!< Address offset: 0x74 */
  __IO uint32_t RXFLR;                  /*!< Address offset: 0x78 */
  __IO uint32_t SDAHOLD;                /*!< Address offset: 0x7C */
  __IO uint32_t TXABRTSOURCE;           /*!< Address offset: 0x80 */
       uint32_t RESERVED0[1];
  __IO uint32_t DMACR;                  /*!< Address offset: 0x88 */
  __IO uint32_t DMATDLR;                /*!< Address offset: 0x8C */
  __IO uint32_t DMARDLR;                /*!< Address offset: 0x90 */
  __IO uint32_t SDASETUP;               /*!< Address offset: 0x94 */
  __IO uint32_t ACKGENERALCALL;         /*!< Address offset: 0x98 */
  __IO uint32_t ENABLESTATUS;           /*!< Address offset: 0x9C */
  __IO uint32_t FSSPKLEN;               /*!< Address offset: 0xA0 */
  __IO uint32_t HSSPKLEN;               /*!< Address offset: 0xA4 */
} I2C_TypeDef;
    
/**
  * @brief ICG Registers
  */
typedef struct
{
  __IO uint32_t CLK_CFG;                /*!< Address offset: 0x00 */
  __IO uint32_t HCLK_DIV;               /*!< Address offset: 0x04 */
  __IO uint32_t PCLK_DIV;               /*!< Address offset: 0x08 */
  __IO uint32_t DMA_CLK_DIV;            /*!< Address offset: 0x0C */
  __IO uint32_t BR_CLK_DIV;             /*!< Address offset: 0x10 */
  __IO uint32_t I2C1_CLK_DIV;           /*!< Address offset: 0x14 */
  __IO uint32_t I2C2_CLK_DIV;           /*!< Address offset: 0x18 */
  __IO uint32_t GPIO_CLK_DIV;           /*!< Address offset: 0x1C */
  __IO uint32_t RC16M_CTRL;             /*!< Address offset: 0x20 */
  __IO uint32_t PLL_DIV;                /*!< Address offset: 0x24 */
  __IO uint32_t PLL_PD_CTRL;            /*!< Address offset: 0x28 */
  __IO uint32_t PLL_LFCFG_CTRL;         /*!< Address offset: 0x2C */
  __IO uint32_t PLL_VCOCAL_CTRL;        /*!< Address offset: 0x30 */
  __IO uint32_t PLL_IREF_CTRL;          /*!< Address offset: 0x34 */
       uint32_t RESERVED0[2];
  __IO uint32_t TIMER_ADV_CLK_DIV;      /*!< Address offset: 0x40 */
  __IO uint32_t TIMER_B1_CLK_DIV;       /*!< Address offset: 0x44 */
  __IO uint32_t TIMER_B2_CLK_DIV;       /*!< Address offset: 0x48 */
  __IO uint32_t WDT_W_CLK_DIV;          /*!< Address offset: 0x4C */
  __IO uint32_t TIMER_EXCLK_EN_1;       /*!< Address offset: 0x50 */
  __IO uint32_t TIMER_EXCLK_EN_2;       /*!< Address offset: 0x54 */
  __IO uint32_t ADC_CLK_DIV;            /*!< Address offset: 0x58 */
} ICG_TypeDef;
    
/**
  * @brief ICTL Registers
  */
typedef struct
{
  __IO uint32_t IRQINTENL;              /*!< Address offset: 0x00 */
  __IO uint32_t IRQINTENH;              /*!< Address offset: 0x04 */
  __IO uint32_t IRQINTMASKL;            /*!< Address offset: 0x08 */
  __IO uint32_t IRQINTMASKH;            /*!< Address offset: 0x0C */
  __IO uint32_t IRQINTFORCEL;           /*!< Address offset: 0x10 */
  __IO uint32_t IRQINTFORCEH;           /*!< Address offset: 0x14 */
  __IO uint32_t IRQRAWSTATUSL;          /*!< Address offset: 0x18 */
  __IO uint32_t IRQRAWSTATUSH;          /*!< Address offset: 0x1C */
  __IO uint32_t IRQSTATUSL;             /*!< Address offset: 0x20 */
  __IO uint32_t IRQSTATUSH;             /*!< Address offset: 0x24 */
  __IO uint32_t IRQMASKSTATUSL;         /*!< Address offset: 0x28 */
  __IO uint32_t IRQMASKSTATUSH;         /*!< Address offset: 0x2C */
  __IO uint32_t IRQFINALSTATUSL;        /*!< Address offset: 0x30 */
  __IO uint32_t IRQFINALSTATUSH;        /*!< Address offset: 0x34 */
       uint32_t RESERVED0[34];
  __IO uint32_t FIQINTEN;               /*!< Address offset: 0xC0 */
  __IO uint32_t FIQINTMASK;             /*!< Address offset: 0xC4 */
  __IO uint32_t FIQINTFORCE;            /*!< Address offset: 0xC8 */
  __IO uint32_t FIQRAWSTATUS;           /*!< Address offset: 0xCC */
  __IO uint32_t FIQSTATUS;              /*!< Address offset: 0xD0 */
  __IO uint32_t FIQFINALSTATUS;         /*!< Address offset: 0xD4 */
  __IO uint32_t IRQPLEVEL;              /*!< Address offset: 0xD8 */
} ICTL_TypeDef;
    
/**
  * @brief LED Registers
  */
typedef struct
{
  __IO uint32_t CTRL;                   /*!< Address offset: 0x00 */
  __IO uint32_t CFG;                    /*!< Address offset: 0x04 */
  __IO uint32_t MODE;                   /*!< Address offset: 0x08 */
  __IO uint32_t BRG1;                   /*!< Address offset: 0x0C */
  __IO uint32_t BRG2;                   /*!< Address offset: 0x10 */
  __IO uint32_t BRG3;                   /*!< Address offset: 0x14 */
  __IO uint32_t EG;                     /*!< Address offset: 0x18 */
  __IO uint32_t STATUS;                 /*!< Address offset: 0x1C */
  __IO uint32_t DEBUG;                  /*!< Address offset: 0x20 */
       uint32_t RESERVED0[7];
  __IO uint32_t BUFF[128];              /*!< Address offset: 0x40 */
} LED_TypeDef;
    
/**
  * @brief MDU Registers
  */
typedef struct
{
  __IO uint32_t PDCTRL;                 /*!< Address offset: 0x00 */
  __IO uint32_t DAC_CFG;                /*!< Address offset: 0x04 */
  __IO uint32_t PGA_CFG;                /*!< Address offset: 0x08 */
  __IO uint32_t ADC_CFG;                /*!< Address offset: 0x0C */
  __IO uint32_t COMP_CFG1;              /*!< Address offset: 0x10 */
  __IO uint32_t COMP_CFG2;              /*!< Address offset: 0x14 */
  __IO uint32_t COMP_CFG3;              /*!< Address offset: 0x18 */
       uint32_t RESERVED0[3];
  __IO uint32_t ADC_CALIB;              /*!< Address offset: 0x28 */
  __IO uint32_t DMA_CFG;                /*!< Address offset: 0x2C */
  __IO uint32_t MDU_CFG;                /*!< Address offset: 0x30 */
  __IO uint32_t INJGRP_TRG;             /*!< Address offset: 0x34 */
  __IO uint32_t REGGRP_TRG;             /*!< Address offset: 0x38 */
  __IO uint32_t REGGRP_TRGCFG;          /*!< Address offset: 0x3C */
  __IO uint32_t INJGRP_CHCR_1;          /*!< Address offset: 0x40 */
  __IO uint32_t INJGRP_CHCR_2;          /*!< Address offset: 0x44 */
  __IO uint32_t INJGRP_CHCR_3;          /*!< Address offset: 0x48 */
  __IO uint32_t INJGRP_CHCR_4;          /*!< Address offset: 0x4C */
  __IO uint32_t REGGRP_CHMAP;           /*!< Address offset: 0x50 */
  __IO uint32_t REGGRP_SGRP_CHMAP_1;    /*!< Address offset: 0x54 */
  __IO uint32_t REGGRP_SGRP_CHMAP_2;    /*!< Address offset: 0x58 */
  __IO uint32_t REGGRP_SGRP_CHMAP_3;    /*!< Address offset: 0x5C */
  __IO uint32_t REGGRP_SGRP_CHMAP_4;    /*!< Address offset: 0x60 */
  __IO uint32_t REGGRP_SGRP_CHMAP_5;    /*!< Address offset: 0x64 */
  __IO uint32_t REGGRP_SGRP_CHMAP_6;    /*!< Address offset: 0x68 */
  __IO uint32_t REGGRP_SGRP_CHMAP_7;    /*!< Address offset: 0x6C */
  __IO uint32_t REGGRP_SGRP_CHMAP_8;    /*!< Address offset: 0x70 */
  __IO uint32_t REGGRP_CHCR_1;          /*!< Address offset: 0x74 */
  __IO uint32_t REGGRP_CHCR_2;          /*!< Address offset: 0x78 */
  __IO uint32_t REGGRP_CHCR_3;          /*!< Address offset: 0x7C */
  __IO uint32_t REGGRP_CHCR_4;          /*!< Address offset: 0x80 */
  __IO uint32_t REGGRP_CHCR_5;          /*!< Address offset: 0x84 */
  __IO uint32_t REGGRP_CHCR_6;          /*!< Address offset: 0x88 */
  __IO uint32_t REGGRP_CHCR_7;          /*!< Address offset: 0x8C */
  __IO uint32_t REGGRP_CHCR_8;          /*!< Address offset: 0x90 */
  __IO uint32_t INT_STATUS_1;           /*!< Address offset: 0x94 */
  __IO uint32_t INT_STATUS_2;           /*!< Address offset: 0x98 */
  __IO uint32_t INT_STATUS_3;           /*!< Address offset: 0x9C */
  __IO uint32_t INJ_RESULTS_1;          /*!< Address offset: 0xA0 */
  __IO uint32_t INJ_RESULTS_2;          /*!< Address offset: 0xA4 */
  __IO uint32_t REG_RESULTS_1;          /*!< Address offset: 0xA8 */
  __IO uint32_t REG_RESULTS_2;          /*!< Address offset: 0xAC */
  __IO uint32_t REG_RESULTS_3;          /*!< Address offset: 0xB0 */
  __IO uint32_t REG_RESULTS_4;          /*!< Address offset: 0xB4 */
  __IO uint32_t REG_RESULTS_5;          /*!< Address offset: 0xB8 */
  __IO uint32_t REG_RESULTS_6;          /*!< Address offset: 0xBC */
  __IO uint32_t REG_RESULTS_7;          /*!< Address offset: 0xC0 */
  __IO uint32_t REG_RESULTS_8;          /*!< Address offset: 0xC4 */
  __IO uint32_t REG_RESULTS_9;          /*!< Address offset: 0xC8 */
  __IO uint32_t REG_RESULTS_10;         /*!< Address offset: 0xCC */
  __IO uint32_t REG_RESULTS_11;         /*!< Address offset: 0xD0 */
  __IO uint32_t REG_RESULTS_12;         /*!< Address offset: 0xD4 */
  __IO uint32_t REG_RESULTS_13;         /*!< Address offset: 0xD8 */
  __IO uint32_t REG_RESULTS_14;         /*!< Address offset: 0xDC */
  __IO uint32_t REG_RESULTS_15;         /*!< Address offset: 0xE0 */
  __IO uint32_t REG_RESULTS_16;         /*!< Address offset: 0xE4 */
       uint32_t RESERVED1[2];
  __IO uint32_t AWD_CR_1;               /*!< Address offset: 0xF0 */
  __IO uint32_t AWD_CR_2;               /*!< Address offset: 0xF4 */
  __IO uint32_t AWD_CR_3;               /*!< Address offset: 0xF8 */
  __IO uint32_t INT_STATUS_4;           /*!< Address offset: 0xFC */
} MDU_TypeDef;

typedef MDU_TypeDef ADC_TypeDef;
typedef MDU_TypeDef DAC_TypeDef;
typedef MDU_TypeDef PGA_TypeDef;
typedef MDU_TypeDef COMP_TypeDef;
    
/**
  * @brief PADI Registers
  */
typedef struct
{
  __IO uint32_t PORTMUX_CFG_1;          /*!< Address offset: 0x00 */
  __IO uint32_t PORTMUX_CFG_2;          /*!< Address offset: 0x04 */
  __IO uint32_t PORTMUX_CFG_3;          /*!< Address offset: 0x08 */
  __IO uint32_t PORTMUX_CFG_4;          /*!< Address offset: 0x0C */
  __IO uint32_t PORTMUX_CFG_5;          /*!< Address offset: 0x10 */
  __IO uint32_t PORTMUX_CFG_6;          /*!< Address offset: 0x14 */
  __IO uint32_t PORTMUX_CFG_7;          /*!< Address offset: 0x18 */
  __IO uint32_t PORTMUX_CFG_8;          /*!< Address offset: 0x1C */
  __IO uint32_t IO_PULLUP_CFG_1;        /*!< Address offset: 0x20 */
  __IO uint32_t IO_PULLUP_CFG_2;        /*!< Address offset: 0x24 */
  __IO uint32_t IO_PULLDW_CFG_1;        /*!< Address offset: 0x28 */
  __IO uint32_t IO_PULLDW_CFG_2;        /*!< Address offset: 0x2C */
  __IO uint32_t IO_DS_CFG_1;            /*!< Address offset: 0x30 */
  __IO uint32_t IO_DS_CFG_2;            /*!< Address offset: 0x34 */
} PADI_TypeDef;
    
/**
  * @brief RTC Registers
  */
typedef struct
{
  __IO uint32_t CCVR;                   /*!< Address offset: 0x00 */
  __IO uint32_t CMR;                    /*!< Address offset: 0x04 */
  __IO uint32_t CLR;                    /*!< Address offset: 0x08 */
  __IO uint32_t CCR;                    /*!< Address offset: 0x0C */
  __IO uint32_t STAT;                   /*!< Address offset: 0x10 */
  __IO uint32_t RSTAT;                  /*!< Address offset: 0x14 */
  __IO uint32_t EOI;                    /*!< Address offset: 0x18 */
} RTC_TypeDef;
    
/**
  * @brief SPI Registers
  */
typedef struct
{
  __IO uint32_t CTRLR0;                 /*!< Address offset: 0x00 */
  __IO uint32_t CTRLR1;                 /*!< Address offset: 0x04 */
  __IO uint32_t SSIENR;                 /*!< Address offset: 0x08 */
  __IO uint32_t MWCR;                   /*!< Address offset: 0x0C */
  __IO uint32_t SER;                    /*!< Address offset: 0x10 */
  __IO uint32_t BAUDR;                  /*!< Address offset: 0x14 */
  __IO uint32_t TXFTLR;                 /*!< Address offset: 0x18 */
  __IO uint32_t RXFTLR;                 /*!< Address offset: 0x1C */
  __IO uint32_t TXFLR;                  /*!< Address offset: 0x20 */
  __IO uint32_t RXFLR;                  /*!< Address offset: 0x24 */
  __IO uint32_t SR;                     /*!< Address offset: 0x28 */
  __IO uint32_t IMR;                    /*!< Address offset: 0x2C */
  __IO uint32_t ISR;                    /*!< Address offset: 0x30 */
  __IO uint32_t RISR;                   /*!< Address offset: 0x34 */
  __IO uint32_t TXOICR;                 /*!< Address offset: 0x38 */
  __IO uint32_t RXOICR;                 /*!< Address offset: 0x3C */
  __IO uint32_t RXUICR;                 /*!< Address offset: 0x40 */
  __IO uint32_t MSTICR;                 /*!< Address offset: 0x44 */
  __IO uint32_t ICR;                    /*!< Address offset: 0x48 */
  __IO uint32_t DMACR;                  /*!< Address offset: 0x4C */
  __IO uint32_t DMATDLR;                /*!< Address offset: 0x50 */
  __IO uint32_t DMARDLR;                /*!< Address offset: 0x54 */
       uint32_t RESERVED0[2];
  __IO uint32_t DR;                     /*!< Address offset: 0x60 */
} SPI_TypeDef;
    
/**
  * @brief SYSCFG Registers
  */
typedef struct
{
  __IO uint32_t ROM_CFG;                /*!< Address offset: 0x00 */
  __IO uint32_t PVD_INT_CFG;            /*!< Address offset: 0x04 */
       uint32_t RESERVED0[1];
  __IO uint32_t SRAM_CTRL_1;            /*!< Address offset: 0x0C */
  __IO uint32_t SRAM_CTRL_2;            /*!< Address offset: 0x10 */
  __IO uint32_t SRAM_CTRL_3;            /*!< Address offset: 0x14 */
  __IO uint32_t SRAM_CTRL_4;            /*!< Address offset: 0x18 */
  __IO uint32_t SRAM_CTRL_PD;           /*!< Address offset: 0x1C */
  __IO uint32_t SRAM_CTRL_WM;           /*!< Address offset: 0x20 */
  __IO uint32_t SYS_CFG;                /*!< Address offset: 0x24 */
  __IO uint32_t IRQ_CFG_1;              /*!< Address offset: 0x28 */
  __IO uint32_t IRQ_CFG_2;              /*!< Address offset: 0x2C */
  __IO uint32_t DMA_CFG;                /*!< Address offset: 0x30 */
  __IO uint32_t WDT_CFG;                /*!< Address offset: 0x34 */
  __IO uint32_t SW_RST_CFG;             /*!< Address offset: 0x38 */
  __IO uint32_t DMA_CFG_2;              /*!< Address offset: 0x3C */
  __IO uint32_t TIMER_ADV_CFG;          /*!< Address offset: 0x40 */
       uint32_t RESERVED1[3];
  __IO uint32_t GPIO_ENAUX_A;           /*!< Address offset: 0x50 */
  __IO uint32_t GPIO_ENAUX_B;           /*!< Address offset: 0x54 */
  __IO uint32_t GPIO_ENAUX_C;           /*!< Address offset: 0x58 */
  __IO uint32_t GPIO_ENAUX_D;           /*!< Address offset: 0x5C */
       uint32_t RESERVED2[37];
  __IO uint32_t UID_REG_1;              /*!< Address offset: 0xF4 */
  __IO uint32_t UID_REG_2;              /*!< Address offset: 0xF8 */
  __IO uint32_t UID_REG_3;              /*!< Address offset: 0xFC */
  __IO uint32_t UART_ADCFG;             /*!< Address offset: 0x100 */
  __IO uint32_t UART_ADFLG;             /*!< Address offset: 0x104 */
  __IO uint32_t UART1_ADBR;             /*!< Address offset: 0x108 */
  __IO uint32_t UART2_ADBR;             /*!< Address offset: 0x10C */
  __IO uint32_t UART3_ADBR;             /*!< Address offset: 0x110 */
  __IO uint32_t UART4_ADBR;             /*!< Address offset: 0x114 */
       uint32_t RESERVED3[2];
  __IO uint32_t CTSM_CTRL;              /*!< Address offset: 0x120 */
  __IO uint32_t CTSM_INT;               /*!< Address offset: 0x124 */
  __IO uint32_t CTSM_SR;                /*!< Address offset: 0x128 */
       uint32_t RESERVED4[5];
  __IO uint32_t AFC_CTRL;               /*!< Address offset: 0x140 */
  __IO uint32_t AFC_CFG;                /*!< Address offset: 0x144 */
  __IO uint32_t AFC_RES;                /*!< Address offset: 0x148 */
  __IO uint32_t RC_CALIB_1;             /*!< Address offset: 0x14C */
  __IO uint32_t RC_CALIB_2;             /*!< Address offset: 0x150 */
  __IO uint32_t RC_CALIB_3;             /*!< Address offset: 0x154 */
  __IO uint32_t RC_CALIB_4;             /*!< Address offset: 0x158 */
       uint32_t RESERVED5[9];
  __IO uint32_t TIM_A1_IMX;             /*!< Address offset: 0x180 */
  __IO uint32_t TIM_A2_IMX;             /*!< Address offset: 0x184 */
  __IO uint32_t TIM_G1_IMX;             /*!< Address offset: 0x188 */
  __IO uint32_t TIM_G2_IMX;             /*!< Address offset: 0x18C */
  __IO uint32_t TIM_G3_IMX;             /*!< Address offset: 0x190 */
  __IO uint32_t TIM_G4_IMX;             /*!< Address offset: 0x194 */
       uint32_t RESERVED6[2];
  __IO uint32_t TIM_CMS_OC;             /*!< Address offset: 0x1A0 */
} SYSCFG_TypeDef;

typedef SYSCFG_TypeDef AFC_TypeDef;


/**
  * @brief TIM Registers
  */
typedef struct
{
  __IO uint32_t CTRL1;                  /*!< Address offset: 0x00 */
  __IO uint32_t CTRL2;                  /*!< Address offset: 0x04 */
  __IO uint32_t SLVMD;                  /*!< Address offset: 0x08 */
  __IO uint32_t REQEN;                  /*!< Address offset: 0x0C */
  __IO uint32_t STATUS;                 /*!< Address offset: 0x10 */
  __IO uint32_t EVT;                    /*!< Address offset: 0x14 */
  __IO uint32_t CHMD1;                  /*!< Address offset: 0x18 */
  __IO uint32_t CHMD2;                  /*!< Address offset: 0x1C */
  __IO uint32_t CHEP;                   /*!< Address offset: 0x20 */
  __IO uint32_t CNTR;                   /*!< Address offset: 0x24 */
  __IO uint32_t PSCR;                   /*!< Address offset: 0x28 */
  __IO uint32_t PRD;                    /*!< Address offset: 0x2C */
  __IO uint32_t REP;                    /*!< Address offset: 0x30 */
  __IO uint32_t CHR1;                   /*!< Address offset: 0x34 */
  __IO uint32_t CHR2;                   /*!< Address offset: 0x38 */
  __IO uint32_t CHR3;                   /*!< Address offset: 0x3C */
  __IO uint32_t CHR4;                   /*!< Address offset: 0x40 */
  __IO uint32_t BKDT;                   /*!< Address offset: 0x44 */
  __IO uint32_t DMAC;                    /*!< Address offset: 0x48 */
  __IO uint32_t DMAI;                   /*!< Address offset: 0x4C */
  __IO uint32_t AUX;                    /*!< Address offset: 0x50 */
  __IO uint32_t CHMD3;                  /*!< Address offset: 0x54 */
  __IO uint32_t CHR5;                   /*!< Address offset: 0x58 */
  __IO uint32_t CHR6;                   /*!< Address offset: 0x5C */
  __IO uint32_t BRK;                    /*!< Address offset: 0x60 */
  __IO uint32_t BRK2;                    /*!< Address offset: 0x64 */
  __IO uint32_t ISCLT;                  /*!< Address offset: 0x68 */
  __IO uint32_t DTR1;                   /*!< Address offset: 0x6C */
  __IO uint32_t DTR2;                   /*!< Address offset: 0x70 */
} TIM_TypeDef;
    
/**
  * @brief TIMR Registers
  */
typedef struct
{
  __IO uint32_t LC;                     /*!< Address offset: 0x00 */
  __IO uint32_t CV;                     /*!< Address offset: 0x04 */
  __IO uint32_t CR;                     /*!< Address offset: 0x08 */
  __IO uint32_t EOI;                    /*!< Address offset: 0x0C */
  __IO uint32_t STAT;                   /*!< Address offset: 0x10 */
} TIMR_TypeDef;
    
/**
  * @brief TIMRSYS Registers
  */
typedef struct
{
  __IO uint32_t STAT;                   /*!< Address offset: 0x00 */
  __IO uint32_t EOI;                    /*!< Address offset: 0x04 */
  __IO uint32_t RSTAT;                  /*!< Address offset: 0x08 */
} TIMRSYS_TypeDef;
    
/**
  * @brief TSU Registers
  */
typedef struct
{
  __IO uint32_t DCTRL;                  /*!< Address offset: 0x00 */
  __IO uint32_t TS;                     /*!< Address offset: 0x04 */
  __IO uint32_t DIV;                    /*!< Address offset: 0x08 */
  __IO uint32_t PS;                     /*!< Address offset: 0x0C */
  __IO uint32_t DF;                     /*!< Address offset: 0x10 */
  __IO uint32_t SR;                     /*!< Address offset: 0x14 */
  __IO uint32_t CNT;                    /*!< Address offset: 0x18 */
  __IO uint32_t FRECFG;                 /*!< Address offset: 0x1C */
  __IO uint32_t CHEN;                   /*!< Address offset: 0x20 */
  __IO uint32_t CHCTRL;                 /*!< Address offset: 0x24 */
       uint32_t RESERVED0[6];
  __IO uint32_t ACTRL;                  /*!< Address offset: 0x40 */
  __IO uint32_t ACFG;                   /*!< Address offset: 0x44 */
  __IO uint32_t PE;                     /*!< Address offset: 0x48 */
  __IO uint32_t AD;                     /*!< Address offset: 0x4C */
  __IO uint32_t AF;                     /*!< Address offset: 0x50 */
  __IO uint32_t AFCCTRL;                /*!< Address offset: 0x54 */
  __IO uint32_t AFCCFG;                 /*!< Address offset: 0x58 */
  __IO uint32_t DWACFG;                 /*!< Address offset: 0x5C */
  __IO uint32_t SUCLK0;                 /*!< Address offset: 0x60 */
  __IO uint32_t SUCLK1;                 /*!< Address offset: 0x64 */
  __IO uint32_t SUCLK2;                 /*!< Address offset: 0x68 */
  __IO uint32_t SUCLK3;                 /*!< Address offset: 0x6C */
  __IO uint32_t SUCLK4;                 /*!< Address offset: 0x70 */
  __IO uint32_t TRIM0;                  /*!< Address offset: 0x74 */
  __IO uint32_t TRIM1;                  /*!< Address offset: 0x78 */
  __IO uint32_t OPT;                    /*!< Address offset: 0x7C */
  __IO uint32_t SCANNUM;                /*!< Address offset: 0x80 */
  __IO uint32_t AJCTRL;                 /*!< Address offset: 0x84 */
  __IO uint32_t AJTHR;                  /*!< Address offset: 0x88 */
  __IO uint32_t INTEN;                  /*!< Address offset: 0x8C */
  __IO uint32_t AJRSLT;                 /*!< Address offset: 0x90 */
} TSU_TypeDef;
    
/**
  * @brief TSUSYS Registers
  */
typedef struct
{
  __IO uint32_t INT_CTSM2HOST;          /*!< Address offset: 0x00 */
  __IO uint32_t INT_HOST2CTSM;          /*!< Address offset: 0x04 */
  __IO uint32_t CTSM_SYSCFG;            /*!< Address offset: 0x08 */
  __IO uint32_t CTSM_PSC;               /*!< Address offset: 0x0C */
} TSUSYS_TypeDef;
    
/**
  * @brief UART Registers
  */
typedef struct
{
  __IO uint32_t RBR_THR_DLL;            /*!< Address offset: 0x00 */
  __IO uint32_t DLH_IER;                /*!< Address offset: 0x04 */
  __IO uint32_t IIR_FCR;                /*!< Address offset: 0x08 */
  __IO uint32_t LCR;                    /*!< Address offset: 0x0C */
  __IO uint32_t MCR;                    /*!< Address offset: 0x10 */
  __IO uint32_t LSR;                    /*!< Address offset: 0x14 */
  __IO uint32_t MSR;                    /*!< Address offset: 0x18 */
       uint32_t RESERVED0[24];
  __IO uint32_t USR;                    /*!< Address offset: 0x7C */
} UART_TypeDef;
    
/**
  * @brief WDT Registers
  */
typedef struct
{
  __IO uint32_t CR;                     /*!< Address offset: 0x00 */
  __IO uint32_t TORR;                   /*!< Address offset: 0x04 */
  __IO uint32_t CCVR;                   /*!< Address offset: 0x08 */
  __IO uint32_t CRR;                    /*!< Address offset: 0x0C */
  __IO uint32_t STAT;                   /*!< Address offset: 0x10 */
  __IO uint32_t EOI;                    /*!< Address offset: 0x14 */
} WDT_TypeDef;
    
/**
  * @}
  */

/** @addtogroup Peripheral_memory_map
  * @{
  */

/*!< Memory base */
#define FLASH_BASE            (0x08000000)
#define ROM_BASE              (0x1FFF0000)
#define SRAM_BASE             (0x20000000)
#define PERIPH1_BASE          (0x40000000)
#define PERIPH2_BASE          (0x50000000)
#define SRAM_SIZE_MAX         (0x00008000)

/*!< Perioheral memory map */
#define APBPERIPH_BASE1       (PERIPH1_BASE)
#define APBPERIPH_BASE2       (PERIPH2_BASE)
#define AHBPERIPH_BASE        (0x80000000)
#define AHBPERIPH_BASE2       (0x80020000)

/*!< APB peripherals 1 */
#define SYSCFG_BASE           (APBPERIPH_BASE1 + 0x00000800)
#define DIV_BASE              (APBPERIPH_BASE1 + 0x00000930)
#define WDTW_BASE             (APBPERIPH_BASE1 + 0x00000C00)
#define TIMA_BASE             (APBPERIPH_BASE1 + 0x00001000)
#define TIMA2_BASE            (APBPERIPH_BASE1 + 0x00001100)
#define TIMB1_BASE            (APBPERIPH_BASE1 + 0x00001400)
#define TIMB2_BASE            (APBPERIPH_BASE1 + 0x00001500)
#define TIMG1_BASE            (APBPERIPH_BASE1 + 0x00001800)
#define TIMG2_BASE            (APBPERIPH_BASE1 + 0x00001900)
#define TIMG3_BASE            (APBPERIPH_BASE1 + 0x00001A00)
#define TIMG4_BASE            (APBPERIPH_BASE1 + 0x00001B00)
#define UART1_BASE            (APBPERIPH_BASE1 + 0x00001C00)
#define UART2_BASE            (APBPERIPH_BASE1 + 0x00001D00)
#define UART3_BASE            (APBPERIPH_BASE1 + 0x00001E00)
#define UART4_BASE            (APBPERIPH_BASE1 + 0x00001F00)
#define I2C1_BASE             (APBPERIPH_BASE1 + 0x00002000)
#define I2C2_BASE             (APBPERIPH_BASE1 + 0x00002100)
#define SPI1_BASE             (APBPERIPH_BASE1 + 0x00002400)
#define SPI2_BASE             (APBPERIPH_BASE1 + 0x00002500)
#define SPI3_BASE             (APBPERIPH_BASE1 + 0x00002600)
#define SPI4_BASE             (APBPERIPH_BASE1 + 0x00002700)
#define MDU_BASE              (APBPERIPH_BASE1 + 0x00002800)
#define LED_BASE              (APBPERIPH_BASE1 + 0x00003000)
#define WDTI_BASE             (APBPERIPH_BASE1 + 0x00003400)
#define RTC_BASE              (APBPERIPH_BASE1 + 0x00003500)
#define AON_BASE              (APBPERIPH_BASE1 + 0x00003600)

/*!< APB peripherals base timer */
#define TIMB1_1_BASE          (TIMB1_BASE + 0x00000000)
#define TIMB1_2_BASE          (TIMB1_BASE + 0x00000014)
#define TIMB1_3_BASE          (TIMB1_BASE + 0x00000028)
#define TIMB1_4_BASE          (TIMB1_BASE + 0x0000003C)
#define TIMB1_5_BASE          (TIMB1_BASE + 0x00000050)
#define TIMB1_6_BASE          (TIMB1_BASE + 0x00000064)
#define TIMB1_7_BASE          (TIMB1_BASE + 0x00000078)
#define TIMB1_8_BASE          (TIMB1_BASE + 0x0000008C)
#define TIMB1_SYS_BASE        (TIMB1_BASE + 0x000000A0)
#define TIMB2_1_BASE          (TIMB2_BASE + 0x00000000)
#define TIMB2_2_BASE          (TIMB2_BASE + 0x00000014)
#define TIMB2_3_BASE          (TIMB2_BASE + 0x00000028)
#define TIMB2_4_BASE          (TIMB2_BASE + 0x0000003C)
#define TIMB2_5_BASE          (TIMB2_BASE + 0x00000050)
#define TIMB2_6_BASE          (TIMB2_BASE + 0x00000064)
#define TIMB2_7_BASE          (TIMB2_BASE + 0x00000078)
#define TIMB2_8_BASE          (TIMB2_BASE + 0x0000008C)
#define TIMB2_SYS_BASE        (TIMB2_BASE + 0x000000A0)

/*!< APB peripherals 2 */
#define GPIOA_BASE            (APBPERIPH_BASE2 + 0x00000C00)
#define GPIOB_BASE            (APBPERIPH_BASE2 + 0x00000C0C)
#define GPIOC_BASE            (APBPERIPH_BASE2 + 0x00000C18)
#define GPIOD_BASE            (APBPERIPH_BASE2 + 0x00000C24)
#define GPIOAUX_BASE          (APBPERIPH_BASE2 + 0x00000C00)
#define PADI_BASE             (APBPERIPH_BASE2 + 0x00000800)

/*!< AHB peripherals 1 */
#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000)
#define DMAAUX1_BASE          (AHBPERIPH_BASE + 0x000002C0)
#define CLK_BASE              (AHBPERIPH_BASE + 0x00010000)
#define RST_BASE              (AHBPERIPH_BASE + 0x00020000)
#define INTC_BASE             (AHBPERIPH_BASE + 0x00030000)
#define CRC_BASE              (AHBPERIPH_BASE + 0x00050000)

/*!< AHB peripheral DMA channels */
#define DMA1_Channel0_BASE    (DMA1_BASE + 0x00000000)
#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000058)
#define DMA1_Channel2_BASE    (DMA1_BASE + 0x000000B0)
#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000108)
#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000160)
#define DMA1_Channel5_BASE    (DMA1_BASE + 0x000001B8)
#define DMA1_Channel6_BASE    (DMA1_BASE + 0x00000210)
#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000268)

/*!< AHB peripherals 2 */
#define TSU_BASE              (AHBPERIPH_BASE2 + 0x0000F010)
#define TSUSYS_BASE           (AHBPERIPH_BASE2 + 0x0000F000)

/*!< Flash base */
#define FLASH_CODE_BASE       (FLASH_BASE + 0x00000000)
#define FLASH_DATA_BASE       (FLASH_BASE + 0x00040000)
#define FLASH_INFO_BASE       (FLASH_BASE + 0x00080000)
#define FLASH_INFO1_BASE      (FLASH_BASE + 0x00090000)
#define FLASH_REG_BASE        (FLASH_BASE + 0x000C0000)
#define FLASH_CODE_SIZE       (0x20000)
#define FLASH_DATA_SIZE       (0x8000)
#define FLASH_INFO_SIZE       (0x4000)
#define FLASH_INFO1_SIZE      (0x2000 )
#define FLASH_SIZE            (FLASH_CODE_SIZE+FLASH_DATA_SIZE)

/*!< Device electronic signature */
#define PACKAGE_BASE          (FLASH_INFO_BASE + 0x3F00)
#define UID_BASE              (FLASH_INFO_BASE + 0x3F10)
#define FLASHSIZE_BASE        (FLASH_INFO_BASE + 0x3F20)

/**
  * @}
  */

/** @addtogroup Peripheral_declaration
  * @{
  */

/*!< APB 1 */
#define SYSCFG                ((SYSCFG_TypeDef *) SYSCFG_BASE)
#define HDIV                  ((DIV_TypeDef *) DIV_BASE)
#define WDTW                  ((WDT_TypeDef *) WDTW_BASE  )
#define TIM1                  ((TIM_TypeDef *) TIMA_BASE  )
#define TIM2                  ((TIM_TypeDef *) TIMA2_BASE  )
#define TIMG1                 ((TIM_TypeDef *) TIMG1_BASE  )
#define TIMG2                 ((TIM_TypeDef *) TIMG2_BASE  )
#define TIMG3                 ((TIM_TypeDef *) TIMG3_BASE  )
#define TIMG4                 ((TIM_TypeDef *) TIMG4_BASE  )
#define UART1                 ((UART_TypeDef *) UART1_BASE )
#define UART2                 ((UART_TypeDef *) UART2_BASE )
#define UART3                 ((UART_TypeDef *) UART3_BASE )
#define UART4                 ((UART_TypeDef *) UART4_BASE )
#define I2C1                  ((I2C_TypeDef *) I2C1_BASE  )
#define I2C2                  ((I2C_TypeDef *) I2C2_BASE  )
#define SPI1M                 ((SPI_TypeDef *) SPI1_BASE  )
#define SPI1S                 ((SPI_TypeDef *) SPI2_BASE  )
#define SPI2M                 ((SPI_TypeDef *) SPI3_BASE  )
#define SPI2S                 ((SPI_TypeDef *) SPI4_BASE  )
#define MDU                   ((MDU_TypeDef *) MDU_BASE   )
#define LED                   ((LED_TypeDef *) LED_BASE)
#define WDTI                  ((WDT_TypeDef *) WDTI_BASE)
#define RTC                   ((RTC_TypeDef *) RTC_BASE )
#define AON                   ((AON_TypeDef *) AON_BASE )
#define TIMB11                ((TIMR_TypeDef *) TIMB1_1_BASE)
#define TIMB12                ((TIMR_TypeDef *) TIMB1_2_BASE)
#define TIMB13                ((TIMR_TypeDef *) TIMB1_3_BASE)
#define TIMB14                ((TIMR_TypeDef *) TIMB1_4_BASE)
#define TIMSYSB1              ((TIMRSYS_TypeDef *) TIMB1_SYS_BASE)
#define TIMB21                ((TIMR_TypeDef *) TIMB2_1_BASE)
#define TIMB22                ((TIMR_TypeDef *) TIMB2_2_BASE)
#define TIMB23                ((TIMR_TypeDef *) TIMB2_3_BASE)
#define TIMB24                ((TIMR_TypeDef *) TIMB2_4_BASE)
#define TIMSYSB2              ((TIMRSYS_TypeDef *) TIMB2_SYS_BASE)

/*!< APB 2 */
#define GPIOA                 ((GPIO_TypeDef *) GPIOA_BASE  )
#define GPIOB                 ((GPIO_TypeDef *) GPIOB_BASE  )
#define GPIOC                 ((GPIO_TypeDef *) GPIOC_BASE  )
#define GPIOD                 ((GPIO_TypeDef *) GPIOD_BASE  )
#define GPIOAUX               ((GPIO_AUX_TypeDef *) GPIOAUX_BASE)
#define PADI                  ((PADI_TypeDef *) PADI_BASE)

/*!< AHB 1 */
#define DMA1                  ((DMA_TypeDef *) DMA1_BASE   )
#define DMAAUX1               ((DMA_TypeDef *) DMAAUX1_BASE)
#define ICG                   ((ICG_TypeDef *) CLK_BASE )
#define RST                   ((RST_TypeDef *) RST_BASE )
#define ICTL                  ((ICTL_TypeDef *) INTC_BASE)
#define CRC                   ((CRC_TypeDef *) CRC_BASE )
#define DMA1_Channel0         ((DMA_Channel_TypeDef *) DMA1_Channel0_BASE)
#define DMA1_Channel1         ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
#define DMA1_Channel2         ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
#define DMA1_Channel3         ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
#define DMA1_Channel4         ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
#define DMA1_Channel5         ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
#define DMA1_Channel6         ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
#define DMA1_Channel7         ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)

/*!< AHB2 */
#define TSU                   ((TSU_TypeDef *) TSU_BASE)
#define TSUSYS                ((TSUSYS_TypeDef *) TSUSYS_BASE)

/*!< Flash 1 */
#define FLASH                 ((FLASH_TypeDef *) FLASH_REG_BASE   )

/**
  * @}
  */

/** @addtogroup Exported_constants
  * @{
  */

  /** @addtogroup Peripheral_Registers_Bits_Definition
  * @{
  */

/******************************************************************************/
/*                         Peripheral Registers Bits Definition               */
/******************************************************************************/
/******************************************************************************/
/*                                                                            */
/*                                     AON                                    */
/*                                                                            */
/******************************************************************************/

/*********************  Bits definition for AON_AON_CFG  **********************/
#define AON_CFG_32KCLKSRC_Pos                               (0)
#define AON_CFG_32KCLKSRC_Msk                               (0x3UL << AON_CFG_32KCLKSRC_Pos)
#define AON_CFG_32KCLKSRC                                   AON_CFG_32KCLKSRC_Msk
#define AON_CFG_32KCLKSRC_0                                 (0x1UL << AON_CFG_32KCLKSRC_Pos)
#define AON_CFG_32KCLKSRC_1                                 (0x2UL << AON_CFG_32KCLKSRC_Pos)
#define AON_CFG_CHIP_MODE_SHADOW_Pos                        (8)
#define AON_CFG_CHIP_MODE_SHADOW_Msk                        (0xffUL << AON_CFG_CHIP_MODE_SHADOW_Pos)
#define AON_CFG_CHIP_MODE_SHADOW                            AON_CFG_CHIP_MODE_SHADOW_Msk
#define AON_CFG_WDTI_SPD_Pos                                (28)
#define AON_CFG_WDTI_SPD_Msk                                (0x1UL << AON_CFG_WDTI_SPD_Pos)
#define AON_CFG_WDTI_SPD                                    AON_CFG_WDTI_SPD_Msk
#define AON_CFG_WDTI_EN_Pos                                 (30)
#define AON_CFG_WDTI_EN_Msk                                 (0x1UL << AON_CFG_WDTI_EN_Pos)
#define AON_CFG_WDTI_EN                                     AON_CFG_WDTI_EN_Msk
#define AON_CFG_RTCRST_Pos                                  (31)
#define AON_CFG_RTCRST_Msk                                  (0x1UL << AON_CFG_RTCRST_Pos)
#define AON_CFG_RTCRST                                      AON_CFG_RTCRST_Msk

/******************  Bits definition for AON_RTC_REFCLK_DIV  ******************/
#define AON_RTC_REFCLK_DIV_DIV_Pos                          (0)
#define AON_RTC_REFCLK_DIV_DIV_Msk                          (0xffffffffUL << AON_RTC_REFCLK_DIV_DIV_Pos)
#define AON_RTC_REFCLK_DIV_DIV                              AON_RTC_REFCLK_DIV_DIV_Msk

/*******************  Bits definition for AON_AON_CLK_CTRL  *******************/
#define AON_CLKCTRL_32KRC_PD_Pos                            (0)
#define AON_CLKCTRL_32KRC_PD_Msk                            (0x1UL << AON_CLKCTRL_32KRC_PD_Pos)
#define AON_CLKCTRL_32KRC_PD                                AON_CLKCTRL_32KRC_PD_Msk
#define AON_CLKCTRL_32KXTAL_PD_Pos                          (1)
#define AON_CLKCTRL_32KXTAL_PD_Msk                          (0x1UL << AON_CLKCTRL_32KXTAL_PD_Pos)
#define AON_CLKCTRL_32KXTAL_PD                              AON_CLKCTRL_32KXTAL_PD_Msk
#define AON_CLKCTRL_32K_CAL_Pos                             (4)
#define AON_CLKCTRL_32K_CAL_Msk                             (0x1UL << AON_CLKCTRL_32K_CAL_Pos)
#define AON_CLKCTRL_32K_CAL                                 AON_CLKCTRL_32K_CAL_Msk
#define AON_CLKCTRL_32KXTAL_ITUNE_Pos                       (8)
#define AON_CLKCTRL_32KXTAL_ITUNE_Msk                       (0xfUL << AON_CLKCTRL_32KXTAL_ITUNE_Pos)
#define AON_CLKCTRL_32KXTAL_ITUNE                           AON_CLKCTRL_32KXTAL_ITUNE_Msk
#define AON_CLKCTRL_32KXTAL_ITUNE_0                         (0x1UL << AON_CLKCTRL_32KXTAL_ITUNE_Pos)
#define AON_CLKCTRL_32KXTAL_ITUNE_1                         (0x2UL << AON_CLKCTRL_32KXTAL_ITUNE_Pos)
#define AON_CLKCTRL_32KXTAL_ITUNE_2                         (0x4UL << AON_CLKCTRL_32KXTAL_ITUNE_Pos)
#define AON_CLKCTRL_32KXTAL_ITUNE_3                         (0x8UL << AON_CLKCTRL_32KXTAL_ITUNE_Pos)
#define AON_CLKCTRL_32KXTAL_CAPTUNE_Pos                     (12)
#define AON_CLKCTRL_32KXTAL_CAPTUNE_Msk                     (0xfUL << AON_CLKCTRL_32KXTAL_CAPTUNE_Pos)
#define AON_CLKCTRL_32KXTAL_CAPTUNE                         AON_CLKCTRL_32KXTAL_CAPTUNE_Msk
#define AON_CLKCTRL_32KXTAL_CAPTUNE_0                       (0x1UL << AON_CLKCTRL_32KXTAL_CAPTUNE_Pos)
#define AON_CLKCTRL_32KXTAL_CAPTUNE_1                       (0x2UL << AON_CLKCTRL_32KXTAL_CAPTUNE_Pos)
#define AON_CLKCTRL_32KXTAL_CAPTUNE_2                       (0x4UL << AON_CLKCTRL_32KXTAL_CAPTUNE_Pos)
#define AON_CLKCTRL_32KXTAL_CAPTUNE_3                       (0x8UL << AON_CLKCTRL_32KXTAL_CAPTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE_Pos                       (16)
#define AON_CLKCTRL_32KRC_RESTUNE_Msk                       (0x3fUL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE                           AON_CLKCTRL_32KRC_RESTUNE_Msk
#define AON_CLKCTRL_32KRC_RESTUNE_0                         (0x1UL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE_1                         (0x2UL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE_2                         (0x4UL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE_3                         (0x8UL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE_4                         (0x10UL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_32KRC_RESTUNE_5                         (0x20UL << AON_CLKCTRL_32KRC_RESTUNE_Pos)
#define AON_CLKCTRL_RC_TRIM_SRC_Pos                         (24)
#define AON_CLKCTRL_RC_TRIM_SRC_Msk                         (0x1UL << AON_CLKCTRL_RC_TRIM_SRC_Pos)
#define AON_CLKCTRL_RC_TRIM_SRC                             AON_CLKCTRL_RC_TRIM_SRC_Msk

/*********************  Bits definition for AON_LDO_CFG  **********************/
#define AON_LDO_CFG_IVREF_PD_Pos                            (0)
#define AON_LDO_CFG_IVREF_PD_Msk                            (0x1UL << AON_LDO_CFG_IVREF_PD_Pos)
#define AON_LDO_CFG_IVREF_PD                                AON_LDO_CFG_IVREF_PD_Msk
#define AON_LDO_CFG_CORE_PD_Pos                             (1)
#define AON_LDO_CFG_CORE_PD_Msk                             (0x1UL << AON_LDO_CFG_CORE_PD_Pos)
#define AON_LDO_CFG_CORE_PD                                 AON_LDO_CFG_CORE_PD_Msk
#define AON_LDO_CFG_ANALOG_PD_Pos                           (2)
#define AON_LDO_CFG_ANALOG_PD_Msk                           (0x1UL << AON_LDO_CFG_ANALOG_PD_Pos)
#define AON_LDO_CFG_ANALOG_PD                               AON_LDO_CFG_ANALOG_PD_Msk
#define AON_LDO_CFG_IO_PD_Pos                               (3)
#define AON_LDO_CFG_IO_PD_Msk                               (0x1UL << AON_LDO_CFG_IO_PD_Pos)
#define AON_LDO_CFG_IO_PD                                   AON_LDO_CFG_IO_PD_Msk
#define AON_LDO_CFG_VOLDET_PD_Pos                           (5)
#define AON_LDO_CFG_VOLDET_PD_Msk                           (0x1UL << AON_LDO_CFG_VOLDET_PD_Pos)
#define AON_LDO_CFG_VOLDET_PD                               AON_LDO_CFG_VOLDET_PD_Msk
#define AON_LDO_CFG_VOLDET_TRG_Pos                          (8)
#define AON_LDO_CFG_VOLDET_TRG_Msk                          (0x1fUL << AON_LDO_CFG_VOLDET_TRG_Pos)
#define AON_LDO_CFG_VOLDET_TRG                              AON_LDO_CFG_VOLDET_TRG_Msk
#define AON_LDO_CFG_VOLDET_TRG_0                            (0x1UL << AON_LDO_CFG_VOLDET_TRG_Pos)
#define AON_LDO_CFG_VOLDET_TRG_1                            (0x2UL << AON_LDO_CFG_VOLDET_TRG_Pos)
#define AON_LDO_CFG_VOLDET_TRG_2                            (0x4UL << AON_LDO_CFG_VOLDET_TRG_Pos)
#define AON_LDO_CFG_VOLDET_TRG_3                            (0x8UL << AON_LDO_CFG_VOLDET_TRG_Pos)
#define AON_LDO_CFG_VOLDET_TRG_4                            (0x10UL << AON_LDO_CFG_VOLDET_TRG_Pos)
#define AON_LDO_CFG_CORE_OTUNE_Pos                          (16)
#define AON_LDO_CFG_CORE_OTUNE_Msk                          (0x7UL << AON_LDO_CFG_CORE_OTUNE_Pos)
#define AON_LDO_CFG_CORE_OTUNE                              AON_LDO_CFG_CORE_OTUNE_Msk
#define AON_LDO_CFG_CORE_OTUNE_0                            (0x1UL << AON_LDO_CFG_CORE_OTUNE_Pos)
#define AON_LDO_CFG_CORE_OTUNE_1                            (0x2UL << AON_LDO_CFG_CORE_OTUNE_Pos)
#define AON_LDO_CFG_CORE_OTUNE_2                            (0x4UL << AON_LDO_CFG_CORE_OTUNE_Pos)
#define AON_LDO_CFG_ANALOG_OTUNE_Pos                        (20)
#define AON_LDO_CFG_ANALOG_OTUNE_Msk                        (0x7UL << AON_LDO_CFG_ANALOG_OTUNE_Pos)
#define AON_LDO_CFG_ANALOG_OTUNE                            AON_LDO_CFG_ANALOG_OTUNE_Msk
#define AON_LDO_CFG_ANALOG_OTUNE_0                          (0x1UL << AON_LDO_CFG_ANALOG_OTUNE_Pos)
#define AON_LDO_CFG_ANALOG_OTUNE_1                          (0x2UL << AON_LDO_CFG_ANALOG_OTUNE_Pos)
#define AON_LDO_CFG_ANALOG_OTUNE_2                          (0x4UL << AON_LDO_CFG_ANALOG_OTUNE_Pos)
#define AON_LDO_CFG_IO_OTUNE_Pos                            (24)
#define AON_LDO_CFG_IO_OTUNE_Msk                            (0x7UL << AON_LDO_CFG_IO_OTUNE_Pos)
#define AON_LDO_CFG_IO_OTUNE                                AON_LDO_CFG_IO_OTUNE_Msk
#define AON_LDO_CFG_IO_OTUNE_0                              (0x1UL << AON_LDO_CFG_IO_OTUNE_Pos)
#define AON_LDO_CFG_IO_OTUNE_1                              (0x2UL << AON_LDO_CFG_IO_OTUNE_Pos)
#define AON_LDO_CFG_IO_OTUNE_2                              (0x4UL << AON_LDO_CFG_IO_OTUNE_Pos)
#define AON_LDO_CFG_LDOIO_BP_Pos                            (28)
#define AON_LDO_CFG_LDOIO_BP_Msk                            (0x1UL << AON_LDO_CFG_LDOIO_BP_Pos)
#define AON_LDO_CFG_LDOIO_BP                                AON_LDO_CFG_LDOIO_BP_Msk
#define AON_LDO_CFG_EXTLDO_EN_Pos                           (29)
#define AON_LDO_CFG_EXTLDO_EN_Msk                           (0x1UL << AON_LDO_CFG_EXTLDO_EN_Pos)
#define AON_LDO_CFG_EXTLDO_EN                               AON_LDO_CFG_EXTLDO_EN_Msk

/*******************  Bits definition for AON_IVREF_CFG_1  ********************/
#define AON_IVREF_CFG_1_VREF_TST_Pos                        (0)
#define AON_IVREF_CFG_1_VREF_TST_Msk                        (0x7UL << AON_IVREF_CFG_1_VREF_TST_Pos)
#define AON_IVREF_CFG_1_VREF_TST                            AON_IVREF_CFG_1_VREF_TST_Msk
#define AON_IVREF_CFG_1_VREF_TST_0                          (0x1UL << AON_IVREF_CFG_1_VREF_TST_Pos)
#define AON_IVREF_CFG_1_VREF_TST_1                          (0x2UL << AON_IVREF_CFG_1_VREF_TST_Pos)
#define AON_IVREF_CFG_1_VREF_TST_2                          (0x4UL << AON_IVREF_CFG_1_VREF_TST_Pos)
#define AON_IVREF_CFG_1_PVD_REF_Pos                         (24)
#define AON_IVREF_CFG_1_PVD_REF_Msk                         (0xfUL << AON_IVREF_CFG_1_PVD_REF_Pos)
#define AON_IVREF_CFG_1_PVD_REF                             AON_IVREF_CFG_1_PVD_REF_Msk
#define AON_IVREF_CFG_1_PVD_REF_0                           (0x1UL << AON_IVREF_CFG_1_PVD_REF_Pos)
#define AON_IVREF_CFG_1_PVD_REF_1                           (0x2UL << AON_IVREF_CFG_1_PVD_REF_Pos)
#define AON_IVREF_CFG_1_PVD_REF_2                           (0x4UL << AON_IVREF_CFG_1_PVD_REF_Pos)
#define AON_IVREF_CFG_1_PVD_REF_3                           (0x8UL << AON_IVREF_CFG_1_PVD_REF_Pos)
#define AON_IVREF_CFG_1_LED_REF_Pos                         (28)
#define AON_IVREF_CFG_1_LED_REF_Msk                         (0xfUL << AON_IVREF_CFG_1_LED_REF_Pos)
#define AON_IVREF_CFG_1_LED_REF                             AON_IVREF_CFG_1_LED_REF_Msk
#define AON_IVREF_CFG_1_LED_REF_0                           (0x1UL << AON_IVREF_CFG_1_LED_REF_Pos)
#define AON_IVREF_CFG_1_LED_REF_1                           (0x2UL << AON_IVREF_CFG_1_LED_REF_Pos)
#define AON_IVREF_CFG_1_LED_REF_2                           (0x4UL << AON_IVREF_CFG_1_LED_REF_Pos)
#define AON_IVREF_CFG_1_LED_REF_3                           (0x8UL << AON_IVREF_CFG_1_LED_REF_Pos)

/*******************  Bits definition for AON_IVREF_CFG_2  ********************/
#define AON_IVREF_CFG_2_VAL_Pos                             (0)
#define AON_IVREF_CFG_2_VAL_Msk                             (0xffffffffUL << AON_IVREF_CFG_2_VAL_Pos)
#define AON_IVREF_CFG_2_VAL                                 AON_IVREF_CFG_2_VAL_Msk

/*******************  Bits definition for AON_IVREF_CFG_3  ********************/
#define AON_IVREF_CFG_3_DAC_REF_Pos                         (0)
#define AON_IVREF_CFG_3_DAC_REF_Msk                         (0xfUL << AON_IVREF_CFG_3_DAC_REF_Pos)
#define AON_IVREF_CFG_3_DAC_REF                             AON_IVREF_CFG_3_DAC_REF_Msk
#define AON_IVREF_CFG_3_DAC_REF_0                           (0x1UL << AON_IVREF_CFG_3_DAC_REF_Pos)
#define AON_IVREF_CFG_3_DAC_REF_1                           (0x2UL << AON_IVREF_CFG_3_DAC_REF_Pos)
#define AON_IVREF_CFG_3_DAC_REF_2                           (0x4UL << AON_IVREF_CFG_3_DAC_REF_Pos)
#define AON_IVREF_CFG_3_DAC_REF_3                           (0x8UL << AON_IVREF_CFG_3_DAC_REF_Pos)
#define AON_IVREF_CFG_3_FLASH_REF_Pos                       (4)
#define AON_IVREF_CFG_3_FLASH_REF_Msk                       (0xfUL << AON_IVREF_CFG_3_FLASH_REF_Pos)
#define AON_IVREF_CFG_3_FLASH_REF                           AON_IVREF_CFG_3_FLASH_REF_Msk
#define AON_IVREF_CFG_3_FLASH_REF_0                         (0x1UL << AON_IVREF_CFG_3_FLASH_REF_Pos)
#define AON_IVREF_CFG_3_FLASH_REF_1                         (0x2UL << AON_IVREF_CFG_3_FLASH_REF_Pos)
#define AON_IVREF_CFG_3_FLASH_REF_2                         (0x4UL << AON_IVREF_CFG_3_FLASH_REF_Pos)
#define AON_IVREF_CFG_3_FLASH_REF_3                         (0x8UL << AON_IVREF_CFG_3_FLASH_REF_Pos)
#define AON_IVREF_CFG_3_TSU_REF_Pos                         (8)
#define AON_IVREF_CFG_3_TSU_REF_Msk                         (0xfUL << AON_IVREF_CFG_3_TSU_REF_Pos)
#define AON_IVREF_CFG_3_TSU_REF                             AON_IVREF_CFG_3_TSU_REF_Msk
#define AON_IVREF_CFG_3_TSU_REF_0                           (0x1UL << AON_IVREF_CFG_3_TSU_REF_Pos)
#define AON_IVREF_CFG_3_TSU_REF_1                           (0x2UL << AON_IVREF_CFG_3_TSU_REF_Pos)
#define AON_IVREF_CFG_3_TSU_REF_2                           (0x4UL << AON_IVREF_CFG_3_TSU_REF_Pos)
#define AON_IVREF_CFG_3_TSU_REF_3                           (0x8UL << AON_IVREF_CFG_3_TSU_REF_Pos)
#define AON_IVREF_CFG_3_HSI_REF_Pos                         (12)
#define AON_IVREF_CFG_3_HSI_REF_Msk                         (0xfUL << AON_IVREF_CFG_3_HSI_REF_Pos)
#define AON_IVREF_CFG_3_HSI_REF                             AON_IVREF_CFG_3_HSI_REF_Msk
#define AON_IVREF_CFG_3_HSI_REF_0                           (0x1UL << AON_IVREF_CFG_3_HSI_REF_Pos)
#define AON_IVREF_CFG_3_HSI_REF_1                           (0x2UL << AON_IVREF_CFG_3_HSI_REF_Pos)
#define AON_IVREF_CFG_3_HSI_REF_2                           (0x4UL << AON_IVREF_CFG_3_HSI_REF_Pos)
#define AON_IVREF_CFG_3_HSI_REF_3                           (0x8UL << AON_IVREF_CFG_3_HSI_REF_Pos)
#define AON_IVREF_CFG_3_LDO_BIAS_Pos                        (16)
#define AON_IVREF_CFG_3_LDO_BIAS_Msk                        (0xfUL << AON_IVREF_CFG_3_LDO_BIAS_Pos)
#define AON_IVREF_CFG_3_LDO_BIAS                            AON_IVREF_CFG_3_LDO_BIAS_Msk
#define AON_IVREF_CFG_3_LDO_BIAS_0                          (0x1UL << AON_IVREF_CFG_3_LDO_BIAS_Pos)
#define AON_IVREF_CFG_3_LDO_BIAS_1                          (0x2UL << AON_IVREF_CFG_3_LDO_BIAS_Pos)
#define AON_IVREF_CFG_3_LDO_BIAS_2                          (0x4UL << AON_IVREF_CFG_3_LDO_BIAS_Pos)
#define AON_IVREF_CFG_3_LDO_BIAS_3                          (0x8UL << AON_IVREF_CFG_3_LDO_BIAS_Pos)
#define AON_IVREF_CFG_3_CURR_BIAS_Pos                       (20)
#define AON_IVREF_CFG_3_CURR_BIAS_Msk                       (0xfUL << AON_IVREF_CFG_3_CURR_BIAS_Pos)
#define AON_IVREF_CFG_3_CURR_BIAS                           AON_IVREF_CFG_3_CURR_BIAS_Msk
#define AON_IVREF_CFG_3_CURR_BIAS_0                         (0x1UL << AON_IVREF_CFG_3_CURR_BIAS_Pos)
#define AON_IVREF_CFG_3_CURR_BIAS_1                         (0x2UL << AON_IVREF_CFG_3_CURR_BIAS_Pos)
#define AON_IVREF_CFG_3_CURR_BIAS_2                         (0x4UL << AON_IVREF_CFG_3_CURR_BIAS_Pos)
#define AON_IVREF_CFG_3_CURR_BIAS_3                         (0x8UL << AON_IVREF_CFG_3_CURR_BIAS_Pos)
#define AON_IVREF_CFG_3_VOL_TUNE_SRC_Pos                    (31)
#define AON_IVREF_CFG_3_VOL_TUNE_SRC_Msk                    (0x1UL << AON_IVREF_CFG_3_VOL_TUNE_SRC_Pos)
#define AON_IVREF_CFG_3_VOL_TUNE_SRC                        AON_IVREF_CFG_3_VOL_TUNE_SRC_Msk

/******************  Bits definition for AON_DEEPSLEEP_TIME  ******************/
#define AON_DEEPSLEEP_TIME_TIME_Pos                         (0)
#define AON_DEEPSLEEP_TIME_TIME_Msk                         (0xffffffffUL << AON_DEEPSLEEP_TIME_TIME_Pos)
#define AON_DEEPSLEEP_TIME_TIME                             AON_DEEPSLEEP_TIME_TIME_Msk

/******************  Bits definition for AON_DEEPSLEEP_CTRL  ******************/
#define AON_DEEPSLEEP_CTRL_MODE_Pos                         (0)
#define AON_DEEPSLEEP_CTRL_MODE_Msk                         (0x1UL << AON_DEEPSLEEP_CTRL_MODE_Pos)
#define AON_DEEPSLEEP_CTRL_MODE                             AON_DEEPSLEEP_CTRL_MODE_Msk
#define AON_DEEPSLEEP_CTRL_EXT_WAKEUP_Pos                   (4)
#define AON_DEEPSLEEP_CTRL_EXT_WAKEUP_Msk                   (0x1UL << AON_DEEPSLEEP_CTRL_EXT_WAKEUP_Pos)
#define AON_DEEPSLEEP_CTRL_EXT_WAKEUP                       AON_DEEPSLEEP_CTRL_EXT_WAKEUP_Msk

/******************************************************************************/
/*                                                                            */
/*                                     CRC                                    */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for CRC_CFG  ************************/
#define CRC_CFG_REFLECT_Pos                                 (0)
#define CRC_CFG_REFLECT_Msk                                 (0x1UL << CRC_CFG_REFLECT_Pos)
#define CRC_CFG_REFLECT                                     CRC_CFG_REFLECT_Msk
#define CRC_CFG_XOR_EN_Pos                                  (1)
#define CRC_CFG_XOR_EN_Msk                                  (0x1UL << CRC_CFG_XOR_EN_Pos)
#define CRC_CFG_XOR_EN                                      CRC_CFG_XOR_EN_Msk
#define CRC_CFG_POLY_Pos                                    (4)
#define CRC_CFG_POLY_Msk                                    (0x3UL << CRC_CFG_POLY_Pos)
#define CRC_CFG_POLY                                        CRC_CFG_POLY_Msk
#define CRC_CFG_POLY_0                                      (0x1UL << CRC_CFG_POLY_Pos)
#define CRC_CFG_POLY_1                                      (0x2UL << CRC_CFG_POLY_Pos)

/***********************  Bits definition for CRC_DATA  ***********************/
#define CRC_DATA_SRC_DATA_0_Pos                             (0)
#define CRC_DATA_SRC_DATA_0_Msk                             (0xffUL << CRC_DATA_SRC_DATA_0_Pos)
#define CRC_DATA_SRC_DATA_0                                 CRC_DATA_SRC_DATA_0_Msk
#define CRC_DATA_SRC_DATA_1_Pos                             (8)
#define CRC_DATA_SRC_DATA_1_Msk                             (0xffUL << CRC_DATA_SRC_DATA_1_Pos)
#define CRC_DATA_SRC_DATA_1                                 CRC_DATA_SRC_DATA_1_Msk
#define CRC_DATA_SRC_DATA_2_Pos                             (16)
#define CRC_DATA_SRC_DATA_2_Msk                             (0xffUL << CRC_DATA_SRC_DATA_2_Pos)
#define CRC_DATA_SRC_DATA_2                                 CRC_DATA_SRC_DATA_2_Msk
#define CRC_DATA_SRC_DATA_3_Pos                             (24)
#define CRC_DATA_SRC_DATA_3_Msk                             (0xffUL << CRC_DATA_SRC_DATA_3_Pos)
#define CRC_DATA_SRC_DATA_3                                 CRC_DATA_SRC_DATA_3_Msk

/**********************  Bits definition for CRC_RESULT  **********************/
#define CRC_RESULT_RES_INIT_0_Pos                           (0)
#define CRC_RESULT_RES_INIT_0_Msk                           (0xffUL << CRC_RESULT_RES_INIT_0_Pos)
#define CRC_RESULT_RES_INIT_0                               CRC_RESULT_RES_INIT_0_Msk
#define CRC_RESULT_RES_INIT_1_Pos                           (8)
#define CRC_RESULT_RES_INIT_1_Msk                           (0xffUL << CRC_RESULT_RES_INIT_1_Pos)
#define CRC_RESULT_RES_INIT_1                               CRC_RESULT_RES_INIT_1_Msk
#define CRC_RESULT_RES_INIT_2_Pos                           (16)
#define CRC_RESULT_RES_INIT_2_Msk                           (0xffUL << CRC_RESULT_RES_INIT_2_Pos)
#define CRC_RESULT_RES_INIT_2                               CRC_RESULT_RES_INIT_2_Msk
#define CRC_RESULT_RES_INIT_3_Pos                           (24)
#define CRC_RESULT_RES_INIT_3_Msk                           (0xffUL << CRC_RESULT_RES_INIT_3_Pos)
#define CRC_RESULT_RES_INIT_3                               CRC_RESULT_RES_INIT_3_Msk

/*********************  Bits definition for CRC_XORVALUE  *********************/
#define CRC_XOR_XOR_MASK_0_Pos                              (0)
#define CRC_XOR_XOR_MASK_0_Msk                              (0xffUL << CRC_XOR_XOR_MASK_0_Pos)
#define CRC_XOR_XOR_MASK_0                                  CRC_XOR_XOR_MASK_0_Msk
#define CRC_XOR_XOR_MASK_1_Pos                              (8)
#define CRC_XOR_XOR_MASK_1_Msk                              (0xffUL << CRC_XOR_XOR_MASK_1_Pos)
#define CRC_XOR_XOR_MASK_1                                  CRC_XOR_XOR_MASK_1_Msk
#define CRC_XOR_XOR_MASK_2_Pos                              (16)
#define CRC_XOR_XOR_MASK_2_Msk                              (0xffUL << CRC_XOR_XOR_MASK_2_Pos)
#define CRC_XOR_XOR_MASK_2                                  CRC_XOR_XOR_MASK_2_Msk
#define CRC_XOR_XOR_MASK_3_Pos                              (24)
#define CRC_XOR_XOR_MASK_3_Msk                              (0xffUL << CRC_XOR_XOR_MASK_3_Pos)
#define CRC_XOR_XOR_MASK_3                                  CRC_XOR_XOR_MASK_3_Msk

/******************************************************************************/
/*                                                                            */
/*                                   DMA CH                                   */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for DMA_CH_SAR  **********************/
#define DMA_CH_SAR_SAR_Pos                                  (0)
#define DMA_CH_SAR_SAR_Msk                                  (0xffffffffUL << DMA_CH_SAR_SAR_Pos)
#define DMA_CH_SAR_SAR                                      DMA_CH_SAR_SAR_Msk

/**********************  Bits definition for DMA_CH_DAR  **********************/
#define DMA_CH_DAR_DAR_Pos                                  (0)
#define DMA_CH_DAR_DAR_Msk                                  (0xffffffffUL << DMA_CH_DAR_DAR_Pos)
#define DMA_CH_DAR_DAR                                      DMA_CH_DAR_DAR_Msk

/*********************  Bits definition for DMA_CH_CTL_L  *********************/
#define DMA_CH_CHCTL_INTEN_Pos                              (0)
#define DMA_CH_CHCTL_INTEN_Msk                              (0x1UL << DMA_CH_CHCTL_INTEN_Pos)
#define DMA_CH_CHCTL_INTEN                                  DMA_CH_CHCTL_INTEN_Msk
#define DMA_CH_CHCTL_DSTTRW_Pos                             (1)
#define DMA_CH_CHCTL_DSTTRW_Msk                             (0x7UL << DMA_CH_CHCTL_DSTTRW_Pos)
#define DMA_CH_CHCTL_DSTTRW                                 DMA_CH_CHCTL_DSTTRW_Msk
#define DMA_CH_CHCTL_DSTTRW_0                               (0x1UL << DMA_CH_CHCTL_DSTTRW_Pos)
#define DMA_CH_CHCTL_DSTTRW_1                               (0x2UL << DMA_CH_CHCTL_DSTTRW_Pos)
#define DMA_CH_CHCTL_DSTTRW_2                               (0x4UL << DMA_CH_CHCTL_DSTTRW_Pos)
#define DMA_CH_CHCTL_SRCTRW_Pos                             (4)
#define DMA_CH_CHCTL_SRCTRW_Msk                             (0x7UL << DMA_CH_CHCTL_SRCTRW_Pos)
#define DMA_CH_CHCTL_SRCTRW                                 DMA_CH_CHCTL_SRCTRW_Msk
#define DMA_CH_CHCTL_SRCTRW_0                               (0x1UL << DMA_CH_CHCTL_SRCTRW_Pos)
#define DMA_CH_CHCTL_SRCTRW_1                               (0x2UL << DMA_CH_CHCTL_SRCTRW_Pos)
#define DMA_CH_CHCTL_SRCTRW_2                               (0x4UL << DMA_CH_CHCTL_SRCTRW_Pos)
#define DMA_CH_CHCTL_DINC_Pos                               (7)
#define DMA_CH_CHCTL_DINC_Msk                               (0x3UL << DMA_CH_CHCTL_DINC_Pos)
#define DMA_CH_CHCTL_DINC                                   DMA_CH_CHCTL_DINC_Msk
#define DMA_CH_CHCTL_DINC_0                                 (0x1UL << DMA_CH_CHCTL_DINC_Pos)
#define DMA_CH_CHCTL_DINC_1                                 (0x2UL << DMA_CH_CHCTL_DINC_Pos)
#define DMA_CH_CHCTL_SINC_Pos                               (9)
#define DMA_CH_CHCTL_SINC_Msk                               (0x3UL << DMA_CH_CHCTL_SINC_Pos)
#define DMA_CH_CHCTL_SINC                                   DMA_CH_CHCTL_SINC_Msk
#define DMA_CH_CHCTL_SINC_0                                 (0x1UL << DMA_CH_CHCTL_SINC_Pos)
#define DMA_CH_CHCTL_SINC_1                                 (0x2UL << DMA_CH_CHCTL_SINC_Pos)
#define DMA_CH_CHCTL_DSTMSIZE_Pos                           (11)
#define DMA_CH_CHCTL_DSTMSIZE_Msk                           (0x7UL << DMA_CH_CHCTL_DSTMSIZE_Pos)
#define DMA_CH_CHCTL_DSTMSIZE                               DMA_CH_CHCTL_DSTMSIZE_Msk
#define DMA_CH_CHCTL_DSTMSIZE_0                             (0x1UL << DMA_CH_CHCTL_DSTMSIZE_Pos)
#define DMA_CH_CHCTL_DSTMSIZE_1                             (0x2UL << DMA_CH_CHCTL_DSTMSIZE_Pos)
#define DMA_CH_CHCTL_DSTMSIZE_2                             (0x4UL << DMA_CH_CHCTL_DSTMSIZE_Pos)
#define DMA_CH_CHCTL_SRCMSIZE_Pos                           (14)
#define DMA_CH_CHCTL_SRCMSIZE_Msk                           (0x7UL << DMA_CH_CHCTL_SRCMSIZE_Pos)
#define DMA_CH_CHCTL_SRCMSIZE                               DMA_CH_CHCTL_SRCMSIZE_Msk
#define DMA_CH_CHCTL_SRCMSIZE_0                             (0x1UL << DMA_CH_CHCTL_SRCMSIZE_Pos)
#define DMA_CH_CHCTL_SRCMSIZE_1                             (0x2UL << DMA_CH_CHCTL_SRCMSIZE_Pos)
#define DMA_CH_CHCTL_SRCMSIZE_2                             (0x4UL << DMA_CH_CHCTL_SRCMSIZE_Pos)
#define DMA_CH_CHCTL_TTFC_Pos                               (20)
#define DMA_CH_CHCTL_TTFC_Msk                               (0x7UL << DMA_CH_CHCTL_TTFC_Pos)
#define DMA_CH_CHCTL_TTFC                                   DMA_CH_CHCTL_TTFC_Msk
#define DMA_CH_CHCTL_TTFC_0                                 (0x1UL << DMA_CH_CHCTL_TTFC_Pos)
#define DMA_CH_CHCTL_TTFC_1                                 (0x2UL << DMA_CH_CHCTL_TTFC_Pos)
#define DMA_CH_CHCTL_TTFC_2                                 (0x4UL << DMA_CH_CHCTL_TTFC_Pos)

/*********************  Bits definition for DMA_CH_CTL_H  *********************/
#define DMA_CH_CHCTL_BLOCKTS_Pos                            (0)
#define DMA_CH_CHCTL_BLOCKTS_Msk                            (0xffUL << DMA_CH_CHCTL_BLOCKTS_Pos)
#define DMA_CH_CHCTL_BLOCKTS                                DMA_CH_CHCTL_BLOCKTS_Msk
#define DMA_CH_CHCTL_DONE_Pos                               (12)
#define DMA_CH_CHCTL_DONE_Msk                               (0x1UL << DMA_CH_CHCTL_DONE_Pos)
#define DMA_CH_CHCTL_DONE                                   DMA_CH_CHCTL_DONE_Msk

/*********************  Bits definition for DMA_CH_CFG_L  *********************/
#define DMA_CH_CHCFG_PRIOR_Pos                              (5)
#define DMA_CH_CHCFG_PRIOR_Msk                              (0x7UL << DMA_CH_CHCFG_PRIOR_Pos)
#define DMA_CH_CHCFG_PRIOR                                  DMA_CH_CHCFG_PRIOR_Msk
#define DMA_CH_CHCFG_PRIOR_0                                (0x1UL << DMA_CH_CHCFG_PRIOR_Pos)
#define DMA_CH_CHCFG_PRIOR_1                                (0x2UL << DMA_CH_CHCFG_PRIOR_Pos)
#define DMA_CH_CHCFG_PRIOR_2                                (0x4UL << DMA_CH_CHCFG_PRIOR_Pos)
#define DMA_CH_CHCFG_SUSP_Pos                               (8)
#define DMA_CH_CHCFG_SUSP_Msk                               (0x1UL << DMA_CH_CHCFG_SUSP_Pos)
#define DMA_CH_CHCFG_SUSP                                   DMA_CH_CHCFG_SUSP_Msk
#define DMA_CH_CHCFG_FIFOE_Pos                              (9)
#define DMA_CH_CHCFG_FIFOE_Msk                              (0x1UL << DMA_CH_CHCFG_FIFOE_Pos)
#define DMA_CH_CHCFG_FIFOE                                  DMA_CH_CHCFG_FIFOE_Msk
#define DMA_CH_CHCFG_DSTHS_Pos                              (10)
#define DMA_CH_CHCFG_DSTHS_Msk                              (0x1UL << DMA_CH_CHCFG_DSTHS_Pos)
#define DMA_CH_CHCFG_DSTHS                                  DMA_CH_CHCFG_DSTHS_Msk
#define DMA_CH_CHCFG_SRCHS_Pos                              (11)
#define DMA_CH_CHCFG_SRCHS_Msk                              (0x1UL << DMA_CH_CHCFG_SRCHS_Pos)
#define DMA_CH_CHCFG_SRCHS                                  DMA_CH_CHCFG_SRCHS_Msk
#define DMA_CH_CHCFG_DSTHSPOL_Pos                           (18)
#define DMA_CH_CHCFG_DSTHSPOL_Msk                           (0x1UL << DMA_CH_CHCFG_DSTHSPOL_Pos)
#define DMA_CH_CHCFG_DSTHSPOL                               DMA_CH_CHCFG_DSTHSPOL_Msk
#define DMA_CH_CHCFG_SRCHSPOL_Pos                           (19)
#define DMA_CH_CHCFG_SRCHSPOL_Msk                           (0x1UL << DMA_CH_CHCFG_SRCHSPOL_Pos)
#define DMA_CH_CHCFG_SRCHSPOL                               DMA_CH_CHCFG_SRCHSPOL_Msk
#define DMA_CH_CHCFG_RELDSRC_Pos                            (30)
#define DMA_CH_CHCFG_RELDSRC_Msk                            (0x1UL << DMA_CH_CHCFG_RELDSRC_Pos)
#define DMA_CH_CHCFG_RELDSRC                                DMA_CH_CHCFG_RELDSRC_Msk
#define DMA_CH_CHCFG_RELDDST_Pos                            (31)
#define DMA_CH_CHCFG_RELDDST_Msk                            (0x1UL << DMA_CH_CHCFG_RELDDST_Pos)
#define DMA_CH_CHCFG_RELDDST                                DMA_CH_CHCFG_RELDDST_Msk

/*********************  Bits definition for DMA_CH_CFG_H  *********************/
#define DMA_CH_CHCFG_FCMODE_Pos                             (0)
#define DMA_CH_CHCFG_FCMODE_Msk                             (0x1UL << DMA_CH_CHCFG_FCMODE_Pos)
#define DMA_CH_CHCFG_FCMODE                                 DMA_CH_CHCFG_FCMODE_Msk
#define DMA_CH_CHCFG_FMODE_Pos                              (1)
#define DMA_CH_CHCFG_FMODE_Msk                              (0x1UL << DMA_CH_CHCFG_FMODE_Pos)
#define DMA_CH_CHCFG_FMODE                                  DMA_CH_CHCFG_FMODE_Msk
#define DMA_CH_CHCFG_SRCPER_Pos                             (7)
#define DMA_CH_CHCFG_SRCPER_Msk                             (0xfUL << DMA_CH_CHCFG_SRCPER_Pos)
#define DMA_CH_CHCFG_SRCPER                                 DMA_CH_CHCFG_SRCPER_Msk
#define DMA_CH_CHCFG_SRCPER_0                               (0x1UL << DMA_CH_CHCFG_SRCPER_Pos)
#define DMA_CH_CHCFG_SRCPER_1                               (0x2UL << DMA_CH_CHCFG_SRCPER_Pos)
#define DMA_CH_CHCFG_SRCPER_2                               (0x4UL << DMA_CH_CHCFG_SRCPER_Pos)
#define DMA_CH_CHCFG_SRCPER_3                               (0x8UL << DMA_CH_CHCFG_SRCPER_Pos)
#define DMA_CH_CHCFG_DSTPER_Pos                             (11)
#define DMA_CH_CHCFG_DSTPER_Msk                             (0xfUL << DMA_CH_CHCFG_DSTPER_Pos)
#define DMA_CH_CHCFG_DSTPER                                 DMA_CH_CHCFG_DSTPER_Msk
#define DMA_CH_CHCFG_DSTPER_0                               (0x1UL << DMA_CH_CHCFG_DSTPER_Pos)
#define DMA_CH_CHCFG_DSTPER_1                               (0x2UL << DMA_CH_CHCFG_DSTPER_Pos)
#define DMA_CH_CHCFG_DSTPER_2                               (0x4UL << DMA_CH_CHCFG_DSTPER_Pos)
#define DMA_CH_CHCFG_DSTPER_3                               (0x8UL << DMA_CH_CHCFG_DSTPER_Pos)

/******************************************************************************/
/*                                                                            */
/*                                     DMA                                    */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for DMA_RAWTFR  **********************/
#define DMA_RAWTFR_CH_Pos                                   (0)
#define DMA_RAWTFR_CH_Msk                                   (0xffUL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH                                       DMA_RAWTFR_CH_Msk
#define DMA_RAWTFR_CH_0                                     (0x1UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_1                                     (0x2UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_2                                     (0x4UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_3                                     (0x8UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_4                                     (0x10UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_5                                     (0x20UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_6                                     (0x40UL << DMA_RAWTFR_CH_Pos)
#define DMA_RAWTFR_CH_7                                     (0x80UL << DMA_RAWTFR_CH_Pos)

/*********************  Bits definition for DMA_RAWBLOCK  *********************/
#define DMA_RAWBLOCK_CH_Pos                                 (0)
#define DMA_RAWBLOCK_CH_Msk                                 (0xffUL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH                                     DMA_RAWBLOCK_CH_Msk
#define DMA_RAWBLOCK_CH_0                                   (0x1UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_1                                   (0x2UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_2                                   (0x4UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_3                                   (0x8UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_4                                   (0x10UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_5                                   (0x20UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_6                                   (0x40UL << DMA_RAWBLOCK_CH_Pos)
#define DMA_RAWBLOCK_CH_7                                   (0x80UL << DMA_RAWBLOCK_CH_Pos)

/********************  Bits definition for DMA_RAWSRCTRAN  ********************/
#define DMA_RAWSRCTRAN_CH_Pos                               (0)
#define DMA_RAWSRCTRAN_CH_Msk                               (0xffUL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH                                   DMA_RAWSRCTRAN_CH_Msk
#define DMA_RAWSRCTRAN_CH_0                                 (0x1UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_1                                 (0x2UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_2                                 (0x4UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_3                                 (0x8UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_4                                 (0x10UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_5                                 (0x20UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_6                                 (0x40UL << DMA_RAWSRCTRAN_CH_Pos)
#define DMA_RAWSRCTRAN_CH_7                                 (0x80UL << DMA_RAWSRCTRAN_CH_Pos)

/********************  Bits definition for DMA_RAWDSTTRAN  ********************/
#define DMA_RAWDSTTRAN_CH_Pos                               (0)
#define DMA_RAWDSTTRAN_CH_Msk                               (0xffUL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH                                   DMA_RAWDSTTRAN_CH_Msk
#define DMA_RAWDSTTRAN_CH_0                                 (0x1UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_1                                 (0x2UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_2                                 (0x4UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_3                                 (0x8UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_4                                 (0x10UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_5                                 (0x20UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_6                                 (0x40UL << DMA_RAWDSTTRAN_CH_Pos)
#define DMA_RAWDSTTRAN_CH_7                                 (0x80UL << DMA_RAWDSTTRAN_CH_Pos)

/**********************  Bits definition for DMA_RAWERR  **********************/
#define DMA_RAWERR_CH_Pos                                   (0)
#define DMA_RAWERR_CH_Msk                                   (0xffUL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH                                       DMA_RAWERR_CH_Msk
#define DMA_RAWERR_CH_0                                     (0x1UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_1                                     (0x2UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_2                                     (0x4UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_3                                     (0x8UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_4                                     (0x10UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_5                                     (0x20UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_6                                     (0x40UL << DMA_RAWERR_CH_Pos)
#define DMA_RAWERR_CH_7                                     (0x80UL << DMA_RAWERR_CH_Pos)

/*********************  Bits definition for DMA_STATTFR  **********************/
#define DMA_STATTFR_CH_Pos                                  (0)
#define DMA_STATTFR_CH_Msk                                  (0xffUL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH                                      DMA_STATTFR_CH_Msk
#define DMA_STATTFR_CH_0                                    (0x1UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_1                                    (0x2UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_2                                    (0x4UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_3                                    (0x8UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_4                                    (0x10UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_5                                    (0x20UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_6                                    (0x40UL << DMA_STATTFR_CH_Pos)
#define DMA_STATTFR_CH_7                                    (0x80UL << DMA_STATTFR_CH_Pos)

/********************  Bits definition for DMA_STATBLOCK  *********************/
#define DMA_STATBLOCK_CH_Pos                                (0)
#define DMA_STATBLOCK_CH_Msk                                (0xffUL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH                                    DMA_STATBLOCK_CH_Msk
#define DMA_STATBLOCK_CH_0                                  (0x1UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_1                                  (0x2UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_2                                  (0x4UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_3                                  (0x8UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_4                                  (0x10UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_5                                  (0x20UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_6                                  (0x40UL << DMA_STATBLOCK_CH_Pos)
#define DMA_STATBLOCK_CH_7                                  (0x80UL << DMA_STATBLOCK_CH_Pos)

/*******************  Bits definition for DMA_STATSRCTRAN  ********************/
#define DMA_STATSRCTRAN_CH_Pos                              (0)
#define DMA_STATSRCTRAN_CH_Msk                              (0xffUL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH                                  DMA_STATSRCTRAN_CH_Msk
#define DMA_STATSRCTRAN_CH_0                                (0x1UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_1                                (0x2UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_2                                (0x4UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_3                                (0x8UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_4                                (0x10UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_5                                (0x20UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_6                                (0x40UL << DMA_STATSRCTRAN_CH_Pos)
#define DMA_STATSRCTRAN_CH_7                                (0x80UL << DMA_STATSRCTRAN_CH_Pos)

/*******************  Bits definition for DMA_STATDSTTRAN  ********************/
#define DMA_STATDSTTRAN_CH_Pos                              (0)
#define DMA_STATDSTTRAN_CH_Msk                              (0xffUL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH                                  DMA_STATDSTTRAN_CH_Msk
#define DMA_STATDSTTRAN_CH_0                                (0x1UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_1                                (0x2UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_2                                (0x4UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_3                                (0x8UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_4                                (0x10UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_5                                (0x20UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_6                                (0x40UL << DMA_STATDSTTRAN_CH_Pos)
#define DMA_STATDSTTRAN_CH_7                                (0x80UL << DMA_STATDSTTRAN_CH_Pos)

/*********************  Bits definition for DMA_STATERR  **********************/
#define DMA_STATERR_CH_Pos                                  (0)
#define DMA_STATERR_CH_Msk                                  (0xffUL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH                                      DMA_STATERR_CH_Msk
#define DMA_STATERR_CH_0                                    (0x1UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_1                                    (0x2UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_2                                    (0x4UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_3                                    (0x8UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_4                                    (0x10UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_5                                    (0x20UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_6                                    (0x40UL << DMA_STATERR_CH_Pos)
#define DMA_STATERR_CH_7                                    (0x80UL << DMA_STATERR_CH_Pos)

/**********************  Bits definition for DMA_MSKTFR  **********************/
#define DMA_MSKTFR_EN_Pos                                   (0)
#define DMA_MSKTFR_EN_Msk                                   (0xffUL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN                                       DMA_MSKTFR_EN_Msk
#define DMA_MSKTFR_EN_0                                     (0x1UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_1                                     (0x2UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_2                                     (0x4UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_3                                     (0x8UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_4                                     (0x10UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_5                                     (0x20UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_6                                     (0x40UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_EN_7                                     (0x80UL << DMA_MSKTFR_EN_Pos)
#define DMA_MSKTFR_WE_Pos                                   (8)
#define DMA_MSKTFR_WE_Msk                                   (0xffUL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE                                       DMA_MSKTFR_WE_Msk
#define DMA_MSKTFR_WE_0                                     (0x1UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_1                                     (0x2UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_2                                     (0x4UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_3                                     (0x8UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_4                                     (0x10UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_5                                     (0x20UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_6                                     (0x40UL << DMA_MSKTFR_WE_Pos)
#define DMA_MSKTFR_WE_7                                     (0x80UL << DMA_MSKTFR_WE_Pos)

/*********************  Bits definition for DMA_MSKBLOCK  *********************/
#define DMA_MSKBLOCK_EN_Pos                                 (0)
#define DMA_MSKBLOCK_EN_Msk                                 (0xffUL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN                                     DMA_MSKBLOCK_EN_Msk
#define DMA_MSKBLOCK_EN_0                                   (0x1UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_1                                   (0x2UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_2                                   (0x4UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_3                                   (0x8UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_4                                   (0x10UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_5                                   (0x20UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_6                                   (0x40UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_EN_7                                   (0x80UL << DMA_MSKBLOCK_EN_Pos)
#define DMA_MSKBLOCK_WE_Pos                                 (8)
#define DMA_MSKBLOCK_WE_Msk                                 (0xffUL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE                                     DMA_MSKBLOCK_WE_Msk
#define DMA_MSKBLOCK_WE_0                                   (0x1UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_1                                   (0x2UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_2                                   (0x4UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_3                                   (0x8UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_4                                   (0x10UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_5                                   (0x20UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_6                                   (0x40UL << DMA_MSKBLOCK_WE_Pos)
#define DMA_MSKBLOCK_WE_7                                   (0x80UL << DMA_MSKBLOCK_WE_Pos)

/********************  Bits definition for DMA_MSKSRCTRAN  ********************/
#define DMA_MSKSRCTRAN_EN_Pos                               (0)
#define DMA_MSKSRCTRAN_EN_Msk                               (0xffUL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN                                   DMA_MSKSRCTRAN_EN_Msk
#define DMA_MSKSRCTRAN_EN_0                                 (0x1UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_1                                 (0x2UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_2                                 (0x4UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_3                                 (0x8UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_4                                 (0x10UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_5                                 (0x20UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_6                                 (0x40UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_EN_7                                 (0x80UL << DMA_MSKSRCTRAN_EN_Pos)
#define DMA_MSKSRCTRAN_WE_Pos                               (8)
#define DMA_MSKSRCTRAN_WE_Msk                               (0xffUL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE                                   DMA_MSKSRCTRAN_WE_Msk
#define DMA_MSKSRCTRAN_WE_0                                 (0x1UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_1                                 (0x2UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_2                                 (0x4UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_3                                 (0x8UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_4                                 (0x10UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_5                                 (0x20UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_6                                 (0x40UL << DMA_MSKSRCTRAN_WE_Pos)
#define DMA_MSKSRCTRAN_WE_7                                 (0x80UL << DMA_MSKSRCTRAN_WE_Pos)

/********************  Bits definition for DMA_MSKDSTTRAN  ********************/
#define DMA_MSKDSTTRAN_EN_Pos                               (0)
#define DMA_MSKDSTTRAN_EN_Msk                               (0xffUL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN                                   DMA_MSKDSTTRAN_EN_Msk
#define DMA_MSKDSTTRAN_EN_0                                 (0x1UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_1                                 (0x2UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_2                                 (0x4UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_3                                 (0x8UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_4                                 (0x10UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_5                                 (0x20UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_6                                 (0x40UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_EN_7                                 (0x80UL << DMA_MSKDSTTRAN_EN_Pos)
#define DMA_MSKDSTTRAN_WE_Pos                               (8)
#define DMA_MSKDSTTRAN_WE_Msk                               (0xffUL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE                                   DMA_MSKDSTTRAN_WE_Msk
#define DMA_MSKDSTTRAN_WE_0                                 (0x1UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_1                                 (0x2UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_2                                 (0x4UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_3                                 (0x8UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_4                                 (0x10UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_5                                 (0x20UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_6                                 (0x40UL << DMA_MSKDSTTRAN_WE_Pos)
#define DMA_MSKDSTTRAN_WE_7                                 (0x80UL << DMA_MSKDSTTRAN_WE_Pos)

/**********************  Bits definition for DMA_MSKERR  **********************/
#define DMA_MSKERR_EN_Pos                                   (0)
#define DMA_MSKERR_EN_Msk                                   (0xffUL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN                                       DMA_MSKERR_EN_Msk
#define DMA_MSKERR_EN_0                                     (0x1UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_1                                     (0x2UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_2                                     (0x4UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_3                                     (0x8UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_4                                     (0x10UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_5                                     (0x20UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_6                                     (0x40UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_EN_7                                     (0x80UL << DMA_MSKERR_EN_Pos)
#define DMA_MSKERR_WE_Pos                                   (8)
#define DMA_MSKERR_WE_Msk                                   (0xffUL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE                                       DMA_MSKERR_WE_Msk
#define DMA_MSKERR_WE_0                                     (0x1UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_1                                     (0x2UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_2                                     (0x4UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_3                                     (0x8UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_4                                     (0x10UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_5                                     (0x20UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_6                                     (0x40UL << DMA_MSKERR_WE_Pos)
#define DMA_MSKERR_WE_7                                     (0x80UL << DMA_MSKERR_WE_Pos)

/**********************  Bits definition for DMA_CLRTFR  **********************/
#define DMA_CLRTFR_CH_Pos                                   (0)
#define DMA_CLRTFR_CH_Msk                                   (0xffUL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH                                       DMA_CLRTFR_CH_Msk
#define DMA_CLRTFR_CH_0                                     (0x1UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_1                                     (0x2UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_2                                     (0x4UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_3                                     (0x8UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_4                                     (0x10UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_5                                     (0x20UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_6                                     (0x40UL << DMA_CLRTFR_CH_Pos)
#define DMA_CLRTFR_CH_7                                     (0x80UL << DMA_CLRTFR_CH_Pos)

/*********************  Bits definition for DMA_CLRBLOCK  *********************/
#define DMA_CLRBLOCK_CH_Pos                                 (0)
#define DMA_CLRBLOCK_CH_Msk                                 (0xffUL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH                                     DMA_CLRBLOCK_CH_Msk
#define DMA_CLRBLOCK_CH_0                                   (0x1UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_1                                   (0x2UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_2                                   (0x4UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_3                                   (0x8UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_4                                   (0x10UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_5                                   (0x20UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_6                                   (0x40UL << DMA_CLRBLOCK_CH_Pos)
#define DMA_CLRBLOCK_CH_7                                   (0x80UL << DMA_CLRBLOCK_CH_Pos)

/********************  Bits definition for DMA_CLRSRCTRAN  ********************/
#define DMA_CLRSRCTRAN_CH_Pos                               (0)
#define DMA_CLRSRCTRAN_CH_Msk                               (0xffUL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH                                   DMA_CLRSRCTRAN_CH_Msk
#define DMA_CLRSRCTRAN_CH_0                                 (0x1UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_1                                 (0x2UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_2                                 (0x4UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_3                                 (0x8UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_4                                 (0x10UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_5                                 (0x20UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_6                                 (0x40UL << DMA_CLRSRCTRAN_CH_Pos)
#define DMA_CLRSRCTRAN_CH_7                                 (0x80UL << DMA_CLRSRCTRAN_CH_Pos)

/********************  Bits definition for DMA_CLRDSTTRAN  ********************/
#define DMA_CLRDSTTRAN_CH_Pos                               (0)
#define DMA_CLRDSTTRAN_CH_Msk                               (0xffUL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH                                   DMA_CLRDSTTRAN_CH_Msk
#define DMA_CLRDSTTRAN_CH_0                                 (0x1UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_1                                 (0x2UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_2                                 (0x4UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_3                                 (0x8UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_4                                 (0x10UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_5                                 (0x20UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_6                                 (0x40UL << DMA_CLRDSTTRAN_CH_Pos)
#define DMA_CLRDSTTRAN_CH_7                                 (0x80UL << DMA_CLRDSTTRAN_CH_Pos)

/**********************  Bits definition for DMA_CLRERR  **********************/
#define DMA_CLRERR_CH_Pos                                   (0)
#define DMA_CLRERR_CH_Msk                                   (0xffUL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH                                       DMA_CLRERR_CH_Msk
#define DMA_CLRERR_CH_0                                     (0x1UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_1                                     (0x2UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_2                                     (0x4UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_3                                     (0x8UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_4                                     (0x10UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_5                                     (0x20UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_6                                     (0x40UL << DMA_CLRERR_CH_Pos)
#define DMA_CLRERR_CH_7                                     (0x80UL << DMA_CLRERR_CH_Pos)

/*********************  Bits definition for DMA_STATINT  **********************/
#define DMA_STATINT_TFR_Pos                                 (0)
#define DMA_STATINT_TFR_Msk                                 (0x1UL << DMA_STATINT_TFR_Pos)
#define DMA_STATINT_TFR                                     DMA_STATINT_TFR_Msk
#define DMA_STATINT_BLOCK_Pos                               (1)
#define DMA_STATINT_BLOCK_Msk                               (0x1UL << DMA_STATINT_BLOCK_Pos)
#define DMA_STATINT_BLOCK                                   DMA_STATINT_BLOCK_Msk
#define DMA_STATINT_SRCT_Pos                                (2)
#define DMA_STATINT_SRCT_Msk                                (0x1UL << DMA_STATINT_SRCT_Pos)
#define DMA_STATINT_SRCT                                    DMA_STATINT_SRCT_Msk
#define DMA_STATINT_DSTT_Pos                                (3)
#define DMA_STATINT_DSTT_Msk                                (0x1UL << DMA_STATINT_DSTT_Pos)
#define DMA_STATINT_DSTT                                    DMA_STATINT_DSTT_Msk
#define DMA_STATINT_ERR_Pos                                 (4)
#define DMA_STATINT_ERR_Msk                                 (0x1UL << DMA_STATINT_ERR_Pos)
#define DMA_STATINT_ERR                                     DMA_STATINT_ERR_Msk

/**********************  Bits definition for DMA_REQSRC  **********************/
#define DMA_REQSRC_EN_Pos                                   (0)
#define DMA_REQSRC_EN_Msk                                   (0xffUL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN                                       DMA_REQSRC_EN_Msk
#define DMA_REQSRC_EN_0                                     (0x1UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_1                                     (0x2UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_2                                     (0x4UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_3                                     (0x8UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_4                                     (0x10UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_5                                     (0x20UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_6                                     (0x40UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_EN_7                                     (0x80UL << DMA_REQSRC_EN_Pos)
#define DMA_REQSRC_WE_Pos                                   (8)
#define DMA_REQSRC_WE_Msk                                   (0xffUL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE                                       DMA_REQSRC_WE_Msk
#define DMA_REQSRC_WE_0                                     (0x1UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_1                                     (0x2UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_2                                     (0x4UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_3                                     (0x8UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_4                                     (0x10UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_5                                     (0x20UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_6                                     (0x40UL << DMA_REQSRC_WE_Pos)
#define DMA_REQSRC_WE_7                                     (0x80UL << DMA_REQSRC_WE_Pos)

/**********************  Bits definition for DMA_REQDST  **********************/
#define DMA_REQDST_EN_Pos                                   (0)
#define DMA_REQDST_EN_Msk                                   (0xffUL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN                                       DMA_REQDST_EN_Msk
#define DMA_REQDST_EN_0                                     (0x1UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_1                                     (0x2UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_2                                     (0x4UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_3                                     (0x8UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_4                                     (0x10UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_5                                     (0x20UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_6                                     (0x40UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_EN_7                                     (0x80UL << DMA_REQDST_EN_Pos)
#define DMA_REQDST_WE_Pos                                   (8)
#define DMA_REQDST_WE_Msk                                   (0xffUL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE                                       DMA_REQDST_WE_Msk
#define DMA_REQDST_WE_0                                     (0x1UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_1                                     (0x2UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_2                                     (0x4UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_3                                     (0x8UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_4                                     (0x10UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_5                                     (0x20UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_6                                     (0x40UL << DMA_REQDST_WE_Pos)
#define DMA_REQDST_WE_7                                     (0x80UL << DMA_REQDST_WE_Pos)

/********************  Bits definition for DMA_SGLREQSRC  *********************/
#define DMA_SGLREQSRC_EN_Pos                                (0)
#define DMA_SGLREQSRC_EN_Msk                                (0xffUL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN                                    DMA_SGLREQSRC_EN_Msk
#define DMA_SGLREQSRC_EN_0                                  (0x1UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_1                                  (0x2UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_2                                  (0x4UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_3                                  (0x8UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_4                                  (0x10UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_5                                  (0x20UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_6                                  (0x40UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_EN_7                                  (0x80UL << DMA_SGLREQSRC_EN_Pos)
#define DMA_SGLREQSRC_WE_Pos                                (8)
#define DMA_SGLREQSRC_WE_Msk                                (0xffUL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE                                    DMA_SGLREQSRC_WE_Msk
#define DMA_SGLREQSRC_WE_0                                  (0x1UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_1                                  (0x2UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_2                                  (0x4UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_3                                  (0x8UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_4                                  (0x10UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_5                                  (0x20UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_6                                  (0x40UL << DMA_SGLREQSRC_WE_Pos)
#define DMA_SGLREQSRC_WE_7                                  (0x80UL << DMA_SGLREQSRC_WE_Pos)

/********************  Bits definition for DMA_SGLREQDST  *********************/
#define DMA_SGLREQDST_EN_Pos                                (0)
#define DMA_SGLREQDST_EN_Msk                                (0xffUL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN                                    DMA_SGLREQDST_EN_Msk
#define DMA_SGLREQDST_EN_0                                  (0x1UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_1                                  (0x2UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_2                                  (0x4UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_3                                  (0x8UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_4                                  (0x10UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_5                                  (0x20UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_6                                  (0x40UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_EN_7                                  (0x80UL << DMA_SGLREQDST_EN_Pos)
#define DMA_SGLREQDST_WE_Pos                                (8)
#define DMA_SGLREQDST_WE_Msk                                (0xffUL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE                                    DMA_SGLREQDST_WE_Msk
#define DMA_SGLREQDST_WE_0                                  (0x1UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_1                                  (0x2UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_2                                  (0x4UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_3                                  (0x8UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_4                                  (0x10UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_5                                  (0x20UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_6                                  (0x40UL << DMA_SGLREQDST_WE_Pos)
#define DMA_SGLREQDST_WE_7                                  (0x80UL << DMA_SGLREQDST_WE_Pos)

/********************  Bits definition for DMA_LSTREQSRC  *********************/
#define DMA_LSTREQSRC_EN_Pos                                (0)
#define DMA_LSTREQSRC_EN_Msk                                (0xffUL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN                                    DMA_LSTREQSRC_EN_Msk
#define DMA_LSTREQSRC_EN_0                                  (0x1UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_1                                  (0x2UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_2                                  (0x4UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_3                                  (0x8UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_4                                  (0x10UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_5                                  (0x20UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_6                                  (0x40UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_EN_7                                  (0x80UL << DMA_LSTREQSRC_EN_Pos)
#define DMA_LSTREQSRC_WE_Pos                                (8)
#define DMA_LSTREQSRC_WE_Msk                                (0xffUL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE                                    DMA_LSTREQSRC_WE_Msk
#define DMA_LSTREQSRC_WE_0                                  (0x1UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_1                                  (0x2UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_2                                  (0x4UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_3                                  (0x8UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_4                                  (0x10UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_5                                  (0x20UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_6                                  (0x40UL << DMA_LSTREQSRC_WE_Pos)
#define DMA_LSTREQSRC_WE_7                                  (0x80UL << DMA_LSTREQSRC_WE_Pos)

/********************  Bits definition for DMA_LSTREQDST  *********************/
#define DMA_LSTREQDST_EN_Pos                                (0)
#define DMA_LSTREQDST_EN_Msk                                (0xffUL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN                                    DMA_LSTREQDST_EN_Msk
#define DMA_LSTREQDST_EN_0                                  (0x1UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_1                                  (0x2UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_2                                  (0x4UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_3                                  (0x8UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_4                                  (0x10UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_5                                  (0x20UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_6                                  (0x40UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_EN_7                                  (0x80UL << DMA_LSTREQDST_EN_Pos)
#define DMA_LSTREQDST_WE_Pos                                (8)
#define DMA_LSTREQDST_WE_Msk                                (0xffUL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE                                    DMA_LSTREQDST_WE_Msk
#define DMA_LSTREQDST_WE_0                                  (0x1UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_1                                  (0x2UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_2                                  (0x4UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_3                                  (0x8UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_4                                  (0x10UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_5                                  (0x20UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_6                                  (0x40UL << DMA_LSTREQDST_WE_Pos)
#define DMA_LSTREQDST_WE_7                                  (0x80UL << DMA_LSTREQDST_WE_Pos)

/**********************  Bits definition for DMA_DMACFG  **********************/
#define DMA_DMACFG_EN_Pos                                   (0)
#define DMA_DMACFG_EN_Msk                                   (0x1UL << DMA_DMACFG_EN_Pos)
#define DMA_DMACFG_EN                                       DMA_DMACFG_EN_Msk

/***********************  Bits definition for DMA_CHEN  ***********************/
#define DMA_CHEN_EN_Pos                                     (0)
#define DMA_CHEN_EN_Msk                                     (0xffUL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN                                         DMA_CHEN_EN_Msk
#define DMA_CHEN_EN_0                                       (0x1UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_1                                       (0x2UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_2                                       (0x4UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_3                                       (0x8UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_4                                       (0x10UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_5                                       (0x20UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_6                                       (0x40UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_EN_7                                       (0x80UL << DMA_CHEN_EN_Pos)
#define DMA_CHEN_WE_Pos                                     (8)
#define DMA_CHEN_WE_Msk                                     (0xffUL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE                                         DMA_CHEN_WE_Msk
#define DMA_CHEN_WE_0                                       (0x1UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_1                                       (0x2UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_2                                       (0x4UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_3                                       (0x8UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_4                                       (0x10UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_5                                       (0x20UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_6                                       (0x40UL << DMA_CHEN_WE_Pos)
#define DMA_CHEN_WE_7                                       (0x80UL << DMA_CHEN_WE_Pos)

/******************************************************************************/
/*                                                                            */
/*                                     HDIV                                   */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for DIV_HDIV_A  **********************/
#define DIV_HDIV_A_Pos                                      (0)
#define DIV_HDIV_A_Msk                                      (0xffffffffUL << DIV_HDIV_A_Pos)
#define DIV_HDIV_A                                          DIV_HDIV_A_Msk

/**********************  Bits definition for DIV_HDIV_B  **********************/
#define DIV_HDIV_B_Pos                                      (0)
#define DIV_HDIV_B_Msk                                      (0xffffffffUL << DIV_HDIV_B_Pos)
#define DIV_HDIV_B                                          DIV_HDIV_B_Msk

/**********************  Bits definition for DIV_HDIV_Q  **********************/
#define DIV_HDIV_Q_Pos                                      (0)
#define DIV_HDIV_Q_Msk                                      (0xffffffffUL << DIV_HDIV_Q_Pos)
#define DIV_HDIV_Q                                          DIV_HDIV_Q_Msk

/**********************  Bits definition for DIV_HDIV_R  **********************/
#define DIV_HDIV_R_Pos                                      (0)
#define DIV_HDIV_R_Msk                                      (0xffffffffUL << DIV_HDIV_R_Pos)
#define DIV_HDIV_R                                          DIV_HDIV_R_Msk

/******************************************************************************/
/*                                                                            */
/*                                    FLASH                                   */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for FLASH_CTRL  **********************/
#define FLASH_CTRL_MODE_Pos                                 (0)
#define FLASH_CTRL_MODE_Msk                                 (0x7UL << FLASH_CTRL_MODE_Pos)
#define FLASH_CTRL_MODE                                     FLASH_CTRL_MODE_Msk
#define FLASH_CTRL_MODE_0                                   (0x1UL << FLASH_CTRL_MODE_Pos)
#define FLASH_CTRL_MODE_1                                   (0x2UL << FLASH_CTRL_MODE_Pos)
#define FLASH_CTRL_MODE_2                                   (0x4UL << FLASH_CTRL_MODE_Pos)
#define FLASH_CTRL_TMR_Pos                                  (24)
#define FLASH_CTRL_TMR_Msk                                  (0x1UL << FLASH_CTRL_TMR_Pos)
#define FLASH_CTRL_TMR                                      FLASH_CTRL_TMR_Msk
#define FLASH_CTRL_LVE_Pos                                  (27)
#define FLASH_CTRL_LVE_Msk                                  (0x1UL << FLASH_CTRL_LVE_Pos)
#define FLASH_CTRL_LVE                                      FLASH_CTRL_LVE_Msk
#define FLASH_CTRL_ACCWAIT_Pos                              (30)
#define FLASH_CTRL_ACCWAIT_Msk                              (0x3UL << FLASH_CTRL_ACCWAIT_Pos)
#define FLASH_CTRL_ACCWAIT                                  FLASH_CTRL_ACCWAIT_Msk
#define FLASH_CTRL_ACCWAIT_0                                (0x1UL << FLASH_CTRL_ACCWAIT_Pos)
#define FLASH_CTRL_ACCWAIT_1                                (0x2UL << FLASH_CTRL_ACCWAIT_Pos)

/*****************  Bits definition for FLASH_SMW_SET_OPTION  *****************/
#define FLASH_OPT_TERS_Pos                                  (0)
#define FLASH_OPT_TERS_Msk                                  (0x7UL << FLASH_OPT_TERS_Pos)
#define FLASH_OPT_TERS                                      FLASH_OPT_TERS_Msk
#define FLASH_OPT_TERS_0                                    (0x1UL << FLASH_OPT_TERS_Pos)
#define FLASH_OPT_TERS_1                                    (0x2UL << FLASH_OPT_TERS_Pos)
#define FLASH_OPT_TERS_2                                    (0x4UL << FLASH_OPT_TERS_Pos)
#define FLASH_OPT_TPGM_Pos                                  (4)
#define FLASH_OPT_TPGM_Msk                                  (0x3UL << FLASH_OPT_TPGM_Pos)
#define FLASH_OPT_TPGM                                      FLASH_OPT_TPGM_Msk
#define FLASH_OPT_TPGM_0                                    (0x1UL << FLASH_OPT_TPGM_Pos)
#define FLASH_OPT_TPGM_1                                    (0x2UL << FLASH_OPT_TPGM_Pos)
#define FLASH_OPT_MAXERNUM_Pos                              (8)
#define FLASH_OPT_MAXERNUM_Msk                              (0x1ffUL << FLASH_OPT_MAXERNUM_Pos)
#define FLASH_OPT_MAXERNUM                                  FLASH_OPT_MAXERNUM_Msk
#define FLASH_OPT_EXPULSE_Pos                               (20)
#define FLASH_OPT_EXPULSE_Msk                               (0xfUL << FLASH_OPT_EXPULSE_Pos)
#define FLASH_OPT_EXPULSE                                   FLASH_OPT_EXPULSE_Msk
#define FLASH_OPT_EXPULSE_0                                 (0x1UL << FLASH_OPT_EXPULSE_Pos)
#define FLASH_OPT_EXPULSE_1                                 (0x2UL << FLASH_OPT_EXPULSE_Pos)
#define FLASH_OPT_EXPULSE_2                                 (0x4UL << FLASH_OPT_EXPULSE_Pos)
#define FLASH_OPT_EXPULSE_3                                 (0x8UL << FLASH_OPT_EXPULSE_Pos)
#define FLASH_OPT_MAXPRNUM_Pos                              (24)
#define FLASH_OPT_MAXPRNUM_Msk                              (0x1fUL << FLASH_OPT_MAXPRNUM_Pos)
#define FLASH_OPT_MAXPRNUM                                  FLASH_OPT_MAXPRNUM_Msk
#define FLASH_OPT_MAXPRNUM_0                                (0x1UL << FLASH_OPT_MAXPRNUM_Pos)
#define FLASH_OPT_MAXPRNUM_1                                (0x2UL << FLASH_OPT_MAXPRNUM_Pos)
#define FLASH_OPT_MAXPRNUM_2                                (0x4UL << FLASH_OPT_MAXPRNUM_Pos)
#define FLASH_OPT_MAXPRNUM_3                                (0x8UL << FLASH_OPT_MAXPRNUM_Pos)
#define FLASH_OPT_MAXPRNUM_4                                (0x10UL << FLASH_OPT_MAXPRNUM_Pos)
#define FLASH_OPT_MASK_Pos                                  (30)
#define FLASH_OPT_MASK_Msk                                  (0x1UL << FLASH_OPT_MASK_Pos)
#define FLASH_OPT_MASK                                      FLASH_OPT_MASK_Msk
#define FLASH_OPT_PPVRD_Pos                                 (31)
#define FLASH_OPT_PPVRD_Msk                                 (0x1UL << FLASH_OPT_PPVRD_Pos)
#define FLASH_OPT_PPVRD                                     FLASH_OPT_PPVRD_Msk

/*****************  Bits definition for FLASH_SMW_SET_HEMWHV  *****************/
#define FLASH_HEM_HEMWHV_Pos                                (0)
#define FLASH_HEM_HEMWHV_Msk                                (0xffUL << FLASH_HEM_HEMWHV_Pos)
#define FLASH_HEM_HEMWHV                                    FLASH_HEM_HEMWHV_Msk
#define FLASH_HEM_MAXERHEM_Pos                              (8)
#define FLASH_HEM_MAXERHEM_Msk                              (0x1ffUL << FLASH_HEM_MAXERHEM_Pos)
#define FLASH_HEM_MAXERHEM                                  FLASH_HEM_MAXERHEM_Msk
#define FLASH_HEM_WAIT_Pos                                  (20)
#define FLASH_HEM_WAIT_Msk                                  (0x1UL << FLASH_HEM_WAIT_Pos)
#define FLASH_HEM_WAIT                                      FLASH_HEM_WAIT_Msk
#define FLASH_HEM_CTRL_Pos                                  (21)
#define FLASH_HEM_CTRL_Msk                                  (0x1UL << FLASH_HEM_CTRL_Pos)
#define FLASH_HEM_CTRL                                      FLASH_HEM_CTRL_Msk

/*****************  Bits definition for FLASH_SMW_SET_TIMER  ******************/
#define FLASH_TMR_GEN_Pos                                   (0)
#define FLASH_TMR_GEN_Msk                                   (0xffUL << FLASH_TMR_GEN_Pos)
#define FLASH_TMR_GEN                                       FLASH_TMR_GEN_Msk
#define FLASH_TMR_RD_Pos                                    (8)
#define FLASH_TMR_RD_Msk                                    (0x1fUL << FLASH_TMR_RD_Pos)
#define FLASH_TMR_RD                                        FLASH_TMR_RD_Msk
#define FLASH_TMR_RD_0                                      (0x1UL << FLASH_TMR_RD_Pos)
#define FLASH_TMR_RD_1                                      (0x2UL << FLASH_TMR_RD_Pos)
#define FLASH_TMR_RD_2                                      (0x4UL << FLASH_TMR_RD_Pos)
#define FLASH_TMR_RD_3                                      (0x8UL << FLASH_TMR_RD_Pos)
#define FLASH_TMR_RD_4                                      (0x10UL << FLASH_TMR_RD_Pos)

/******************  Bits definition for FLASH_SMW_SET_WHV  *******************/
#define FLASH_WHV_WIPGM_Pos                                 (0)
#define FLASH_WHV_WIPGM_Msk                                 (0x3UL << FLASH_WHV_WIPGM_Pos)
#define FLASH_WHV_WIPGM                                     FLASH_WHV_WIPGM_Msk
#define FLASH_WHV_WIPGM_0                                   (0x1UL << FLASH_WHV_WIPGM_Pos)
#define FLASH_WHV_WIPGM_1                                   (0x2UL << FLASH_WHV_WIPGM_Pos)
#define FLASH_WHV_WMV_Pos                                   (4)
#define FLASH_WHV_WMV_Msk                                   (0x7UL << FLASH_WHV_WMV_Pos)
#define FLASH_WHV_WMV                                       FLASH_WHV_WMV_Msk
#define FLASH_WHV_WMV_0                                     (0x1UL << FLASH_WHV_WMV_Pos)
#define FLASH_WHV_WMV_1                                     (0x2UL << FLASH_WHV_WMV_Pos)
#define FLASH_WHV_WMV_2                                     (0x4UL << FLASH_WHV_WMV_Pos)
#define FLASH_WHV_WHV_Pos                                   (8)
#define FLASH_WHV_WHV_Msk                                   (0xfUL << FLASH_WHV_WHV_Pos)
#define FLASH_WHV_WHV                                       FLASH_WHV_WHV_Msk
#define FLASH_WHV_WHV_0                                     (0x1UL << FLASH_WHV_WHV_Pos)
#define FLASH_WHV_WHV_1                                     (0x2UL << FLASH_WHV_WHV_Pos)
#define FLASH_WHV_WHV_2                                     (0x4UL << FLASH_WHV_WHV_Pos)
#define FLASH_WHV_WHV_3                                     (0x8UL << FLASH_WHV_WHV_Pos)

/******************************************************************************/
/*                                                                            */
/*                                    GPIO                                    */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for GPIO_DR  ************************/
#define GPIO_DR_B_Pos                                       (0)
#define GPIO_DR_B_Msk                                       (0xffffffffUL << GPIO_DR_B_Pos)
#define GPIO_DR_B                                           GPIO_DR_B_Msk
#define GPIO_DR_B_0                                         (0x1UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_1                                         (0x2UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_2                                         (0x4UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_3                                         (0x8UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_4                                         (0x10UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_5                                         (0x20UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_6                                         (0x40UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_7                                         (0x80UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_8                                         (0x100UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_9                                         (0x200UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_10                                        (0x400UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_11                                        (0x800UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_12                                        (0x1000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_13                                        (0x2000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_14                                        (0x4000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_15                                        (0x8000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_16                                        (0x10000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_17                                        (0x20000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_18                                        (0x40000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_19                                        (0x80000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_20                                        (0x100000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_21                                        (0x200000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_22                                        (0x400000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_23                                        (0x800000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_24                                        (0x1000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_25                                        (0x2000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_26                                        (0x4000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_27                                        (0x8000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_28                                        (0x10000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_29                                        (0x20000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_30                                        (0x40000000UL << GPIO_DR_B_Pos)
#define GPIO_DR_B_31                                        (0x80000000UL << GPIO_DR_B_Pos)

/***********************  Bits definition for GPIO_DDR  ***********************/
#define GPIO_DDR_B_Pos                                      (0)
#define GPIO_DDR_B_Msk                                      (0xffffffffUL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B                                          GPIO_DDR_B_Msk
#define GPIO_DDR_B_0                                        (0x1UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_1                                        (0x2UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_2                                        (0x4UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_3                                        (0x8UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_4                                        (0x10UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_5                                        (0x20UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_6                                        (0x40UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_7                                        (0x80UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_8                                        (0x100UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_9                                        (0x200UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_10                                       (0x400UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_11                                       (0x800UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_12                                       (0x1000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_13                                       (0x2000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_14                                       (0x4000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_15                                       (0x8000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_16                                       (0x10000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_17                                       (0x20000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_18                                       (0x40000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_19                                       (0x80000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_20                                       (0x100000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_21                                       (0x200000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_22                                       (0x400000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_23                                       (0x800000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_24                                       (0x1000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_25                                       (0x2000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_26                                       (0x4000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_27                                       (0x8000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_28                                       (0x10000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_29                                       (0x20000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_30                                       (0x40000000UL << GPIO_DDR_B_Pos)
#define GPIO_DDR_B_31                                       (0x80000000UL << GPIO_DDR_B_Pos)

/***********************  Bits definition for GPIO_CTL  ***********************/
#define GPIO_CTL_B_Pos                                      (0)
#define GPIO_CTL_B_Msk                                      (0xffffffffUL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B                                          GPIO_CTL_B_Msk
#define GPIO_CTL_B_0                                        (0x1UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_1                                        (0x2UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_2                                        (0x4UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_3                                        (0x8UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_4                                        (0x10UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_5                                        (0x20UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_6                                        (0x40UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_7                                        (0x80UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_8                                        (0x100UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_9                                        (0x200UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_10                                       (0x400UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_11                                       (0x800UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_12                                       (0x1000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_13                                       (0x2000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_14                                       (0x4000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_15                                       (0x8000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_16                                       (0x10000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_17                                       (0x20000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_18                                       (0x40000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_19                                       (0x80000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_20                                       (0x100000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_21                                       (0x200000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_22                                       (0x400000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_23                                       (0x800000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_24                                       (0x1000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_25                                       (0x2000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_26                                       (0x4000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_27                                       (0x8000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_28                                       (0x10000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_29                                       (0x20000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_30                                       (0x40000000UL << GPIO_CTL_B_Pos)
#define GPIO_CTL_B_31                                       (0x80000000UL << GPIO_CTL_B_Pos)

/******************************************************************************/
/*                                                                            */
/*                                  GPIO_AUX                                  */
/*                                                                            */
/******************************************************************************/

/*********************  Bits definition for GPIO_AUX_DRA  *********************/
#define GPIO_AUX_DRA_B_Pos                                  (0)
#define GPIO_AUX_DRA_B_Msk                                  (0xffffffffUL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B                                      GPIO_AUX_DRA_B_Msk
#define GPIO_AUX_DRA_B_0                                    (0x1UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_1                                    (0x2UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_2                                    (0x4UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_3                                    (0x8UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_4                                    (0x10UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_5                                    (0x20UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_6                                    (0x40UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_7                                    (0x80UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_8                                    (0x100UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_9                                    (0x200UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_10                                   (0x400UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_11                                   (0x800UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_12                                   (0x1000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_13                                   (0x2000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_14                                   (0x4000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_15                                   (0x8000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_16                                   (0x10000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_17                                   (0x20000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_18                                   (0x40000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_19                                   (0x80000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_20                                   (0x100000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_21                                   (0x200000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_22                                   (0x400000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_23                                   (0x800000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_24                                   (0x1000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_25                                   (0x2000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_26                                   (0x4000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_27                                   (0x8000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_28                                   (0x10000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_29                                   (0x20000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_30                                   (0x40000000UL << GPIO_AUX_DRA_B_Pos)
#define GPIO_AUX_DRA_B_31                                   (0x80000000UL << GPIO_AUX_DRA_B_Pos)

/********************  Bits definition for GPIO_AUX_DDRA  *********************/
#define GPIO_AUX_DDRA_B_Pos                                 (0)
#define GPIO_AUX_DDRA_B_Msk                                 (0xffffffffUL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B                                     GPIO_AUX_DDRA_B_Msk
#define GPIO_AUX_DDRA_B_0                                   (0x1UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_1                                   (0x2UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_2                                   (0x4UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_3                                   (0x8UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_4                                   (0x10UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_5                                   (0x20UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_6                                   (0x40UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_7                                   (0x80UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_8                                   (0x100UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_9                                   (0x200UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_10                                  (0x400UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_11                                  (0x800UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_12                                  (0x1000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_13                                  (0x2000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_14                                  (0x4000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_15                                  (0x8000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_16                                  (0x10000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_17                                  (0x20000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_18                                  (0x40000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_19                                  (0x80000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_20                                  (0x100000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_21                                  (0x200000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_22                                  (0x400000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_23                                  (0x800000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_24                                  (0x1000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_25                                  (0x2000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_26                                  (0x4000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_27                                  (0x8000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_28                                  (0x10000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_29                                  (0x20000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_30                                  (0x40000000UL << GPIO_AUX_DDRA_B_Pos)
#define GPIO_AUX_DDRA_B_31                                  (0x80000000UL << GPIO_AUX_DDRA_B_Pos)

/********************  Bits definition for GPIO_AUX_CTLA  *********************/
#define GPIO_AUX_CTLA_B_Pos                                 (0)
#define GPIO_AUX_CTLA_B_Msk                                 (0xffffffffUL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B                                     GPIO_AUX_CTLA_B_Msk
#define GPIO_AUX_CTLA_B_0                                   (0x1UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_1                                   (0x2UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_2                                   (0x4UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_3                                   (0x8UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_4                                   (0x10UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_5                                   (0x20UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_6                                   (0x40UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_7                                   (0x80UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_8                                   (0x100UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_9                                   (0x200UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_10                                  (0x400UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_11                                  (0x800UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_12                                  (0x1000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_13                                  (0x2000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_14                                  (0x4000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_15                                  (0x8000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_16                                  (0x10000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_17                                  (0x20000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_18                                  (0x40000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_19                                  (0x80000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_20                                  (0x100000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_21                                  (0x200000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_22                                  (0x400000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_23                                  (0x800000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_24                                  (0x1000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_25                                  (0x2000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_26                                  (0x4000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_27                                  (0x8000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_28                                  (0x10000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_29                                  (0x20000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_30                                  (0x40000000UL << GPIO_AUX_CTLA_B_Pos)
#define GPIO_AUX_CTLA_B_31                                  (0x80000000UL << GPIO_AUX_CTLA_B_Pos)

/*********************  Bits definition for GPIO_AUX_DRB  *********************/
#define GPIO_AUX_DRB_B_Pos                                  (0)
#define GPIO_AUX_DRB_B_Msk                                  (0xffffffffUL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B                                      GPIO_AUX_DRB_B_Msk
#define GPIO_AUX_DRB_B_0                                    (0x1UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_1                                    (0x2UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_2                                    (0x4UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_3                                    (0x8UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_4                                    (0x10UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_5                                    (0x20UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_6                                    (0x40UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_7                                    (0x80UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_8                                    (0x100UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_9                                    (0x200UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_10                                   (0x400UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_11                                   (0x800UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_12                                   (0x1000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_13                                   (0x2000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_14                                   (0x4000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_15                                   (0x8000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_16                                   (0x10000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_17                                   (0x20000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_18                                   (0x40000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_19                                   (0x80000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_20                                   (0x100000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_21                                   (0x200000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_22                                   (0x400000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_23                                   (0x800000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_24                                   (0x1000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_25                                   (0x2000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_26                                   (0x4000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_27                                   (0x8000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_28                                   (0x10000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_29                                   (0x20000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_30                                   (0x40000000UL << GPIO_AUX_DRB_B_Pos)
#define GPIO_AUX_DRB_B_31                                   (0x80000000UL << GPIO_AUX_DRB_B_Pos)

/********************  Bits definition for GPIO_AUX_DDRB  *********************/
#define GPIO_AUX_DDRB_B_Pos                                 (0)
#define GPIO_AUX_DDRB_B_Msk                                 (0xffffffffUL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B                                     GPIO_AUX_DDRB_B_Msk
#define GPIO_AUX_DDRB_B_0                                   (0x1UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_1                                   (0x2UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_2                                   (0x4UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_3                                   (0x8UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_4                                   (0x10UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_5                                   (0x20UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_6                                   (0x40UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_7                                   (0x80UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_8                                   (0x100UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_9                                   (0x200UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_10                                  (0x400UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_11                                  (0x800UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_12                                  (0x1000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_13                                  (0x2000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_14                                  (0x4000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_15                                  (0x8000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_16                                  (0x10000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_17                                  (0x20000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_18                                  (0x40000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_19                                  (0x80000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_20                                  (0x100000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_21                                  (0x200000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_22                                  (0x400000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_23                                  (0x800000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_24                                  (0x1000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_25                                  (0x2000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_26                                  (0x4000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_27                                  (0x8000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_28                                  (0x10000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_29                                  (0x20000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_30                                  (0x40000000UL << GPIO_AUX_DDRB_B_Pos)
#define GPIO_AUX_DDRB_B_31                                  (0x80000000UL << GPIO_AUX_DDRB_B_Pos)

/********************  Bits definition for GPIO_AUX_CTLB  *********************/
#define GPIO_AUX_CTLB_B_Pos                                 (0)
#define GPIO_AUX_CTLB_B_Msk                                 (0xffffffffUL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B                                     GPIO_AUX_CTLB_B_Msk
#define GPIO_AUX_CTLB_B_0                                   (0x1UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_1                                   (0x2UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_2                                   (0x4UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_3                                   (0x8UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_4                                   (0x10UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_5                                   (0x20UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_6                                   (0x40UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_7                                   (0x80UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_8                                   (0x100UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_9                                   (0x200UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_10                                  (0x400UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_11                                  (0x800UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_12                                  (0x1000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_13                                  (0x2000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_14                                  (0x4000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_15                                  (0x8000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_16                                  (0x10000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_17                                  (0x20000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_18                                  (0x40000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_19                                  (0x80000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_20                                  (0x100000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_21                                  (0x200000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_22                                  (0x400000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_23                                  (0x800000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_24                                  (0x1000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_25                                  (0x2000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_26                                  (0x4000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_27                                  (0x8000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_28                                  (0x10000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_29                                  (0x20000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_30                                  (0x40000000UL << GPIO_AUX_CTLB_B_Pos)
#define GPIO_AUX_CTLB_B_31                                  (0x80000000UL << GPIO_AUX_CTLB_B_Pos)

/*********************  Bits definition for GPIO_AUX_DRC  *********************/
#define GPIO_AUX_DRC_B_Pos                                  (0)
#define GPIO_AUX_DRC_B_Msk                                  (0xffffffffUL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B                                      GPIO_AUX_DRC_B_Msk
#define GPIO_AUX_DRC_B_0                                    (0x1UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_1                                    (0x2UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_2                                    (0x4UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_3                                    (0x8UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_4                                    (0x10UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_5                                    (0x20UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_6                                    (0x40UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_7                                    (0x80UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_8                                    (0x100UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_9                                    (0x200UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_10                                   (0x400UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_11                                   (0x800UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_12                                   (0x1000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_13                                   (0x2000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_14                                   (0x4000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_15                                   (0x8000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_16                                   (0x10000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_17                                   (0x20000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_18                                   (0x40000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_19                                   (0x80000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_20                                   (0x100000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_21                                   (0x200000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_22                                   (0x400000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_23                                   (0x800000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_24                                   (0x1000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_25                                   (0x2000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_26                                   (0x4000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_27                                   (0x8000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_28                                   (0x10000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_29                                   (0x20000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_30                                   (0x40000000UL << GPIO_AUX_DRC_B_Pos)
#define GPIO_AUX_DRC_B_31                                   (0x80000000UL << GPIO_AUX_DRC_B_Pos)

/********************  Bits definition for GPIO_AUX_DDRC  *********************/
#define GPIO_AUX_DDRC_B_Pos                                 (0)
#define GPIO_AUX_DDRC_B_Msk                                 (0xffffffffUL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B                                     GPIO_AUX_DDRC_B_Msk
#define GPIO_AUX_DDRC_B_0                                   (0x1UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_1                                   (0x2UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_2                                   (0x4UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_3                                   (0x8UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_4                                   (0x10UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_5                                   (0x20UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_6                                   (0x40UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_7                                   (0x80UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_8                                   (0x100UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_9                                   (0x200UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_10                                  (0x400UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_11                                  (0x800UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_12                                  (0x1000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_13                                  (0x2000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_14                                  (0x4000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_15                                  (0x8000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_16                                  (0x10000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_17                                  (0x20000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_18                                  (0x40000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_19                                  (0x80000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_20                                  (0x100000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_21                                  (0x200000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_22                                  (0x400000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_23                                  (0x800000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_24                                  (0x1000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_25                                  (0x2000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_26                                  (0x4000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_27                                  (0x8000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_28                                  (0x10000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_29                                  (0x20000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_30                                  (0x40000000UL << GPIO_AUX_DDRC_B_Pos)
#define GPIO_AUX_DDRC_B_31                                  (0x80000000UL << GPIO_AUX_DDRC_B_Pos)

/********************  Bits definition for GPIO_AUX_CTLC  *********************/
#define GPIO_AUX_CTLC_B_Pos                                 (0)
#define GPIO_AUX_CTLC_B_Msk                                 (0xffffffffUL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B                                     GPIO_AUX_CTLC_B_Msk
#define GPIO_AUX_CTLC_B_0                                   (0x1UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_1                                   (0x2UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_2                                   (0x4UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_3                                   (0x8UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_4                                   (0x10UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_5                                   (0x20UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_6                                   (0x40UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_7                                   (0x80UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_8                                   (0x100UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_9                                   (0x200UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_10                                  (0x400UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_11                                  (0x800UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_12                                  (0x1000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_13                                  (0x2000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_14                                  (0x4000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_15                                  (0x8000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_16                                  (0x10000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_17                                  (0x20000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_18                                  (0x40000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_19                                  (0x80000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_20                                  (0x100000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_21                                  (0x200000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_22                                  (0x400000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_23                                  (0x800000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_24                                  (0x1000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_25                                  (0x2000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_26                                  (0x4000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_27                                  (0x8000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_28                                  (0x10000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_29                                  (0x20000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_30                                  (0x40000000UL << GPIO_AUX_CTLC_B_Pos)
#define GPIO_AUX_CTLC_B_31                                  (0x80000000UL << GPIO_AUX_CTLC_B_Pos)

/*********************  Bits definition for GPIO_AUX_DRD  *********************/
#define GPIO_AUX_DRD_B_Pos                                  (0)
#define GPIO_AUX_DRD_B_Msk                                  (0xffffffffUL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B                                      GPIO_AUX_DRD_B_Msk
#define GPIO_AUX_DRD_B_0                                    (0x1UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_1                                    (0x2UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_2                                    (0x4UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_3                                    (0x8UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_4                                    (0x10UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_5                                    (0x20UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_6                                    (0x40UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_7                                    (0x80UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_8                                    (0x100UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_9                                    (0x200UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_10                                   (0x400UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_11                                   (0x800UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_12                                   (0x1000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_13                                   (0x2000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_14                                   (0x4000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_15                                   (0x8000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_16                                   (0x10000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_17                                   (0x20000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_18                                   (0x40000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_19                                   (0x80000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_20                                   (0x100000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_21                                   (0x200000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_22                                   (0x400000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_23                                   (0x800000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_24                                   (0x1000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_25                                   (0x2000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_26                                   (0x4000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_27                                   (0x8000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_28                                   (0x10000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_29                                   (0x20000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_30                                   (0x40000000UL << GPIO_AUX_DRD_B_Pos)
#define GPIO_AUX_DRD_B_31                                   (0x80000000UL << GPIO_AUX_DRD_B_Pos)

/********************  Bits definition for GPIO_AUX_DDRD  *********************/
#define GPIO_AUX_DDRD_B_Pos                                 (0)
#define GPIO_AUX_DDRD_B_Msk                                 (0xffffffffUL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B                                     GPIO_AUX_DDRD_B_Msk
#define GPIO_AUX_DDRD_B_0                                   (0x1UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_1                                   (0x2UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_2                                   (0x4UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_3                                   (0x8UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_4                                   (0x10UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_5                                   (0x20UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_6                                   (0x40UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_7                                   (0x80UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_8                                   (0x100UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_9                                   (0x200UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_10                                  (0x400UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_11                                  (0x800UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_12                                  (0x1000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_13                                  (0x2000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_14                                  (0x4000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_15                                  (0x8000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_16                                  (0x10000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_17                                  (0x20000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_18                                  (0x40000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_19                                  (0x80000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_20                                  (0x100000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_21                                  (0x200000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_22                                  (0x400000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_23                                  (0x800000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_24                                  (0x1000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_25                                  (0x2000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_26                                  (0x4000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_27                                  (0x8000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_28                                  (0x10000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_29                                  (0x20000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_30                                  (0x40000000UL << GPIO_AUX_DDRD_B_Pos)
#define GPIO_AUX_DDRD_B_31                                  (0x80000000UL << GPIO_AUX_DDRD_B_Pos)

/********************  Bits definition for GPIO_AUX_CTLD  *********************/
#define GPIO_AUX_CTLD_B_Pos                                 (0)
#define GPIO_AUX_CTLD_B_Msk                                 (0xffffffffUL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B                                     GPIO_AUX_CTLD_B_Msk
#define GPIO_AUX_CTLD_B_0                                   (0x1UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_1                                   (0x2UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_2                                   (0x4UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_3                                   (0x8UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_4                                   (0x10UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_5                                   (0x20UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_6                                   (0x40UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_7                                   (0x80UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_8                                   (0x100UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_9                                   (0x200UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_10                                  (0x400UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_11                                  (0x800UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_12                                  (0x1000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_13                                  (0x2000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_14                                  (0x4000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_15                                  (0x8000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_16                                  (0x10000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_17                                  (0x20000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_18                                  (0x40000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_19                                  (0x80000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_20                                  (0x100000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_21                                  (0x200000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_22                                  (0x400000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_23                                  (0x800000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_24                                  (0x1000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_25                                  (0x2000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_26                                  (0x4000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_27                                  (0x8000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_28                                  (0x10000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_29                                  (0x20000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_30                                  (0x40000000UL << GPIO_AUX_CTLD_B_Pos)
#define GPIO_AUX_CTLD_B_31                                  (0x80000000UL << GPIO_AUX_CTLD_B_Pos)

/********************  Bits definition for GPIO_AUX_INTEN  ********************/
#define GPIO_AUX_INTEN_B_Pos                                (0)
#define GPIO_AUX_INTEN_B_Msk                                (0xffffffffUL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B                                    GPIO_AUX_INTEN_B_Msk
#define GPIO_AUX_INTEN_B_0                                  (0x1UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_1                                  (0x2UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_2                                  (0x4UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_3                                  (0x8UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_4                                  (0x10UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_5                                  (0x20UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_6                                  (0x40UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_7                                  (0x80UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_8                                  (0x100UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_9                                  (0x200UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_10                                 (0x400UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_11                                 (0x800UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_12                                 (0x1000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_13                                 (0x2000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_14                                 (0x4000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_15                                 (0x8000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_16                                 (0x10000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_17                                 (0x20000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_18                                 (0x40000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_19                                 (0x80000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_20                                 (0x100000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_21                                 (0x200000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_22                                 (0x400000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_23                                 (0x800000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_24                                 (0x1000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_25                                 (0x2000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_26                                 (0x4000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_27                                 (0x8000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_28                                 (0x10000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_29                                 (0x20000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_30                                 (0x40000000UL << GPIO_AUX_INTEN_B_Pos)
#define GPIO_AUX_INTEN_B_31                                 (0x80000000UL << GPIO_AUX_INTEN_B_Pos)

/*******************  Bits definition for GPIO_AUX_INTMSK  ********************/
#define GPIO_AUX_INTMSK_B_Pos                               (0)
#define GPIO_AUX_INTMSK_B_Msk                               (0xffffffffUL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B                                   GPIO_AUX_INTMSK_B_Msk
#define GPIO_AUX_INTMSK_B_0                                 (0x1UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_1                                 (0x2UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_2                                 (0x4UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_3                                 (0x8UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_4                                 (0x10UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_5                                 (0x20UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_6                                 (0x40UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_7                                 (0x80UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_8                                 (0x100UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_9                                 (0x200UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_10                                (0x400UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_11                                (0x800UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_12                                (0x1000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_13                                (0x2000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_14                                (0x4000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_15                                (0x8000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_16                                (0x10000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_17                                (0x20000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_18                                (0x40000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_19                                (0x80000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_20                                (0x100000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_21                                (0x200000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_22                                (0x400000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_23                                (0x800000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_24                                (0x1000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_25                                (0x2000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_26                                (0x4000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_27                                (0x8000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_28                                (0x10000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_29                                (0x20000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_30                                (0x40000000UL << GPIO_AUX_INTMSK_B_Pos)
#define GPIO_AUX_INTMSK_B_31                                (0x80000000UL << GPIO_AUX_INTMSK_B_Pos)

/*******************  Bits definition for GPIO_AUX_INTLVL  ********************/
#define GPIO_AUX_INTLVL_B_Pos                               (0)
#define GPIO_AUX_INTLVL_B_Msk                               (0xffffffffUL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B                                   GPIO_AUX_INTLVL_B_Msk
#define GPIO_AUX_INTLVL_B_0                                 (0x1UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_1                                 (0x2UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_2                                 (0x4UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_3                                 (0x8UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_4                                 (0x10UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_5                                 (0x20UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_6                                 (0x40UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_7                                 (0x80UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_8                                 (0x100UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_9                                 (0x200UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_10                                (0x400UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_11                                (0x800UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_12                                (0x1000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_13                                (0x2000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_14                                (0x4000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_15                                (0x8000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_16                                (0x10000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_17                                (0x20000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_18                                (0x40000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_19                                (0x80000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_20                                (0x100000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_21                                (0x200000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_22                                (0x400000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_23                                (0x800000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_24                                (0x1000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_25                                (0x2000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_26                                (0x4000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_27                                (0x8000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_28                                (0x10000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_29                                (0x20000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_30                                (0x40000000UL << GPIO_AUX_INTLVL_B_Pos)
#define GPIO_AUX_INTLVL_B_31                                (0x80000000UL << GPIO_AUX_INTLVL_B_Pos)

/*******************  Bits definition for GPIO_AUX_INTPOL  ********************/
#define GPIO_AUX_INTPOL_B_Pos                               (0)
#define GPIO_AUX_INTPOL_B_Msk                               (0xffffffffUL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B                                   GPIO_AUX_INTPOL_B_Msk
#define GPIO_AUX_INTPOL_B_0                                 (0x1UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_1                                 (0x2UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_2                                 (0x4UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_3                                 (0x8UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_4                                 (0x10UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_5                                 (0x20UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_6                                 (0x40UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_7                                 (0x80UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_8                                 (0x100UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_9                                 (0x200UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_10                                (0x400UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_11                                (0x800UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_12                                (0x1000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_13                                (0x2000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_14                                (0x4000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_15                                (0x8000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_16                                (0x10000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_17                                (0x20000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_18                                (0x40000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_19                                (0x80000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_20                                (0x100000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_21                                (0x200000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_22                                (0x400000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_23                                (0x800000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_24                                (0x1000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_25                                (0x2000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_26                                (0x4000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_27                                (0x8000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_28                                (0x10000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_29                                (0x20000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_30                                (0x40000000UL << GPIO_AUX_INTPOL_B_Pos)
#define GPIO_AUX_INTPOL_B_31                                (0x80000000UL << GPIO_AUX_INTPOL_B_Pos)

/*******************  Bits definition for GPIO_AUX_INTSTA  ********************/
#define GPIO_AUX_INTSTA_B_Pos                               (0)
#define GPIO_AUX_INTSTA_B_Msk                               (0xffffffffUL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B                                   GPIO_AUX_INTSTA_B_Msk
#define GPIO_AUX_INTSTA_B_0                                 (0x1UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_1                                 (0x2UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_2                                 (0x4UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_3                                 (0x8UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_4                                 (0x10UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_5                                 (0x20UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_6                                 (0x40UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_7                                 (0x80UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_8                                 (0x100UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_9                                 (0x200UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_10                                (0x400UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_11                                (0x800UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_12                                (0x1000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_13                                (0x2000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_14                                (0x4000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_15                                (0x8000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_16                                (0x10000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_17                                (0x20000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_18                                (0x40000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_19                                (0x80000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_20                                (0x100000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_21                                (0x200000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_22                                (0x400000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_23                                (0x800000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_24                                (0x1000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_25                                (0x2000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_26                                (0x4000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_27                                (0x8000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_28                                (0x10000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_29                                (0x20000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_30                                (0x40000000UL << GPIO_AUX_INTSTA_B_Pos)
#define GPIO_AUX_INTSTA_B_31                                (0x80000000UL << GPIO_AUX_INTSTA_B_Pos)

/******************  Bits definition for GPIO_AUX_INTRAWSTA  ******************/
#define GPIO_AUX_INTRAWSTA_B_Pos                            (0)
#define GPIO_AUX_INTRAWSTA_B_Msk                            (0xffffffffUL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B                                GPIO_AUX_INTRAWSTA_B_Msk
#define GPIO_AUX_INTRAWSTA_B_0                              (0x1UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_1                              (0x2UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_2                              (0x4UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_3                              (0x8UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_4                              (0x10UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_5                              (0x20UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_6                              (0x40UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_7                              (0x80UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_8                              (0x100UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_9                              (0x200UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_10                             (0x400UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_11                             (0x800UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_12                             (0x1000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_13                             (0x2000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_14                             (0x4000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_15                             (0x8000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_16                             (0x10000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_17                             (0x20000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_18                             (0x40000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_19                             (0x80000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_20                             (0x100000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_21                             (0x200000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_22                             (0x400000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_23                             (0x800000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_24                             (0x1000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_25                             (0x2000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_26                             (0x4000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_27                             (0x8000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_28                             (0x10000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_29                             (0x20000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_30                             (0x40000000UL << GPIO_AUX_INTRAWSTA_B_Pos)
#define GPIO_AUX_INTRAWSTA_B_31                             (0x80000000UL << GPIO_AUX_INTRAWSTA_B_Pos)

/********************  Bits definition for GPIO_AUX_DEBOU  ********************/
#define GPIO_AUX_DEBOU_B_Pos                                (0)
#define GPIO_AUX_DEBOU_B_Msk                                (0xffffffffUL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B                                    GPIO_AUX_DEBOU_B_Msk
#define GPIO_AUX_DEBOU_B_0                                  (0x1UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_1                                  (0x2UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_2                                  (0x4UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_3                                  (0x8UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_4                                  (0x10UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_5                                  (0x20UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_6                                  (0x40UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_7                                  (0x80UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_8                                  (0x100UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_9                                  (0x200UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_10                                 (0x400UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_11                                 (0x800UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_12                                 (0x1000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_13                                 (0x2000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_14                                 (0x4000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_15                                 (0x8000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_16                                 (0x10000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_17                                 (0x20000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_18                                 (0x40000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_19                                 (0x80000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_20                                 (0x100000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_21                                 (0x200000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_22                                 (0x400000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_23                                 (0x800000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_24                                 (0x1000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_25                                 (0x2000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_26                                 (0x4000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_27                                 (0x8000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_28                                 (0x10000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_29                                 (0x20000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_30                                 (0x40000000UL << GPIO_AUX_DEBOU_B_Pos)
#define GPIO_AUX_DEBOU_B_31                                 (0x80000000UL << GPIO_AUX_DEBOU_B_Pos)

/********************  Bits definition for GPIO_AUX_EOIA  *********************/
#define GPIO_AUX_EOIA_B_Pos                                 (0)
#define GPIO_AUX_EOIA_B_Msk                                 (0xffffffffUL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B                                     GPIO_AUX_EOIA_B_Msk
#define GPIO_AUX_EOIA_B_0                                   (0x1UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_1                                   (0x2UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_2                                   (0x4UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_3                                   (0x8UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_4                                   (0x10UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_5                                   (0x20UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_6                                   (0x40UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_7                                   (0x80UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_8                                   (0x100UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_9                                   (0x200UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_10                                  (0x400UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_11                                  (0x800UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_12                                  (0x1000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_13                                  (0x2000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_14                                  (0x4000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_15                                  (0x8000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_16                                  (0x10000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_17                                  (0x20000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_18                                  (0x40000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_19                                  (0x80000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_20                                  (0x100000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_21                                  (0x200000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_22                                  (0x400000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_23                                  (0x800000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_24                                  (0x1000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_25                                  (0x2000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_26                                  (0x4000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_27                                  (0x8000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_28                                  (0x10000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_29                                  (0x20000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_30                                  (0x40000000UL << GPIO_AUX_EOIA_B_Pos)
#define GPIO_AUX_EOIA_B_31                                  (0x80000000UL << GPIO_AUX_EOIA_B_Pos)

/********************  Bits definition for GPIO_AUX_EXTA  *********************/
#define GPIO_AUX_EXTA_B_Pos                                 (0)
#define GPIO_AUX_EXTA_B_Msk                                 (0xffffffffUL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B                                     GPIO_AUX_EXTA_B_Msk
#define GPIO_AUX_EXTA_B_0                                   (0x1UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_1                                   (0x2UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_2                                   (0x4UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_3                                   (0x8UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_4                                   (0x10UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_5                                   (0x20UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_6                                   (0x40UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_7                                   (0x80UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_8                                   (0x100UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_9                                   (0x200UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_10                                  (0x400UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_11                                  (0x800UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_12                                  (0x1000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_13                                  (0x2000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_14                                  (0x4000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_15                                  (0x8000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_16                                  (0x10000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_17                                  (0x20000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_18                                  (0x40000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_19                                  (0x80000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_20                                  (0x100000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_21                                  (0x200000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_22                                  (0x400000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_23                                  (0x800000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_24                                  (0x1000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_25                                  (0x2000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_26                                  (0x4000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_27                                  (0x8000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_28                                  (0x10000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_29                                  (0x20000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_30                                  (0x40000000UL << GPIO_AUX_EXTA_B_Pos)
#define GPIO_AUX_EXTA_B_31                                  (0x80000000UL << GPIO_AUX_EXTA_B_Pos)

/********************  Bits definition for GPIO_AUX_EXTB  *********************/
#define GPIO_AUX_EXTB_B_Pos                                 (0)
#define GPIO_AUX_EXTB_B_Msk                                 (0xffffffffUL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B                                     GPIO_AUX_EXTB_B_Msk
#define GPIO_AUX_EXTB_B_0                                   (0x1UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_1                                   (0x2UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_2                                   (0x4UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_3                                   (0x8UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_4                                   (0x10UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_5                                   (0x20UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_6                                   (0x40UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_7                                   (0x80UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_8                                   (0x100UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_9                                   (0x200UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_10                                  (0x400UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_11                                  (0x800UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_12                                  (0x1000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_13                                  (0x2000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_14                                  (0x4000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_15                                  (0x8000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_16                                  (0x10000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_17                                  (0x20000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_18                                  (0x40000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_19                                  (0x80000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_20                                  (0x100000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_21                                  (0x200000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_22                                  (0x400000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_23                                  (0x800000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_24                                  (0x1000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_25                                  (0x2000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_26                                  (0x4000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_27                                  (0x8000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_28                                  (0x10000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_29                                  (0x20000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_30                                  (0x40000000UL << GPIO_AUX_EXTB_B_Pos)
#define GPIO_AUX_EXTB_B_31                                  (0x80000000UL << GPIO_AUX_EXTB_B_Pos)

/********************  Bits definition for GPIO_AUX_EXTC  *********************/
#define GPIO_AUX_EXTC_B_Pos                                 (0)
#define GPIO_AUX_EXTC_B_Msk                                 (0xffffffffUL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B                                     GPIO_AUX_EXTC_B_Msk
#define GPIO_AUX_EXTC_B_0                                   (0x1UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_1                                   (0x2UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_2                                   (0x4UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_3                                   (0x8UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_4                                   (0x10UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_5                                   (0x20UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_6                                   (0x40UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_7                                   (0x80UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_8                                   (0x100UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_9                                   (0x200UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_10                                  (0x400UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_11                                  (0x800UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_12                                  (0x1000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_13                                  (0x2000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_14                                  (0x4000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_15                                  (0x8000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_16                                  (0x10000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_17                                  (0x20000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_18                                  (0x40000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_19                                  (0x80000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_20                                  (0x100000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_21                                  (0x200000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_22                                  (0x400000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_23                                  (0x800000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_24                                  (0x1000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_25                                  (0x2000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_26                                  (0x4000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_27                                  (0x8000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_28                                  (0x10000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_29                                  (0x20000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_30                                  (0x40000000UL << GPIO_AUX_EXTC_B_Pos)
#define GPIO_AUX_EXTC_B_31                                  (0x80000000UL << GPIO_AUX_EXTC_B_Pos)

/********************  Bits definition for GPIO_AUX_EXTD  *********************/
#define GPIO_AUX_EXTD_B_Pos                                 (0)
#define GPIO_AUX_EXTD_B_Msk                                 (0xffffffffUL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B                                     GPIO_AUX_EXTD_B_Msk
#define GPIO_AUX_EXTD_B_0                                   (0x1UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_1                                   (0x2UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_2                                   (0x4UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_3                                   (0x8UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_4                                   (0x10UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_5                                   (0x20UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_6                                   (0x40UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_7                                   (0x80UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_8                                   (0x100UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_9                                   (0x200UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_10                                  (0x400UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_11                                  (0x800UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_12                                  (0x1000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_13                                  (0x2000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_14                                  (0x4000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_15                                  (0x8000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_16                                  (0x10000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_17                                  (0x20000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_18                                  (0x40000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_19                                  (0x80000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_20                                  (0x100000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_21                                  (0x200000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_22                                  (0x400000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_23                                  (0x800000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_24                                  (0x1000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_25                                  (0x2000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_26                                  (0x4000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_27                                  (0x8000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_28                                  (0x10000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_29                                  (0x20000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_30                                  (0x40000000UL << GPIO_AUX_EXTD_B_Pos)
#define GPIO_AUX_EXTD_B_31                                  (0x80000000UL << GPIO_AUX_EXTD_B_Pos)

/*******************  Bits definition for GPIO_AUX_LSSYNC  ********************/
#define GPIO_AUX_LSSYNC_SYNC_Pos                            (0)
#define GPIO_AUX_LSSYNC_SYNC_Msk                            (0x1UL << GPIO_AUX_LSSYNC_SYNC_Pos)
#define GPIO_AUX_LSSYNC_SYNC                                GPIO_AUX_LSSYNC_SYNC_Msk

/******************************************************************************/
/*                                                                            */
/*                                    I2C                                     */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for I2C_CON  ************************/
#define I2C_CON_MMOD_Pos                                    (0)
#define I2C_CON_MMOD_Msk                                    (0x1UL << I2C_CON_MMOD_Pos)
#define I2C_CON_MMOD                                        I2C_CON_MMOD_Msk
#define I2C_CON_SPEED_Pos                                   (1)
#define I2C_CON_SPEED_Msk                                   (0x3UL << I2C_CON_SPEED_Pos)
#define I2C_CON_SPEED                                       I2C_CON_SPEED_Msk
#define I2C_CON_SPEED_0                                     (0x1UL << I2C_CON_SPEED_Pos)
#define I2C_CON_SPEED_1                                     (0x2UL << I2C_CON_SPEED_Pos)
#define I2C_CON_10ASLV_Pos                                  (3)
#define I2C_CON_10ASLV_Msk                                  (0x1UL << I2C_CON_10ASLV_Pos)
#define I2C_CON_10ASLV                                      I2C_CON_10ASLV_Msk
#define I2C_CON_10AMST_Pos                                  (4)
#define I2C_CON_10AMST_Msk                                  (0x1UL << I2C_CON_10AMST_Pos)
#define I2C_CON_10AMST                                      I2C_CON_10AMST_Msk
#define I2C_CON_RESTARTEN_Pos                               (5)
#define I2C_CON_RESTARTEN_Msk                               (0x1UL << I2C_CON_RESTARTEN_Pos)
#define I2C_CON_RESTARTEN                                   I2C_CON_RESTARTEN_Msk
#define I2C_CON_SLVDIS_Pos                                  (6)
#define I2C_CON_SLVDIS_Msk                                  (0x1UL << I2C_CON_SLVDIS_Pos)
#define I2C_CON_SLVDIS                                      I2C_CON_SLVDIS_Msk
#define I2C_CON_STOPDETIFA_Pos                              (7)
#define I2C_CON_STOPDETIFA_Msk                              (0x1UL << I2C_CON_STOPDETIFA_Pos)
#define I2C_CON_STOPDETIFA                                  I2C_CON_STOPDETIFA_Msk
#define I2C_CON_TXEMPCTRL_Pos                               (8)
#define I2C_CON_TXEMPCTRL_Msk                               (0x1UL << I2C_CON_TXEMPCTRL_Pos)
#define I2C_CON_TXEMPCTRL                                   I2C_CON_TXEMPCTRL_Msk
#define I2C_CON_RXFHCTRL_Pos                                (9)
#define I2C_CON_RXFHCTRL_Msk                                (0x1UL << I2C_CON_RXFHCTRL_Pos)
#define I2C_CON_RXFHCTRL                                    I2C_CON_RXFHCTRL_Msk

/***********************  Bits definition for I2C_TAR  ************************/
#define I2C_TAR_TAR_Pos                                     (0)
#define I2C_TAR_TAR_Msk                                     (0x3ffUL << I2C_TAR_TAR_Pos)
#define I2C_TAR_TAR                                         I2C_TAR_TAR_Msk
#define I2C_TAR_GCORSTART_Pos                               (10)
#define I2C_TAR_GCORSTART_Msk                               (0x1UL << I2C_TAR_GCORSTART_Pos)
#define I2C_TAR_GCORSTART                                   I2C_TAR_GCORSTART_Msk
#define I2C_TAR_SPECIAL_Pos                                 (11)
#define I2C_TAR_SPECIAL_Msk                                 (0x1UL << I2C_TAR_SPECIAL_Pos)
#define I2C_TAR_SPECIAL                                     I2C_TAR_SPECIAL_Msk

/***********************  Bits definition for I2C_SAR  ************************/
#define I2C_SAR_SAR_Pos                                     (0)
#define I2C_SAR_SAR_Msk                                     (0x3ffUL << I2C_SAR_SAR_Pos)
#define I2C_SAR_SAR                                         I2C_SAR_SAR_Msk

/*********************  Bits definition for I2C_HSMADDR  **********************/
#define I2C_HSMADDR_HSMAR_Pos                               (0)
#define I2C_HSMADDR_HSMAR_Msk                               (0x7UL << I2C_HSMADDR_HSMAR_Pos)
#define I2C_HSMADDR_HSMAR                                   I2C_HSMADDR_HSMAR_Msk
#define I2C_HSMADDR_HSMAR_0                                 (0x1UL << I2C_HSMADDR_HSMAR_Pos)
#define I2C_HSMADDR_HSMAR_1                                 (0x2UL << I2C_HSMADDR_HSMAR_Pos)
#define I2C_HSMADDR_HSMAR_2                                 (0x4UL << I2C_HSMADDR_HSMAR_Pos)

/*********************  Bits definition for I2C_DATACMD  **********************/
#define I2C_DATACMD_DAT_Pos                                 (0)
#define I2C_DATACMD_DAT_Msk                                 (0xffUL << I2C_DATACMD_DAT_Pos)
#define I2C_DATACMD_DAT                                     I2C_DATACMD_DAT_Msk
#define I2C_DATACMD_CMD_Pos                                 (8)
#define I2C_DATACMD_CMD_Msk                                 (0x1UL << I2C_DATACMD_CMD_Pos)
#define I2C_DATACMD_CMD                                     I2C_DATACMD_CMD_Msk

/********************  Bits definition for I2C_SSSCLHCNT  *********************/
#define I2C_SSSCLHCNT_CNT_Pos                               (0)
#define I2C_SSSCLHCNT_CNT_Msk                               (0xffffUL << I2C_SSSCLHCNT_CNT_Pos)
#define I2C_SSSCLHCNT_CNT                                   I2C_SSSCLHCNT_CNT_Msk

/********************  Bits definition for I2C_SSSCLLCNT  *********************/
#define I2C_SSSCLLCNT_CNT_Pos                               (0)
#define I2C_SSSCLLCNT_CNT_Msk                               (0xffffUL << I2C_SSSCLLCNT_CNT_Pos)
#define I2C_SSSCLLCNT_CNT                                   I2C_SSSCLLCNT_CNT_Msk

/********************  Bits definition for I2C_FSSCLHCNT  *********************/
#define I2C_FSSCLHCNT_CNT_Pos                               (0)
#define I2C_FSSCLHCNT_CNT_Msk                               (0xffffUL << I2C_FSSCLHCNT_CNT_Pos)
#define I2C_FSSCLHCNT_CNT                                   I2C_FSSCLHCNT_CNT_Msk

/********************  Bits definition for I2C_FSSCLLCNT  *********************/
#define I2C_FSSCLLCNT_CNT_Pos                               (0)
#define I2C_FSSCLLCNT_CNT_Msk                               (0xffffUL << I2C_FSSCLLCNT_CNT_Pos)
#define I2C_FSSCLLCNT_CNT                                   I2C_FSSCLLCNT_CNT_Msk

/********************  Bits definition for I2C_HSSCLHCNT  *********************/
#define I2C_HSSCLHCNT_CNT_Pos                               (0)
#define I2C_HSSCLHCNT_CNT_Msk                               (0xffffUL << I2C_HSSCLHCNT_CNT_Pos)
#define I2C_HSSCLHCNT_CNT                                   I2C_HSSCLHCNT_CNT_Msk

/********************  Bits definition for I2C_HSSCLLCNT  *********************/
#define I2C_HSSCLLCNT_CNT_Pos                               (0)
#define I2C_HSSCLLCNT_CNT_Msk                               (0xffffUL << I2C_HSSCLLCNT_CNT_Pos)
#define I2C_HSSCLLCNT_CNT                                   I2C_HSSCLLCNT_CNT_Msk

/*********************  Bits definition for I2C_INTRSTAT  *********************/
#define I2C_INTRSTAT_RXU_Pos                                (0)
#define I2C_INTRSTAT_RXU_Msk                                (0x1UL << I2C_INTRSTAT_RXU_Pos)
#define I2C_INTRSTAT_RXU                                    I2C_INTRSTAT_RXU_Msk
#define I2C_INTRSTAT_RXO_Pos                                (1)
#define I2C_INTRSTAT_RXO_Msk                                (0x1UL << I2C_INTRSTAT_RXO_Pos)
#define I2C_INTRSTAT_RXO                                    I2C_INTRSTAT_RXO_Msk
#define I2C_INTRSTAT_RXF_Pos                                (2)
#define I2C_INTRSTAT_RXF_Msk                                (0x1UL << I2C_INTRSTAT_RXF_Pos)
#define I2C_INTRSTAT_RXF                                    I2C_INTRSTAT_RXF_Msk
#define I2C_INTRSTAT_TXO_Pos                                (3)
#define I2C_INTRSTAT_TXO_Msk                                (0x1UL << I2C_INTRSTAT_TXO_Pos)
#define I2C_INTRSTAT_TXO                                    I2C_INTRSTAT_TXO_Msk
#define I2C_INTRSTAT_TXE_Pos                                (4)
#define I2C_INTRSTAT_TXE_Msk                                (0x1UL << I2C_INTRSTAT_TXE_Pos)
#define I2C_INTRSTAT_TXE                                    I2C_INTRSTAT_TXE_Msk
#define I2C_INTRSTAT_RDR_Pos                                (5)
#define I2C_INTRSTAT_RDR_Msk                                (0x1UL << I2C_INTRSTAT_RDR_Pos)
#define I2C_INTRSTAT_RDR                                    I2C_INTRSTAT_RDR_Msk
#define I2C_INTRSTAT_TXA_Pos                                (6)
#define I2C_INTRSTAT_TXA_Msk                                (0x1UL << I2C_INTRSTAT_TXA_Pos)
#define I2C_INTRSTAT_TXA                                    I2C_INTRSTAT_TXA_Msk
#define I2C_INTRSTAT_RXD_Pos                                (7)
#define I2C_INTRSTAT_RXD_Msk                                (0x1UL << I2C_INTRSTAT_RXD_Pos)
#define I2C_INTRSTAT_RXD                                    I2C_INTRSTAT_RXD_Msk
#define I2C_INTRSTAT_ACT_Pos                                (8)
#define I2C_INTRSTAT_ACT_Msk                                (0x1UL << I2C_INTRSTAT_ACT_Pos)
#define I2C_INTRSTAT_ACT                                    I2C_INTRSTAT_ACT_Msk
#define I2C_INTRSTAT_STOPD_Pos                              (9)
#define I2C_INTRSTAT_STOPD_Msk                              (0x1UL << I2C_INTRSTAT_STOPD_Pos)
#define I2C_INTRSTAT_STOPD                                  I2C_INTRSTAT_STOPD_Msk
#define I2C_INTRSTAT_STARTD_Pos                             (10)
#define I2C_INTRSTAT_STARTD_Msk                             (0x1UL << I2C_INTRSTAT_STARTD_Pos)
#define I2C_INTRSTAT_STARTD                                 I2C_INTRSTAT_STARTD_Msk
#define I2C_INTRSTAT_GCALL_Pos                              (11)
#define I2C_INTRSTAT_GCALL_Msk                              (0x1UL << I2C_INTRSTAT_GCALL_Pos)
#define I2C_INTRSTAT_GCALL                                  I2C_INTRSTAT_GCALL_Msk

/*********************  Bits definition for I2C_INTRMASK  *********************/
#define I2C_INTRMASK_RXU_Pos                                (0)
#define I2C_INTRMASK_RXU_Msk                                (0x1UL << I2C_INTRMASK_RXU_Pos)
#define I2C_INTRMASK_RXU                                    I2C_INTRMASK_RXU_Msk
#define I2C_INTRMASK_RXO_Pos                                (1)
#define I2C_INTRMASK_RXO_Msk                                (0x1UL << I2C_INTRMASK_RXO_Pos)
#define I2C_INTRMASK_RXO                                    I2C_INTRMASK_RXO_Msk
#define I2C_INTRMASK_RXF_Pos                                (2)
#define I2C_INTRMASK_RXF_Msk                                (0x1UL << I2C_INTRMASK_RXF_Pos)
#define I2C_INTRMASK_RXF                                    I2C_INTRMASK_RXF_Msk
#define I2C_INTRMASK_TXO_Pos                                (3)
#define I2C_INTRMASK_TXO_Msk                                (0x1UL << I2C_INTRMASK_TXO_Pos)
#define I2C_INTRMASK_TXO                                    I2C_INTRMASK_TXO_Msk
#define I2C_INTRMASK_TXE_Pos                                (4)
#define I2C_INTRMASK_TXE_Msk                                (0x1UL << I2C_INTRMASK_TXE_Pos)
#define I2C_INTRMASK_TXE                                    I2C_INTRMASK_TXE_Msk
#define I2C_INTRMASK_RDR_Pos                                (5)
#define I2C_INTRMASK_RDR_Msk                                (0x1UL << I2C_INTRMASK_RDR_Pos)
#define I2C_INTRMASK_RDR                                    I2C_INTRMASK_RDR_Msk
#define I2C_INTRMASK_TXA_Pos                                (6)
#define I2C_INTRMASK_TXA_Msk                                (0x1UL << I2C_INTRMASK_TXA_Pos)
#define I2C_INTRMASK_TXA                                    I2C_INTRMASK_TXA_Msk
#define I2C_INTRMASK_RXD_Pos                                (7)
#define I2C_INTRMASK_RXD_Msk                                (0x1UL << I2C_INTRMASK_RXD_Pos)
#define I2C_INTRMASK_RXD                                    I2C_INTRMASK_RXD_Msk
#define I2C_INTRMASK_ACT_Pos                                (8)
#define I2C_INTRMASK_ACT_Msk                                (0x1UL << I2C_INTRMASK_ACT_Pos)
#define I2C_INTRMASK_ACT                                    I2C_INTRMASK_ACT_Msk
#define I2C_INTRMASK_STOPD_Pos                              (9)
#define I2C_INTRMASK_STOPD_Msk                              (0x1UL << I2C_INTRMASK_STOPD_Pos)
#define I2C_INTRMASK_STOPD                                  I2C_INTRMASK_STOPD_Msk
#define I2C_INTRMASK_STARTD_Pos                             (10)
#define I2C_INTRMASK_STARTD_Msk                             (0x1UL << I2C_INTRMASK_STARTD_Pos)
#define I2C_INTRMASK_STARTD                                 I2C_INTRMASK_STARTD_Msk
#define I2C_INTRMASK_GCALL_Pos                              (11)
#define I2C_INTRMASK_GCALL_Msk                              (0x1UL << I2C_INTRMASK_GCALL_Pos)
#define I2C_INTRMASK_GCALL                                  I2C_INTRMASK_GCALL_Msk

/*******************  Bits definition for I2C_RAWINTRSTAT  ********************/
#define I2C_RINTRSTAT_RXU_Pos                               (0)
#define I2C_RINTRSTAT_RXU_Msk                               (0x1UL << I2C_RINTRSTAT_RXU_Pos)
#define I2C_RINTRSTAT_RXU                                   I2C_RINTRSTAT_RXU_Msk
#define I2C_RINTRSTAT_RXO_Pos                               (1)
#define I2C_RINTRSTAT_RXO_Msk                               (0x1UL << I2C_RINTRSTAT_RXO_Pos)
#define I2C_RINTRSTAT_RXO                                   I2C_RINTRSTAT_RXO_Msk
#define I2C_RINTRSTAT_RXF_Pos                               (2)
#define I2C_RINTRSTAT_RXF_Msk                               (0x1UL << I2C_RINTRSTAT_RXF_Pos)
#define I2C_RINTRSTAT_RXF                                   I2C_RINTRSTAT_RXF_Msk
#define I2C_RINTRSTAT_TXO_Pos                               (3)
#define I2C_RINTRSTAT_TXO_Msk                               (0x1UL << I2C_RINTRSTAT_TXO_Pos)
#define I2C_RINTRSTAT_TXO                                   I2C_RINTRSTAT_TXO_Msk
#define I2C_RINTRSTAT_TXE_Pos                               (4)
#define I2C_RINTRSTAT_TXE_Msk                               (0x1UL << I2C_RINTRSTAT_TXE_Pos)
#define I2C_RINTRSTAT_TXE                                   I2C_RINTRSTAT_TXE_Msk
#define I2C_RINTRSTAT_RDR_Pos                               (5)
#define I2C_RINTRSTAT_RDR_Msk                               (0x1UL << I2C_RINTRSTAT_RDR_Pos)
#define I2C_RINTRSTAT_RDR                                   I2C_RINTRSTAT_RDR_Msk
#define I2C_RINTRSTAT_TXA_Pos                               (6)
#define I2C_RINTRSTAT_TXA_Msk                               (0x1UL << I2C_RINTRSTAT_TXA_Pos)
#define I2C_RINTRSTAT_TXA                                   I2C_RINTRSTAT_TXA_Msk
#define I2C_RINTRSTAT_RXD_Pos                               (7)
#define I2C_RINTRSTAT_RXD_Msk                               (0x1UL << I2C_RINTRSTAT_RXD_Pos)
#define I2C_RINTRSTAT_RXD                                   I2C_RINTRSTAT_RXD_Msk
#define I2C_RINTRSTAT_ACT_Pos                               (8)
#define I2C_RINTRSTAT_ACT_Msk                               (0x1UL << I2C_RINTRSTAT_ACT_Pos)
#define I2C_RINTRSTAT_ACT                                   I2C_RINTRSTAT_ACT_Msk
#define I2C_RINTRSTAT_STOPD_Pos                             (9)
#define I2C_RINTRSTAT_STOPD_Msk                             (0x1UL << I2C_RINTRSTAT_STOPD_Pos)
#define I2C_RINTRSTAT_STOPD                                 I2C_RINTRSTAT_STOPD_Msk
#define I2C_RINTRSTAT_STARTD_Pos                            (10)
#define I2C_RINTRSTAT_STARTD_Msk                            (0x1UL << I2C_RINTRSTAT_STARTD_Pos)
#define I2C_RINTRSTAT_STARTD                                I2C_RINTRSTAT_STARTD_Msk
#define I2C_RINTRSTAT_GCALL_Pos                             (11)
#define I2C_RINTRSTAT_GCALL_Msk                             (0x1UL << I2C_RINTRSTAT_GCALL_Pos)
#define I2C_RINTRSTAT_GCALL                                 I2C_RINTRSTAT_GCALL_Msk

/***********************  Bits definition for I2C_RXTL  ***********************/
#define I2C_RXTL_RXTL_Pos                                   (0)
#define I2C_RXTL_RXTL_Msk                                   (0xffUL << I2C_RXTL_RXTL_Pos)
#define I2C_RXTL_RXTL                                       I2C_RXTL_RXTL_Msk

/***********************  Bits definition for I2C_TXTL  ***********************/
#define I2C_TXTL_TXTL_Pos                                   (0)
#define I2C_TXTL_TXTL_Msk                                   (0xffUL << I2C_TXTL_TXTL_Pos)
#define I2C_TXTL_TXTL                                       I2C_TXTL_TXTL_Msk

/*********************  Bits definition for I2C_CLRINTR  **********************/
#define I2C_CLRINTR_CLR_Pos                                 (0)
#define I2C_CLRINTR_CLR_Msk                                 (0x1UL << I2C_CLRINTR_CLR_Pos)
#define I2C_CLRINTR_CLR                                     I2C_CLRINTR_CLR_Msk

/********************  Bits definition for I2C_CLRRXUNDER  ********************/
#define I2C_CLRRXU_RXU_Pos                                  (0)
#define I2C_CLRRXU_RXU_Msk                                  (0x1UL << I2C_CLRRXU_RXU_Pos)
#define I2C_CLRRXU_RXU                                      I2C_CLRRXU_RXU_Msk

/********************  Bits definition for I2C_CLRRXOVER  *********************/
#define I2C_CLRRXO_RXO_Pos                                  (0)
#define I2C_CLRRXO_RXO_Msk                                  (0x1UL << I2C_CLRRXO_RXO_Pos)
#define I2C_CLRRXO_RXO                                      I2C_CLRRXO_RXO_Msk

/********************  Bits definition for I2C_CLRTXOVER  *********************/
#define I2C_CLRTXO_TXO_Pos                                  (0)
#define I2C_CLRTXO_TXO_Msk                                  (0x1UL << I2C_CLRTXO_TXO_Pos)
#define I2C_CLRTXO_TXO                                      I2C_CLRTXO_TXO_Msk

/*********************  Bits definition for I2C_CLRRDREQ  *********************/
#define I2C_CLRRDR_RDR_Pos                                  (0)
#define I2C_CLRRDR_RDR_Msk                                  (0x1UL << I2C_CLRRDR_RDR_Pos)
#define I2C_CLRRDR_RDR                                      I2C_CLRRDR_RDR_Msk

/********************  Bits definition for I2C_CLRTXABRT  *********************/
#define I2C_CLRTXA_TXA_Pos                                  (0)
#define I2C_CLRTXA_TXA_Msk                                  (0x1UL << I2C_CLRTXA_TXA_Pos)
#define I2C_CLRTXA_TXA                                      I2C_CLRTXA_TXA_Msk

/********************  Bits definition for I2C_CLRRXDONE  *********************/
#define I2C_CLRRXD_RXD_Pos                                  (0)
#define I2C_CLRRXD_RXD_Msk                                  (0x1UL << I2C_CLRRXD_RXD_Pos)
#define I2C_CLRRXD_RXD                                      I2C_CLRRXD_RXD_Msk

/*******************  Bits definition for I2C_CLRACTIVITY  ********************/
#define I2C_CLRACT_ACT_Pos                                  (0)
#define I2C_CLRACT_ACT_Msk                                  (0x1UL << I2C_CLRACT_ACT_Pos)
#define I2C_CLRACT_ACT                                      I2C_CLRACT_ACT_Msk

/********************  Bits definition for I2C_CLRSTOPDET  ********************/
#define I2C_CLRSTOPD_DET_Pos                                (0)
#define I2C_CLRSTOPD_DET_Msk                                (0x1UL << I2C_CLRSTOPD_DET_Pos)
#define I2C_CLRSTOPD_DET                                    I2C_CLRSTOPD_DET_Msk

/*******************  Bits definition for I2C_CLRSTARTDET  ********************/
#define I2C_CLRSTARTD_DET_Pos                               (0)
#define I2C_CLRSTARTD_DET_Msk                               (0x1UL << I2C_CLRSTARTD_DET_Pos)
#define I2C_CLRSTARTD_DET                                   I2C_CLRSTARTD_DET_Msk

/********************  Bits definition for I2C_CLRGENCALL  ********************/
#define I2C_CLRGCALL_GCALL_Pos                              (0)
#define I2C_CLRGCALL_GCALL_Msk                              (0x1UL << I2C_CLRGCALL_GCALL_Pos)
#define I2C_CLRGCALL_GCALL                                  I2C_CLRGCALL_GCALL_Msk

/**********************  Bits definition for I2C_ENABLE  **********************/
#define I2C_ENABLE_EN_Pos                                   (0)
#define I2C_ENABLE_EN_Msk                                   (0x1UL << I2C_ENABLE_EN_Pos)
#define I2C_ENABLE_EN                                       I2C_ENABLE_EN_Msk
#define I2C_ENABLE_AB_Pos                                   (1)
#define I2C_ENABLE_AB_Msk                                   (0x1UL << I2C_ENABLE_AB_Pos)
#define I2C_ENABLE_AB                                       I2C_ENABLE_AB_Msk

/**********************  Bits definition for I2C_STATUS  **********************/
#define I2C_STATUS_ACT_Pos                                  (0)
#define I2C_STATUS_ACT_Msk                                  (0x1UL << I2C_STATUS_ACT_Pos)
#define I2C_STATUS_ACT                                      I2C_STATUS_ACT_Msk
#define I2C_STATUS_TFNF_Pos                                 (1)
#define I2C_STATUS_TFNF_Msk                                 (0x1UL << I2C_STATUS_TFNF_Pos)
#define I2C_STATUS_TFNF                                     I2C_STATUS_TFNF_Msk
#define I2C_STATUS_TFE_Pos                                  (2)
#define I2C_STATUS_TFE_Msk                                  (0x1UL << I2C_STATUS_TFE_Pos)
#define I2C_STATUS_TFE                                      I2C_STATUS_TFE_Msk
#define I2C_STATUS_RFNE_Pos                                 (3)
#define I2C_STATUS_RFNE_Msk                                 (0x1UL << I2C_STATUS_RFNE_Pos)
#define I2C_STATUS_RFNE                                     I2C_STATUS_RFNE_Msk
#define I2C_STATUS_RFF_Pos                                  (4)
#define I2C_STATUS_RFF_Msk                                  (0x1UL << I2C_STATUS_RFF_Pos)
#define I2C_STATUS_RFF                                      I2C_STATUS_RFF_Msk
#define I2C_STATUS_MSTA_Pos                                 (5)
#define I2C_STATUS_MSTA_Msk                                 (0x1UL << I2C_STATUS_MSTA_Pos)
#define I2C_STATUS_MSTA                                     I2C_STATUS_MSTA_Msk
#define I2C_STATUS_SLVA_Pos                                 (6)
#define I2C_STATUS_SLVA_Msk                                 (0x1UL << I2C_STATUS_SLVA_Pos)
#define I2C_STATUS_SLVA                                     I2C_STATUS_SLVA_Msk

/**********************  Bits definition for I2C_TXFLR  ***********************/
#define I2C_TXFLR_TXFLR_Pos                                 (0)
#define I2C_TXFLR_TXFLR_Msk                                 (0xfUL << I2C_TXFLR_TXFLR_Pos)
#define I2C_TXFLR_TXFLR                                     I2C_TXFLR_TXFLR_Msk
#define I2C_TXFLR_TXFLR_0                                   (0x1UL << I2C_TXFLR_TXFLR_Pos)
#define I2C_TXFLR_TXFLR_1                                   (0x2UL << I2C_TXFLR_TXFLR_Pos)
#define I2C_TXFLR_TXFLR_2                                   (0x4UL << I2C_TXFLR_TXFLR_Pos)
#define I2C_TXFLR_TXFLR_3                                   (0x8UL << I2C_TXFLR_TXFLR_Pos)

/**********************  Bits definition for I2C_RXFLR  ***********************/
#define I2C_RXFLR_RXFLR_Pos                                 (0)
#define I2C_RXFLR_RXFLR_Msk                                 (0xfUL << I2C_RXFLR_RXFLR_Pos)
#define I2C_RXFLR_RXFLR                                     I2C_RXFLR_RXFLR_Msk
#define I2C_RXFLR_RXFLR_0                                   (0x1UL << I2C_RXFLR_RXFLR_Pos)
#define I2C_RXFLR_RXFLR_1                                   (0x2UL << I2C_RXFLR_RXFLR_Pos)
#define I2C_RXFLR_RXFLR_2                                   (0x4UL << I2C_RXFLR_RXFLR_Pos)
#define I2C_RXFLR_RXFLR_3                                   (0x8UL << I2C_RXFLR_RXFLR_Pos)

/*********************  Bits definition for I2C_SDAHOLD  **********************/
#define I2C_SDAH_TX_Pos                                     (0)
#define I2C_SDAH_TX_Msk                                     (0xffffUL << I2C_SDAH_TX_Pos)
#define I2C_SDAH_TX                                         I2C_SDAH_TX_Msk
#define I2C_SDAH_RX_Pos                                     (16)
#define I2C_SDAH_RX_Msk                                     (0xffUL << I2C_SDAH_RX_Pos)
#define I2C_SDAH_RX                                         I2C_SDAH_RX_Msk

/*******************  Bits definition for I2C_TXABRTSOURCE  *******************/
#define I2C_TXAS_7ANACK_Pos                                 (0)
#define I2C_TXAS_7ANACK_Msk                                 (0x1UL << I2C_TXAS_7ANACK_Pos)
#define I2C_TXAS_7ANACK                                     I2C_TXAS_7ANACK_Msk
#define I2C_TXAS_10A1NA_Pos                                 (1)
#define I2C_TXAS_10A1NA_Msk                                 (0x1UL << I2C_TXAS_10A1NA_Pos)
#define I2C_TXAS_10A1NA                                     I2C_TXAS_10A1NA_Msk
#define I2C_TXAS_10A2NA_Pos                                 (2)
#define I2C_TXAS_10A2NA_Msk                                 (0x1UL << I2C_TXAS_10A2NA_Pos)
#define I2C_TXAS_10A2NA                                     I2C_TXAS_10A2NA_Msk
#define I2C_TXAS_TXNACK_Pos                                 (3)
#define I2C_TXAS_TXNACK_Msk                                 (0x1UL << I2C_TXAS_TXNACK_Pos)
#define I2C_TXAS_TXNACK                                     I2C_TXAS_TXNACK_Msk
#define I2C_TXAS_GCNACK_Pos                                 (4)
#define I2C_TXAS_GCNACK_Msk                                 (0x1UL << I2C_TXAS_GCNACK_Pos)
#define I2C_TXAS_GCNACK                                     I2C_TXAS_GCNACK_Msk
#define I2C_TXAS_GCRD_Pos                                   (5)
#define I2C_TXAS_GCRD_Msk                                   (0x1UL << I2C_TXAS_GCRD_Pos)
#define I2C_TXAS_GCRD                                       I2C_TXAS_GCRD_Msk
#define I2C_TXAS_HSADET_Pos                                 (6)
#define I2C_TXAS_HSADET_Msk                                 (0x1UL << I2C_TXAS_HSADET_Pos)
#define I2C_TXAS_HSADET                                     I2C_TXAS_HSADET_Msk
#define I2C_TXAS_STBACK_Pos                                 (7)
#define I2C_TXAS_STBACK_Msk                                 (0x1UL << I2C_TXAS_STBACK_Pos)
#define I2C_TXAS_STBACK                                     I2C_TXAS_STBACK_Msk
#define I2C_TXAS_HSNRST_Pos                                 (8)
#define I2C_TXAS_HSNRST_Msk                                 (0x1UL << I2C_TXAS_HSNRST_Pos)
#define I2C_TXAS_HSNRST                                     I2C_TXAS_HSNRST_Msk
#define I2C_TXAS_SBNRST_Pos                                 (9)
#define I2C_TXAS_SBNRST_Msk                                 (0x1UL << I2C_TXAS_SBNRST_Pos)
#define I2C_TXAS_SBNRST                                     I2C_TXAS_SBNRST_Msk
#define I2C_TXAS_10BRNR_Pos                                 (10)
#define I2C_TXAS_10BRNR_Msk                                 (0x1UL << I2C_TXAS_10BRNR_Pos)
#define I2C_TXAS_10BRNR                                     I2C_TXAS_10BRNR_Msk
#define I2C_TXAS_MSTDIS_Pos                                 (11)
#define I2C_TXAS_MSTDIS_Msk                                 (0x1UL << I2C_TXAS_MSTDIS_Pos)
#define I2C_TXAS_MSTDIS                                     I2C_TXAS_MSTDIS_Msk
#define I2C_TXAS_LOST_Pos                                   (12)
#define I2C_TXAS_LOST_Msk                                   (0x1UL << I2C_TXAS_LOST_Pos)
#define I2C_TXAS_LOST                                       I2C_TXAS_LOST_Msk
#define I2C_TXAS_SFTF_Pos                                   (13)
#define I2C_TXAS_SFTF_Msk                                   (0x1UL << I2C_TXAS_SFTF_Pos)
#define I2C_TXAS_SFTF                                       I2C_TXAS_SFTF_Msk
#define I2C_TXAS_SLOST_Pos                                  (14)
#define I2C_TXAS_SLOST_Msk                                  (0x1UL << I2C_TXAS_SLOST_Pos)
#define I2C_TXAS_SLOST                                      I2C_TXAS_SLOST_Msk
#define I2C_TXAS_SRDITX_Pos                                 (15)
#define I2C_TXAS_SRDITX_Msk                                 (0x1UL << I2C_TXAS_SRDITX_Pos)
#define I2C_TXAS_SRDITX                                     I2C_TXAS_SRDITX_Msk
#define I2C_TXAS_USERAB_Pos                                 (16)
#define I2C_TXAS_USERAB_Msk                                 (0x1UL << I2C_TXAS_USERAB_Pos)
#define I2C_TXAS_USERAB                                     I2C_TXAS_USERAB_Msk
#define I2C_TXAS_FCNT_Pos                                   (24)
#define I2C_TXAS_FCNT_Msk                                   (0xffUL << I2C_TXAS_FCNT_Pos)
#define I2C_TXAS_FCNT                                       I2C_TXAS_FCNT_Msk

/**********************  Bits definition for I2C_DMACR  ***********************/
#define I2C_DMACR_RDMAE_Pos                                 (0)
#define I2C_DMACR_RDMAE_Msk                                 (0x1UL << I2C_DMACR_RDMAE_Pos)
#define I2C_DMACR_RDMAE                                     I2C_DMACR_RDMAE_Msk
#define I2C_DMACR_TDMAE_Pos                                 (1)
#define I2C_DMACR_TDMAE_Msk                                 (0x1UL << I2C_DMACR_TDMAE_Pos)
#define I2C_DMACR_TDMAE                                     I2C_DMACR_TDMAE_Msk

/*********************  Bits definition for I2C_DMATDLR  **********************/
#define I2C_DMATDLR_DMATDLR_Pos                             (0)
#define I2C_DMATDLR_DMATDLR_Msk                             (0xfUL << I2C_DMATDLR_DMATDLR_Pos)
#define I2C_DMATDLR_DMATDLR                                 I2C_DMATDLR_DMATDLR_Msk
#define I2C_DMATDLR_DMATDLR_0                               (0x1UL << I2C_DMATDLR_DMATDLR_Pos)
#define I2C_DMATDLR_DMATDLR_1                               (0x2UL << I2C_DMATDLR_DMATDLR_Pos)
#define I2C_DMATDLR_DMATDLR_2                               (0x4UL << I2C_DMATDLR_DMATDLR_Pos)
#define I2C_DMATDLR_DMATDLR_3                               (0x8UL << I2C_DMATDLR_DMATDLR_Pos)

/*********************  Bits definition for I2C_DMARDLR  **********************/
#define I2C_DMARDLR_DMARDLR_Pos                             (0)
#define I2C_DMARDLR_DMARDLR_Msk                             (0xfUL << I2C_DMARDLR_DMARDLR_Pos)
#define I2C_DMARDLR_DMARDLR                                 I2C_DMARDLR_DMARDLR_Msk
#define I2C_DMARDLR_DMARDLR_0                               (0x1UL << I2C_DMARDLR_DMARDLR_Pos)
#define I2C_DMARDLR_DMARDLR_1                               (0x2UL << I2C_DMARDLR_DMARDLR_Pos)
#define I2C_DMARDLR_DMARDLR_2                               (0x4UL << I2C_DMARDLR_DMARDLR_Pos)
#define I2C_DMARDLR_DMARDLR_3                               (0x8UL << I2C_DMARDLR_DMARDLR_Pos)

/*********************  Bits definition for I2C_SDASETUP  *********************/
#define I2C_SDASETUP_SETUP_Pos                              (0)
#define I2C_SDASETUP_SETUP_Msk                              (0xffUL << I2C_SDASETUP_SETUP_Pos)
#define I2C_SDASETUP_SETUP                                  I2C_SDASETUP_SETUP_Msk

/******************  Bits definition for I2C_ACKGENERALCALL  ******************/
#define I2C_GCACK_ACK_Pos                                   (0)
#define I2C_GCACK_ACK_Msk                                   (0x1UL << I2C_GCACK_ACK_Pos)
#define I2C_GCACK_ACK                                       I2C_GCACK_ACK_Msk

/*******************  Bits definition for I2C_ENABLESTATUS  *******************/
#define I2C_ESTAT_EN_Pos                                    (0)
#define I2C_ESTAT_EN_Msk                                    (0x1UL << I2C_ESTAT_EN_Pos)
#define I2C_ESTAT_EN                                        I2C_ESTAT_EN_Msk
#define I2C_ESTAT_BY_Pos                                    (1)
#define I2C_ESTAT_BY_Msk                                    (0x1UL << I2C_ESTAT_BY_Pos)
#define I2C_ESTAT_BY                                        I2C_ESTAT_BY_Msk
#define I2C_ESTAT_SL_Pos                                    (2)
#define I2C_ESTAT_SL_Msk                                    (0x1UL << I2C_ESTAT_SL_Pos)
#define I2C_ESTAT_SL                                        I2C_ESTAT_SL_Msk

/*********************  Bits definition for I2C_FSSPKLEN  *********************/
#define I2C_FSSPKLEN_LEN_Pos                                (0)
#define I2C_FSSPKLEN_LEN_Msk                                (0xffUL << I2C_FSSPKLEN_LEN_Pos)
#define I2C_FSSPKLEN_LEN                                    I2C_FSSPKLEN_LEN_Msk

/*********************  Bits definition for I2C_HSSPKLEN  *********************/
#define I2C_HSSPKLEN_LEN_Pos                                (0)
#define I2C_HSSPKLEN_LEN_Msk                                (0xffUL << I2C_HSSPKLEN_LEN_Pos)
#define I2C_HSSPKLEN_LEN                                    I2C_HSSPKLEN_LEN_Msk

/******************************************************************************/
/*                                                                            */
/*                                    ICG                                     */
/*                                                                            */
/******************************************************************************/

/*********************  Bits definition for ICG_CLK_CFG  **********************/
#define ICG_CLK_CTL_HCLKSRC_Pos                             (0)
#define ICG_CLK_CTL_HCLKSRC_Msk                             (0x3UL << ICG_CLK_CTL_HCLKSRC_Pos)
#define ICG_CLK_CTL_HCLKSRC                                 ICG_CLK_CTL_HCLKSRC_Msk
#define ICG_CLK_CTL_HCLKSRC_0                               (0x1UL << ICG_CLK_CTL_HCLKSRC_Pos)
#define ICG_CLK_CTL_HCLKSRC_1                               (0x2UL << ICG_CLK_CTL_HCLKSRC_Pos)
#define ICG_CLK_CTL_WDTWSRC_Pos                             (2)
#define ICG_CLK_CTL_WDTWSRC_Msk                             (0x3UL << ICG_CLK_CTL_WDTWSRC_Pos)
#define ICG_CLK_CTL_WDTWSRC                                 ICG_CLK_CTL_WDTWSRC_Msk
#define ICG_CLK_CTL_WDTWSRC_0                               (0x1UL << ICG_CLK_CTL_WDTWSRC_Pos)
#define ICG_CLK_CTL_WDTWSRC_1                               (0x2UL << ICG_CLK_CTL_WDTWSRC_Pos)
#define ICG_CLK_CTL_BRSRC_Pos                               (4)
#define ICG_CLK_CTL_BRSRC_Msk                               (0x3UL << ICG_CLK_CTL_BRSRC_Pos)
#define ICG_CLK_CTL_BRSRC                                   ICG_CLK_CTL_BRSRC_Msk
#define ICG_CLK_CTL_BRSRC_0                                 (0x1UL << ICG_CLK_CTL_BRSRC_Pos)
#define ICG_CLK_CTL_BRSRC_1                                 (0x2UL << ICG_CLK_CTL_BRSRC_Pos)
#define ICG_CLK_CTL_TMRB1SRC_Pos                            (6)
#define ICG_CLK_CTL_TMRB1SRC_Msk                            (0x3UL << ICG_CLK_CTL_TMRB1SRC_Pos)
#define ICG_CLK_CTL_TMRB1SRC                                ICG_CLK_CTL_TMRB1SRC_Msk
#define ICG_CLK_CTL_TMRB1SRC_0                              (0x1UL << ICG_CLK_CTL_TMRB1SRC_Pos)
#define ICG_CLK_CTL_TMRB1SRC_1                              (0x2UL << ICG_CLK_CTL_TMRB1SRC_Pos)
#define ICG_CLK_CTL_I2CSRC_Pos                              (8)
#define ICG_CLK_CTL_I2CSRC_Msk                              (0x3UL << ICG_CLK_CTL_I2CSRC_Pos)
#define ICG_CLK_CTL_I2CSRC                                  ICG_CLK_CTL_I2CSRC_Msk
#define ICG_CLK_CTL_I2CSRC_0                                (0x1UL << ICG_CLK_CTL_I2CSRC_Pos)
#define ICG_CLK_CTL_I2CSRC_1                                (0x2UL << ICG_CLK_CTL_I2CSRC_Pos)
#define ICG_CLK_CTL_TMRB2SRC_Pos                            (10)
#define ICG_CLK_CTL_TMRB2SRC_Msk                            (0x3UL << ICG_CLK_CTL_TMRB2SRC_Pos)
#define ICG_CLK_CTL_TMRB2SRC                                ICG_CLK_CTL_TMRB2SRC_Msk
#define ICG_CLK_CTL_TMRB2SRC_0                              (0x1UL << ICG_CLK_CTL_TMRB2SRC_Pos)
#define ICG_CLK_CTL_TMRB2SRC_1                              (0x2UL << ICG_CLK_CTL_TMRB2SRC_Pos)
#define ICG_CLK_CTL_GPIOSRC_Pos                             (12)
#define ICG_CLK_CTL_GPIOSRC_Msk                             (0x3UL << ICG_CLK_CTL_GPIOSRC_Pos)
#define ICG_CLK_CTL_GPIOSRC                                 ICG_CLK_CTL_GPIOSRC_Msk
#define ICG_CLK_CTL_GPIOSRC_0                               (0x1UL << ICG_CLK_CTL_GPIOSRC_Pos)
#define ICG_CLK_CTL_GPIOSRC_1                               (0x2UL << ICG_CLK_CTL_GPIOSRC_Pos)
#define ICG_CLK_CTL_TMRAGSRC_Pos                            (14)
#define ICG_CLK_CTL_TMRAGSRC_Msk                            (0x3UL << ICG_CLK_CTL_TMRAGSRC_Pos)
#define ICG_CLK_CTL_TMRAGSRC                                ICG_CLK_CTL_TMRAGSRC_Msk
#define ICG_CLK_CTL_TMRAGSRC_0                              (0x1UL << ICG_CLK_CTL_TMRAGSRC_Pos)
#define ICG_CLK_CTL_TMRAGSRC_1                              (0x2UL << ICG_CLK_CTL_TMRAGSRC_Pos)
#define ICG_CLK_CTL_HSRC_Pos                                (16)
#define ICG_CLK_CTL_HSRC_Msk                                (0x1UL << ICG_CLK_CTL_HSRC_Pos)
#define ICG_CLK_CTL_HSRC                                    ICG_CLK_CTL_HSRC_Msk
#define ICG_CLK_CTL_HSXTAL_Pos                              (17)
#define ICG_CLK_CTL_HSXTAL_Msk                              (0x1UL << ICG_CLK_CTL_HSXTAL_Pos)
#define ICG_CLK_CTL_HSXTAL                                  ICG_CLK_CTL_HSXTAL_Msk
#define ICG_CLK_CTL_HSXTALOUT_Pos                           (18)
#define ICG_CLK_CTL_HSXTALOUT_Msk                           (0x1UL << ICG_CLK_CTL_HSXTALOUT_Pos)
#define ICG_CLK_CTL_HSXTALOUT                               ICG_CLK_CTL_HSXTALOUT_Msk
#define ICG_CLK_CTL_PLL_Pos                                 (19)
#define ICG_CLK_CTL_PLL_Msk                                 (0x1UL << ICG_CLK_CTL_PLL_Pos)
#define ICG_CLK_CTL_PLL                                     ICG_CLK_CTL_PLL_Msk
#define ICG_CLK_CTL_HSXTAL_ITUNE_Pos                        (20)
#define ICG_CLK_CTL_HSXTAL_ITUNE_Msk                        (0xfUL << ICG_CLK_CTL_HSXTAL_ITUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_ITUNE                            ICG_CLK_CTL_HSXTAL_ITUNE_Msk
#define ICG_CLK_CTL_HSXTAL_ITUNE_0                          (0x1UL << ICG_CLK_CTL_HSXTAL_ITUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_ITUNE_1                          (0x2UL << ICG_CLK_CTL_HSXTAL_ITUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_ITUNE_2                          (0x4UL << ICG_CLK_CTL_HSXTAL_ITUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_ITUNE_3                          (0x8UL << ICG_CLK_CTL_HSXTAL_ITUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_CTUNE_Pos                        (24)
#define ICG_CLK_CTL_HSXTAL_CTUNE_Msk                        (0xfUL << ICG_CLK_CTL_HSXTAL_CTUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_CTUNE                            ICG_CLK_CTL_HSXTAL_CTUNE_Msk
#define ICG_CLK_CTL_HSXTAL_CTUNE_0                          (0x1UL << ICG_CLK_CTL_HSXTAL_CTUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_CTUNE_1                          (0x2UL << ICG_CLK_CTL_HSXTAL_CTUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_CTUNE_2                          (0x4UL << ICG_CLK_CTL_HSXTAL_CTUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_CTUNE_3                          (0x8UL << ICG_CLK_CTL_HSXTAL_CTUNE_Pos)
#define ICG_CLK_CTL_HSXTAL_CRES_Pos                         (28)
#define ICG_CLK_CTL_HSXTAL_CRES_Msk                         (0x1UL << ICG_CLK_CTL_HSXTAL_CRES_Pos)
#define ICG_CLK_CTL_HSXTAL_CRES                             ICG_CLK_CTL_HSXTAL_CRES_Msk
#define ICG_CLK_CTL_TEST_OUT_Pos                            (29)
#define ICG_CLK_CTL_TEST_OUT_Msk                            (0x1UL << ICG_CLK_CTL_TEST_OUT_Pos)
#define ICG_CLK_CTL_TEST_OUT                                ICG_CLK_CTL_TEST_OUT_Msk
#define ICG_CLK_CTL_ADCSRC_Pos                              (30)
#define ICG_CLK_CTL_ADCSRC_Msk                              (0x3UL << ICG_CLK_CTL_ADCSRC_Pos)
#define ICG_CLK_CTL_ADCSRC                                  ICG_CLK_CTL_ADCSRC_Msk
#define ICG_CLK_CTL_ADCSRC_0                                (0x1UL << ICG_CLK_CTL_ADCSRC_Pos)
#define ICG_CLK_CTL_ADCSRC_1                                (0x2UL << ICG_CLK_CTL_ADCSRC_Pos)

/*********************  Bits definition for ICG_HCLK_DIV  *********************/
#define ICG_HCLK_DIV_DIV_Pos                                (0)
#define ICG_HCLK_DIV_DIV_Msk                                (0xffffffffUL << ICG_HCLK_DIV_DIV_Pos)
#define ICG_HCLK_DIV_DIV                                    ICG_HCLK_DIV_DIV_Msk

/*********************  Bits definition for ICG_PCLK_DIV  *********************/
#define ICG_PCLK_DIV_DIV_Pos                                (0)
#define ICG_PCLK_DIV_DIV_Msk                                (0xffffffffUL << ICG_PCLK_DIV_DIV_Pos)
#define ICG_PCLK_DIV_DIV                                    ICG_PCLK_DIV_DIV_Msk

/*******************  Bits definition for ICG_DMA_CLK_DIV  ********************/
#define ICG_DMA_DIV_DIV_Pos                                 (0)
#define ICG_DMA_DIV_DIV_Msk                                 (0xffffffffUL << ICG_DMA_DIV_DIV_Pos)
#define ICG_DMA_DIV_DIV                                     ICG_DMA_DIV_DIV_Msk

/********************  Bits definition for ICG_BR_CLK_DIV  ********************/
#define ICG_BR_CLK_DIV_DIV_Pos                              (0)
#define ICG_BR_CLK_DIV_DIV_Msk                              (0xffffffffUL << ICG_BR_CLK_DIV_DIV_Pos)
#define ICG_BR_CLK_DIV_DIV                                  ICG_BR_CLK_DIV_DIV_Msk

/*******************  Bits definition for ICG_I2C1_CLK_DIV  *******************/
#define ICG_I2C1_CLK_DIV_DIV_Pos                            (0)
#define ICG_I2C1_CLK_DIV_DIV_Msk                            (0xffffffffUL << ICG_I2C1_CLK_DIV_DIV_Pos)
#define ICG_I2C1_CLK_DIV_DIV                                ICG_I2C1_CLK_DIV_DIV_Msk

/*******************  Bits definition for ICG_I2C2_CLK_DIV  *******************/
#define ICG_I2C2_CLK_DIV_DIV_Pos                            (0)
#define ICG_I2C2_CLK_DIV_DIV_Msk                            (0xffffffffUL << ICG_I2C2_CLK_DIV_DIV_Pos)
#define ICG_I2C2_CLK_DIV_DIV                                ICG_I2C2_CLK_DIV_DIV_Msk

/*******************  Bits definition for ICG_GPIO_CLK_DIV  *******************/
#define ICG_GPIO_CLK_DIV_DIV_Pos                            (0)
#define ICG_GPIO_CLK_DIV_DIV_Msk                            (0xffffffffUL << ICG_GPIO_CLK_DIV_DIV_Pos)
#define ICG_GPIO_CLK_DIV_DIV                                ICG_GPIO_CLK_DIV_DIV_Msk

/********************  Bits definition for ICG_RC16M_CTRL  ********************/
#define ICG_RC16M_CTRL_CRES_Pos                             (0)
#define ICG_RC16M_CTRL_CRES_Msk                             (0xffUL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES                                 ICG_RC16M_CTRL_CRES_Msk
#define ICG_RC16M_CTRL_CRES_0                               (0x1UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_1                               (0x2UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_2                               (0x4UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_3                               (0x8UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_4                               (0x10UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_5                               (0x20UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_6                               (0x40UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_CRES_7                               (0x80UL << ICG_RC16M_CTRL_CRES_Pos)
#define ICG_RC16M_CTRL_TST_SRC_Pos                          (8)
#define ICG_RC16M_CTRL_TST_SRC_Msk                          (0x7UL << ICG_RC16M_CTRL_TST_SRC_Pos)
#define ICG_RC16M_CTRL_TST_SRC                              ICG_RC16M_CTRL_TST_SRC_Msk
#define ICG_RC16M_CTRL_TST_SRC_0                            (0x1UL << ICG_RC16M_CTRL_TST_SRC_Pos)
#define ICG_RC16M_CTRL_TST_SRC_1                            (0x2UL << ICG_RC16M_CTRL_TST_SRC_Pos)
#define ICG_RC16M_CTRL_TST_SRC_2                            (0x4UL << ICG_RC16M_CTRL_TST_SRC_Pos)
#define ICG_RC16M_CTRL_CLK_TRIM_SRC_Pos                     (11)
#define ICG_RC16M_CTRL_CLK_TRIM_SRC_Msk                     (0x1UL << ICG_RC16M_CTRL_CLK_TRIM_SRC_Pos)
#define ICG_RC16M_CTRL_CLK_TRIM_SRC                         ICG_RC16M_CTRL_CLK_TRIM_SRC_Msk
#define ICG_RC16M_CTRL_CLKOUT_EN_Pos                        (12)
#define ICG_RC16M_CTRL_CLKOUT_EN_Msk                        (0x1UL << ICG_RC16M_CTRL_CLKOUT_EN_Pos)
#define ICG_RC16M_CTRL_CLKOUT_EN                            ICG_RC16M_CTRL_CLKOUT_EN_Msk
#define ICG_RC16M_CTRL_COMP_ISEL_Pos                        (16)
#define ICG_RC16M_CTRL_COMP_ISEL_Msk                        (0x3UL << ICG_RC16M_CTRL_COMP_ISEL_Pos)
#define ICG_RC16M_CTRL_COMP_ISEL                            ICG_RC16M_CTRL_COMP_ISEL_Msk
#define ICG_RC16M_CTRL_COMP_ISEL_0                          (0x1UL << ICG_RC16M_CTRL_COMP_ISEL_Pos)
#define ICG_RC16M_CTRL_COMP_ISEL_1                          (0x2UL << ICG_RC16M_CTRL_COMP_ISEL_Pos)
#define ICG_RC16M_CTRL_OPAM_ISEL_Pos                        (20)
#define ICG_RC16M_CTRL_OPAM_ISEL_Msk                        (0x3UL << ICG_RC16M_CTRL_OPAM_ISEL_Pos)
#define ICG_RC16M_CTRL_OPAM_ISEL                            ICG_RC16M_CTRL_OPAM_ISEL_Msk
#define ICG_RC16M_CTRL_OPAM_ISEL_0                          (0x1UL << ICG_RC16M_CTRL_OPAM_ISEL_Pos)
#define ICG_RC16M_CTRL_OPAM_ISEL_1                          (0x2UL << ICG_RC16M_CTRL_OPAM_ISEL_Pos)
#define ICG_RC16M_CTRL_TST_DIV_Pos                          (22)
#define ICG_RC16M_CTRL_TST_DIV_Msk                          (0xffUL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV                              ICG_RC16M_CTRL_TST_DIV_Msk
#define ICG_RC16M_CTRL_TST_DIV_0                            (0x1UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_1                            (0x2UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_2                            (0x4UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_3                            (0x8UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_4                            (0x10UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_5                            (0x20UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_6                            (0x40UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_TST_DIV_7                            (0x80UL << ICG_RC16M_CTRL_TST_DIV_Pos)
#define ICG_RC16M_CTRL_CALI_Pos                             (31)
#define ICG_RC16M_CTRL_CALI_Msk                             (0x1UL << ICG_RC16M_CTRL_CALI_Pos)
#define ICG_RC16M_CTRL_CALI                                 ICG_RC16M_CTRL_CALI_Msk

/*********************  Bits definition for ICG_PLL_DIV  **********************/
#define ICG_PLL_POSTDIV_Pos                                 (0)
#define ICG_PLL_POSTDIV_Msk                                 (0xfUL << ICG_PLL_POSTDIV_Pos)
#define ICG_PLL_POSTDIV                                     ICG_PLL_POSTDIV_Msk
#define ICG_PLL_POSTDIV_0                                   (0x1UL << ICG_PLL_POSTDIV_Pos)
#define ICG_PLL_POSTDIV_1                                   (0x2UL << ICG_PLL_POSTDIV_Pos)
#define ICG_PLL_POSTDIV_2                                   (0x4UL << ICG_PLL_POSTDIV_Pos)
#define ICG_PLL_POSTDIV_3                                   (0x8UL << ICG_PLL_POSTDIV_Pos)
#define ICG_PLL_FBDIV_Pos                                   (8)
#define ICG_PLL_FBDIV_Msk                                   (0x3fUL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_FBDIV                                       ICG_PLL_FBDIV_Msk
#define ICG_PLL_FBDIV_0                                     (0x1UL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_FBDIV_1                                     (0x2UL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_FBDIV_2                                     (0x4UL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_FBDIV_3                                     (0x8UL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_FBDIV_4                                     (0x10UL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_FBDIV_5                                     (0x20UL << ICG_PLL_FBDIV_Pos)
#define ICG_PLL_PREDIV_Pos                                  (16)
#define ICG_PLL_PREDIV_Msk                                  (0xfUL << ICG_PLL_PREDIV_Pos)
#define ICG_PLL_PREDIV                                      ICG_PLL_PREDIV_Msk
#define ICG_PLL_PREDIV_0                                    (0x1UL << ICG_PLL_PREDIV_Pos)
#define ICG_PLL_PREDIV_1                                    (0x2UL << ICG_PLL_PREDIV_Pos)
#define ICG_PLL_PREDIV_2                                    (0x4UL << ICG_PLL_PREDIV_Pos)
#define ICG_PLL_PREDIV_3                                    (0x8UL << ICG_PLL_PREDIV_Pos)
#define ICG_PLL_VCOCAP_Pos                                  (20)
#define ICG_PLL_VCOCAP_Msk                                  (0x7fUL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP                                      ICG_PLL_VCOCAP_Msk
#define ICG_PLL_VCOCAP_0                                    (0x1UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP_1                                    (0x2UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP_2                                    (0x4UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP_3                                    (0x8UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP_4                                    (0x10UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP_5                                    (0x20UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOCAP_6                                    (0x40UL << ICG_PLL_VCOCAP_Pos)
#define ICG_PLL_VCOBIAS_Pos                                 (28)
#define ICG_PLL_VCOBIAS_Msk                                 (0x3UL << ICG_PLL_VCOBIAS_Pos)
#define ICG_PLL_VCOBIAS                                     ICG_PLL_VCOBIAS_Msk
#define ICG_PLL_VCOBIAS_0                                   (0x1UL << ICG_PLL_VCOBIAS_Pos)
#define ICG_PLL_VCOBIAS_1                                   (0x2UL << ICG_PLL_VCOBIAS_Pos)
#define ICG_PLL_RBPOSTDIV_Pos                               (30)
#define ICG_PLL_RBPOSTDIV_Msk                               (0x1UL << ICG_PLL_RBPOSTDIV_Pos)
#define ICG_PLL_RBPOSTDIV                                   ICG_PLL_RBPOSTDIV_Msk
#define ICG_PLL_RBFBDIV_Pos                                 (31)
#define ICG_PLL_RBFBDIV_Msk                                 (0x1UL << ICG_PLL_RBFBDIV_Pos)
#define ICG_PLL_RBFBDIV                                     ICG_PLL_RBFBDIV_Msk

/*******************  Bits definition for ICG_PLL_PD_CTRL  ********************/
#define ICG_PLL_PD_CP_Pos                                   (0)
#define ICG_PLL_PD_CP_Msk                                   (0x1UL << ICG_PLL_PD_CP_Pos)
#define ICG_PLL_PD_CP                                       ICG_PLL_PD_CP_Msk
#define ICG_PLL_PD_VCO_Pos                                  (1)
#define ICG_PLL_PD_VCO_Msk                                  (0x1UL << ICG_PLL_PD_VCO_Pos)
#define ICG_PLL_PD_VCO                                      ICG_PLL_PD_VCO_Msk
#define ICG_PLL_PD_PDF_Pos                                  (2)
#define ICG_PLL_PD_PDF_Msk                                  (0x1UL << ICG_PLL_PD_PDF_Pos)
#define ICG_PLL_PD_PDF                                      ICG_PLL_PD_PDF_Msk
#define ICG_PLL_PD_VCOCAL_Pos                               (4)
#define ICG_PLL_PD_VCOCAL_Msk                               (0x1UL << ICG_PLL_PD_VCOCAL_Pos)
#define ICG_PLL_PD_VCOCAL                                   ICG_PLL_PD_VCOCAL_Msk
#define ICG_PLL_PD_VCOBUF_Pos                               (5)
#define ICG_PLL_PD_VCOBUF_Msk                               (0x1UL << ICG_PLL_PD_VCOBUF_Pos)
#define ICG_PLL_PD_VCOBUF                                   ICG_PLL_PD_VCOBUF_Msk
#define ICG_PLL_PD_VCOCOMP_Pos                              (6)
#define ICG_PLL_PD_VCOCOMP_Msk                              (0x1UL << ICG_PLL_PD_VCOCOMP_Pos)
#define ICG_PLL_PD_VCOCOMP                                  ICG_PLL_PD_VCOCOMP_Msk
#define ICG_PLL_VCOCAL_EN_Pos                               (7)
#define ICG_PLL_VCOCAL_EN_Msk                               (0x1UL << ICG_PLL_VCOCAL_EN_Pos)
#define ICG_PLL_VCOCAL_EN                                   ICG_PLL_VCOCAL_EN_Msk
#define ICG_PLL_VCOCAL_AUTOB_Pos                            (8)
#define ICG_PLL_VCOCAL_AUTOB_Msk                            (0x1UL << ICG_PLL_VCOCAL_AUTOB_Pos)
#define ICG_PLL_VCOCAL_AUTOB                                ICG_PLL_VCOCAL_AUTOB_Msk
#define ICG_PLL_VCTST_EN_Pos                                (12)
#define ICG_PLL_VCTST_EN_Msk                                (0x1UL << ICG_PLL_VCTST_EN_Pos)
#define ICG_PLL_VCTST_EN                                    ICG_PLL_VCTST_EN_Msk
#define ICG_PLL_PLLCLKTST_EN_Pos                            (13)
#define ICG_PLL_PLLCLKTST_EN_Msk                            (0x1UL << ICG_PLL_PLLCLKTST_EN_Pos)
#define ICG_PLL_PLLCLKTST_EN                                ICG_PLL_PLLCLKTST_EN_Msk

/******************  Bits definition for ICG_PLL_LFCFG_CTRL  ******************/
#define ICG_PLL_IF_CTRL_Pos                                 (0)
#define ICG_PLL_IF_CTRL_Msk                                 (0xffffffUL << ICG_PLL_IF_CTRL_Pos)
#define ICG_PLL_IF_CTRL                                     ICG_PLL_IF_CTRL_Msk
#define ICG_PLL_CLKSRC_Pos                                  (24)
#define ICG_PLL_CLKSRC_Msk                                  (0x1UL << ICG_PLL_CLKSRC_Pos)
#define ICG_PLL_CLKSRC                                      ICG_PLL_CLKSRC_Msk
#define ICG_PLL_PDF_SLCT_Pos                                (25)
#define ICG_PLL_PDF_SLCT_Msk                                (0x7UL << ICG_PLL_PDF_SLCT_Pos)
#define ICG_PLL_PDF_SLCT                                    ICG_PLL_PDF_SLCT_Msk
#define ICG_PLL_PDF_SLCT_0                                  (0x1UL << ICG_PLL_PDF_SLCT_Pos)
#define ICG_PLL_PDF_SLCT_1                                  (0x2UL << ICG_PLL_PDF_SLCT_Pos)
#define ICG_PLL_PDF_SLCT_2                                  (0x4UL << ICG_PLL_PDF_SLCT_Pos)
#define ICG_PLL_SW_VAR_CTRL_Pos                             (28)
#define ICG_PLL_SW_VAR_CTRL_Msk                             (0x1UL << ICG_PLL_SW_VAR_CTRL_Pos)
#define ICG_PLL_SW_VAR_CTRL                                 ICG_PLL_SW_VAR_CTRL_Msk

/*****************  Bits definition for ICG_PLL_VCOCAL_CTRL  ******************/
#define ICG_VCOCAL_COMPVL_Pos                               (0)
#define ICG_VCOCAL_COMPVL_Msk                               (0x3UL << ICG_VCOCAL_COMPVL_Pos)
#define ICG_VCOCAL_COMPVL                                   ICG_VCOCAL_COMPVL_Msk
#define ICG_VCOCAL_COMPVL_0                                 (0x1UL << ICG_VCOCAL_COMPVL_Pos)
#define ICG_VCOCAL_COMPVL_1                                 (0x2UL << ICG_VCOCAL_COMPVL_Pos)
#define ICG_VCOCAL_COMPVH_Pos                               (2)
#define ICG_VCOCAL_COMPVH_Msk                               (0x3UL << ICG_VCOCAL_COMPVH_Pos)
#define ICG_VCOCAL_COMPVH                                   ICG_VCOCAL_COMPVH_Msk
#define ICG_VCOCAL_COMPVH_0                                 (0x1UL << ICG_VCOCAL_COMPVH_Pos)
#define ICG_VCOCAL_COMPVH_1                                 (0x2UL << ICG_VCOCAL_COMPVH_Pos)
#define ICG_VCOCAL_IN_L_RNG_Pos                             (4)
#define ICG_VCOCAL_IN_L_RNG_Msk                             (0x7UL << ICG_VCOCAL_IN_L_RNG_Pos)
#define ICG_VCOCAL_IN_L_RNG                                 ICG_VCOCAL_IN_L_RNG_Msk
#define ICG_VCOCAL_IN_L_RNG_0                               (0x1UL << ICG_VCOCAL_IN_L_RNG_Pos)
#define ICG_VCOCAL_IN_L_RNG_1                               (0x2UL << ICG_VCOCAL_IN_L_RNG_Pos)
#define ICG_VCOCAL_IN_L_RNG_2                               (0x4UL << ICG_VCOCAL_IN_L_RNG_Pos)
#define ICG_VCOCAL_IN_H_RNG_Pos                             (8)
#define ICG_VCOCAL_IN_H_RNG_Msk                             (0x7UL << ICG_VCOCAL_IN_H_RNG_Pos)
#define ICG_VCOCAL_IN_H_RNG                                 ICG_VCOCAL_IN_H_RNG_Msk
#define ICG_VCOCAL_IN_H_RNG_0                               (0x1UL << ICG_VCOCAL_IN_H_RNG_Pos)
#define ICG_VCOCAL_IN_H_RNG_1                               (0x2UL << ICG_VCOCAL_IN_H_RNG_Pos)
#define ICG_VCOCAL_IN_H_RNG_2                               (0x4UL << ICG_VCOCAL_IN_H_RNG_Pos)
#define ICG_VCOCAL_INI_VAL_Pos                              (12)
#define ICG_VCOCAL_INI_VAL_Msk                              (0x7fUL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL                                  ICG_VCOCAL_INI_VAL_Msk
#define ICG_VCOCAL_INI_VAL_0                                (0x1UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL_1                                (0x2UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL_2                                (0x4UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL_3                                (0x8UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL_4                                (0x10UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL_5                                (0x20UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_INI_VAL_6                                (0x40UL << ICG_VCOCAL_INI_VAL_Pos)
#define ICG_VCOCAL_STB_TM_Pos                               (20)
#define ICG_VCOCAL_STB_TM_Msk                               (0x7UL << ICG_VCOCAL_STB_TM_Pos)
#define ICG_VCOCAL_STB_TM                                   ICG_VCOCAL_STB_TM_Msk
#define ICG_VCOCAL_STB_TM_0                                 (0x1UL << ICG_VCOCAL_STB_TM_Pos)
#define ICG_VCOCAL_STB_TM_1                                 (0x2UL << ICG_VCOCAL_STB_TM_Pos)
#define ICG_VCOCAL_STB_TM_2                                 (0x4UL << ICG_VCOCAL_STB_TM_Pos)
#define ICG_VCOCAL_CAL_ITVL_Pos                             (24)
#define ICG_VCOCAL_CAL_ITVL_Msk                             (0x7UL << ICG_VCOCAL_CAL_ITVL_Pos)
#define ICG_VCOCAL_CAL_ITVL                                 ICG_VCOCAL_CAL_ITVL_Msk
#define ICG_VCOCAL_CAL_ITVL_0                               (0x1UL << ICG_VCOCAL_CAL_ITVL_Pos)
#define ICG_VCOCAL_CAL_ITVL_1                               (0x2UL << ICG_VCOCAL_CAL_ITVL_Pos)
#define ICG_VCOCAL_CAL_ITVL_2                               (0x4UL << ICG_VCOCAL_CAL_ITVL_Pos)

/******************  Bits definition for ICG_PLL_IREF_CTRL  *******************/
#define ICG_IREF_OCCTRL_Pos                                 (0)
#define ICG_IREF_OCCTRL_Msk                                 (0x7UL << ICG_IREF_OCCTRL_Pos)
#define ICG_IREF_OCCTRL                                     ICG_IREF_OCCTRL_Msk
#define ICG_IREF_OCCTRL_0                                   (0x1UL << ICG_IREF_OCCTRL_Pos)
#define ICG_IREF_OCCTRL_1                                   (0x2UL << ICG_IREF_OCCTRL_Pos)
#define ICG_IREF_OCCTRL_2                                   (0x4UL << ICG_IREF_OCCTRL_Pos)
#define ICG_IREF_CTRL_Pos                                   (4)
#define ICG_IREF_CTRL_Msk                                   (0x7UL << ICG_IREF_CTRL_Pos)
#define ICG_IREF_CTRL                                       ICG_IREF_CTRL_Msk
#define ICG_IREF_CTRL_0                                     (0x1UL << ICG_IREF_CTRL_Pos)
#define ICG_IREF_CTRL_1                                     (0x2UL << ICG_IREF_CTRL_Pos)
#define ICG_IREF_CTRL_2                                     (0x4UL << ICG_IREF_CTRL_Pos)
#define ICG_IREF_VCOCAP_RD_Pos                              (16)
#define ICG_IREF_VCOCAP_RD_Msk                              (0x7fUL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD                                  ICG_IREF_VCOCAP_RD_Msk
#define ICG_IREF_VCOCAP_RD_0                                (0x1UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD_1                                (0x2UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD_2                                (0x4UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD_3                                (0x8UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD_4                                (0x10UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD_5                                (0x20UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_RD_6                                (0x40UL << ICG_IREF_VCOCAP_RD_Pos)
#define ICG_IREF_VCOCAP_WR_Pos                              (24)
#define ICG_IREF_VCOCAP_WR_Msk                              (0x7fUL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR                                  ICG_IREF_VCOCAP_WR_Msk
#define ICG_IREF_VCOCAP_WR_0                                (0x1UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR_1                                (0x2UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR_2                                (0x4UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR_3                                (0x8UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR_4                                (0x10UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR_5                                (0x20UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_VCOCAP_WR_6                                (0x40UL << ICG_IREF_VCOCAP_WR_Pos)
#define ICG_IREF_PLL_STAT_Pos                               (31)
#define ICG_IREF_PLL_STAT_Msk                               (0x1UL << ICG_IREF_PLL_STAT_Pos)
#define ICG_IREF_PLL_STAT                                   ICG_IREF_PLL_STAT_Msk

/****************  Bits definition for ICG_TIMER_ADV_CLK_DIV  *****************/
#define ICG_TIMACLK_DIV_Pos                                 (0)
#define ICG_TIMACLK_DIV_Msk                                 (0xffffffffUL << ICG_TIMACLK_DIV_Pos)
#define ICG_TIMACLK_DIV                                     ICG_TIMACLK_DIV_Msk

/*****************  Bits definition for ICG_TIMER_B1_CLK_DIV  *****************/
#define ICG_TIMB1_DIV_Pos                                   (0)
#define ICG_TIMB1_DIV_Msk                                   (0xffffffffUL << ICG_TIMB1_DIV_Pos)
#define ICG_TIMB1_DIV                                       ICG_TIMB1_DIV_Msk

/*****************  Bits definition for ICG_TIMER_B2_CLK_DIV  *****************/
#define ICG_TIMB2_DIV_Pos                                   (0)
#define ICG_TIMB2_DIV_Msk                                   (0xffffffffUL << ICG_TIMB2_DIV_Pos)
#define ICG_TIMB2_DIV                                       ICG_TIMB2_DIV_Msk

/******************  Bits definition for ICG_WDT_W_CLK_DIV  *******************/
#define ICG_WDTW_DIV_Pos                                    (0)
#define ICG_WDTW_DIV_Msk                                    (0xffffffffUL << ICG_WDTW_DIV_Pos)
#define ICG_WDTW_DIV                                        ICG_WDTW_DIV_Msk

/*****************  Bits definition for ICG_TIMER_EXCLK_EN_1  *****************/
#define ICG_TMXC_BTMSRC_Pos                                 (0)
#define ICG_TMXC_BTMSRC_Msk                                 (0xffUL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC                                     ICG_TMXC_BTMSRC_Msk
#define ICG_TMXC_BTMSRC_0                                   (0x1UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_1                                   (0x2UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_2                                   (0x4UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_3                                   (0x8UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_4                                   (0x10UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_5                                   (0x20UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_6                                   (0x40UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_BTMSRC_7                                   (0x80UL << ICG_TMXC_BTMSRC_Pos)
#define ICG_TMXC_ATM1SRC_CH_Pos                             (8)
#define ICG_TMXC_ATM1SRC_CH_Msk                             (0x1fUL << ICG_TMXC_ATM1SRC_CH_Pos)
#define ICG_TMXC_ATM1SRC_CH                                 ICG_TMXC_ATM1SRC_CH_Msk
#define ICG_TMXC_ATM1SRC_CH_0                               (0x1UL << ICG_TMXC_ATM1SRC_CH_Pos)
#define ICG_TMXC_ATM1SRC_CH_1                               (0x2UL << ICG_TMXC_ATM1SRC_CH_Pos)
#define ICG_TMXC_ATM1SRC_CH_2                               (0x4UL << ICG_TMXC_ATM1SRC_CH_Pos)
#define ICG_TMXC_ATM1SRC_CH_3                               (0x8UL << ICG_TMXC_ATM1SRC_CH_Pos)
#define ICG_TMXC_ATM1SRC_CH_4                               (0x10UL << ICG_TMXC_ATM1SRC_CH_Pos)
#define ICG_TMXC_ATM2SRC_CH_Pos                             (13)
#define ICG_TMXC_ATM2SRC_CH_Msk                             (0x1fUL << ICG_TMXC_ATM2SRC_CH_Pos)
#define ICG_TMXC_ATM2SRC_CH                                 ICG_TMXC_ATM2SRC_CH_Msk
#define ICG_TMXC_ATM2SRC_CH_0                               (0x1UL << ICG_TMXC_ATM2SRC_CH_Pos)
#define ICG_TMXC_ATM2SRC_CH_1                               (0x2UL << ICG_TMXC_ATM2SRC_CH_Pos)
#define ICG_TMXC_ATM2SRC_CH_2                               (0x4UL << ICG_TMXC_ATM2SRC_CH_Pos)
#define ICG_TMXC_ATM2SRC_CH_3                               (0x8UL << ICG_TMXC_ATM2SRC_CH_Pos)
#define ICG_TMXC_ATM2SRC_CH_4                               (0x10UL << ICG_TMXC_ATM2SRC_CH_Pos)

/*****************  Bits definition for ICG_TIMER_EXCLK_EN_2  *****************/
#define ICG_TMXC_GTM1SRC_CH_Pos                             (0)
#define ICG_TMXC_GTM1SRC_CH_Msk                             (0x1fUL << ICG_TMXC_GTM1SRC_CH_Pos)
#define ICG_TMXC_GTM1SRC_CH                                 ICG_TMXC_GTM1SRC_CH_Msk
#define ICG_TMXC_GTM1SRC_CH_0                               (0x1UL << ICG_TMXC_GTM1SRC_CH_Pos)
#define ICG_TMXC_GTM1SRC_CH_1                               (0x2UL << ICG_TMXC_GTM1SRC_CH_Pos)
#define ICG_TMXC_GTM1SRC_CH_2                               (0x4UL << ICG_TMXC_GTM1SRC_CH_Pos)
#define ICG_TMXC_GTM1SRC_CH_3                               (0x8UL << ICG_TMXC_GTM1SRC_CH_Pos)
#define ICG_TMXC_GTM1SRC_CH_4                               (0x10UL << ICG_TMXC_GTM1SRC_CH_Pos)
#define ICG_TMXC_GTM2SRC_CH_Pos                             (5)
#define ICG_TMXC_GTM2SRC_CH_Msk                             (0x1fUL << ICG_TMXC_GTM2SRC_CH_Pos)
#define ICG_TMXC_GTM2SRC_CH                                 ICG_TMXC_GTM2SRC_CH_Msk
#define ICG_TMXC_GTM2SRC_CH_0                               (0x1UL << ICG_TMXC_GTM2SRC_CH_Pos)
#define ICG_TMXC_GTM2SRC_CH_1                               (0x2UL << ICG_TMXC_GTM2SRC_CH_Pos)
#define ICG_TMXC_GTM2SRC_CH_2                               (0x4UL << ICG_TMXC_GTM2SRC_CH_Pos)
#define ICG_TMXC_GTM2SRC_CH_3                               (0x8UL << ICG_TMXC_GTM2SRC_CH_Pos)
#define ICG_TMXC_GTM2SRC_CH_4                               (0x10UL << ICG_TMXC_GTM2SRC_CH_Pos)
#define ICG_TMXC_GTM3SRC_CH_Pos                             (10)
#define ICG_TMXC_GTM3SRC_CH_Msk                             (0x1fUL << ICG_TMXC_GTM3SRC_CH_Pos)
#define ICG_TMXC_GTM3SRC_CH                                 ICG_TMXC_GTM3SRC_CH_Msk
#define ICG_TMXC_GTM3SRC_CH_0                               (0x1UL << ICG_TMXC_GTM3SRC_CH_Pos)
#define ICG_TMXC_GTM3SRC_CH_1                               (0x2UL << ICG_TMXC_GTM3SRC_CH_Pos)
#define ICG_TMXC_GTM3SRC_CH_2                               (0x4UL << ICG_TMXC_GTM3SRC_CH_Pos)
#define ICG_TMXC_GTM3SRC_CH_3                               (0x8UL << ICG_TMXC_GTM3SRC_CH_Pos)
#define ICG_TMXC_GTM3SRC_CH_4                               (0x10UL << ICG_TMXC_GTM3SRC_CH_Pos)
#define ICG_TMXC_GTM4SRC_CH_Pos                             (15)
#define ICG_TMXC_GTM4SRC_CH_Msk                             (0x1fUL << ICG_TMXC_GTM4SRC_CH_Pos)
#define ICG_TMXC_GTM4SRC_CH                                 ICG_TMXC_GTM4SRC_CH_Msk
#define ICG_TMXC_GTM4SRC_CH_0                               (0x1UL << ICG_TMXC_GTM4SRC_CH_Pos)
#define ICG_TMXC_GTM4SRC_CH_1                               (0x2UL << ICG_TMXC_GTM4SRC_CH_Pos)
#define ICG_TMXC_GTM4SRC_CH_2                               (0x4UL << ICG_TMXC_GTM4SRC_CH_Pos)
#define ICG_TMXC_GTM4SRC_CH_3                               (0x8UL << ICG_TMXC_GTM4SRC_CH_Pos)
#define ICG_TMXC_GTM4SRC_CH_4                               (0x10UL << ICG_TMXC_GTM4SRC_CH_Pos)

/*******************  Bits definition for ICG_ADC_CLK_DIV  ********************/
#define ICG_ADCCLK_DIV_Pos                                  (0)
#define ICG_ADCCLK_DIV_Msk                                  (0xffffffffUL << ICG_ADCCLK_DIV_Pos)
#define ICG_ADCCLK_DIV                                      ICG_ADCCLK_DIV_Msk

/******************************************************************************/
/*                                                                            */
/*                                   ICTL                                     */
/*                                                                            */
/******************************************************************************/

/********************  Bits definition for ICTL_IRQINTENL  ********************/
#define ICTL_ICTL_IRQ_EN_CH_Pos                             (0)
#define ICTL_ICTL_IRQ_EN_CH_Msk                             (0xffffffffUL << ICTL_ICTL_IRQ_EN_CH_Pos)
#define ICTL_ICTL_IRQ_EN_CH                                 ICTL_ICTL_IRQ_EN_CH_Msk

/********************  Bits definition for ICTL_IRQINTENH  ********************/
#define ICTL_ICTL_IRQ_EN_H_CH_Pos                           (0)
#define ICTL_ICTL_IRQ_EN_H_CH_Msk                           (0xffffffffUL << ICTL_ICTL_IRQ_EN_H_CH_Pos)
#define ICTL_ICTL_IRQ_EN_H_CH                               ICTL_ICTL_IRQ_EN_H_CH_Msk

/*******************  Bits definition for ICTL_IRQINTMASKL  *******************/
#define ICTL_ICTL_IRQ_MSK_CH_Pos                            (0)
#define ICTL_ICTL_IRQ_MSK_CH_Msk                            (0xffffffffUL << ICTL_ICTL_IRQ_MSK_CH_Pos)
#define ICTL_ICTL_IRQ_MSK_CH                                ICTL_ICTL_IRQ_MSK_CH_Msk

/*******************  Bits definition for ICTL_IRQINTMASKH  *******************/
#define ICTL_ICTL_IRQ_MSK_H_CH_Pos                          (0)
#define ICTL_ICTL_IRQ_MSK_H_CH_Msk                          (0xffffffffUL << ICTL_ICTL_IRQ_MSK_H_CH_Pos)
#define ICTL_ICTL_IRQ_MSK_H_CH                              ICTL_ICTL_IRQ_MSK_H_CH_Msk

/******************  Bits definition for ICTL_IRQINTFORCEL  *******************/
#define ICTL_ICTL_IRQ_FRC_CH_Pos                            (0)
#define ICTL_ICTL_IRQ_FRC_CH_Msk                            (0xffffffffUL << ICTL_ICTL_IRQ_FRC_CH_Pos)
#define ICTL_ICTL_IRQ_FRC_CH                                ICTL_ICTL_IRQ_FRC_CH_Msk

/******************  Bits definition for ICTL_IRQINTFORCEH  *******************/
#define ICTL_ICTL_IRQ_FRC_H_CH_Pos                          (0)
#define ICTL_ICTL_IRQ_FRC_H_CH_Msk                          (0xffffffffUL << ICTL_ICTL_IRQ_FRC_H_CH_Pos)
#define ICTL_ICTL_IRQ_FRC_H_CH                              ICTL_ICTL_IRQ_FRC_H_CH_Msk

/******************  Bits definition for ICTL_IRQRAWSTATUSL  ******************/
#define ICTL_ICTL_IRQ_RS_CH_Pos                             (0)
#define ICTL_ICTL_IRQ_RS_CH_Msk                             (0xffffffffUL << ICTL_ICTL_IRQ_RS_CH_Pos)
#define ICTL_ICTL_IRQ_RS_CH                                 ICTL_ICTL_IRQ_RS_CH_Msk

/******************  Bits definition for ICTL_IRQRAWSTATUSH  ******************/
#define ICTL_ICTL_IRQ_RS_H_CH_Pos                           (0)
#define ICTL_ICTL_IRQ_RS_H_CH_Msk                           (0xffffffffUL << ICTL_ICTL_IRQ_RS_H_CH_Pos)
#define ICTL_ICTL_IRQ_RS_H_CH                               ICTL_ICTL_IRQ_RS_H_CH_Msk

/*******************  Bits definition for ICTL_IRQSTATUSL  ********************/
#define ICTL_ICTL_IRQ_S_CH_Pos                              (0)
#define ICTL_ICTL_IRQ_S_CH_Msk                              (0xffffffffUL << ICTL_ICTL_IRQ_S_CH_Pos)
#define ICTL_ICTL_IRQ_S_CH                                  ICTL_ICTL_IRQ_S_CH_Msk

/*******************  Bits definition for ICTL_IRQSTATUSH  ********************/
#define ICTL_ICTL_IRQ_S_H_CH_Pos                            (0)
#define ICTL_ICTL_IRQ_S_H_CH_Msk                            (0xffffffffUL << ICTL_ICTL_IRQ_S_H_CH_Pos)
#define ICTL_ICTL_IRQ_S_H_CH                                ICTL_ICTL_IRQ_S_H_CH_Msk

/*****************  Bits definition for ICTL_IRQMASKSTATUSL  ******************/
#define ICTL_ICTL_IRQ_MS_CH_Pos                             (0)
#define ICTL_ICTL_IRQ_MS_CH_Msk                             (0xffffffffUL << ICTL_ICTL_IRQ_MS_CH_Pos)
#define ICTL_ICTL_IRQ_MS_CH                                 ICTL_ICTL_IRQ_MS_CH_Msk

/*****************  Bits definition for ICTL_IRQMASKSTATUSH  ******************/
#define ICTL_ICTL_IRQ_MS_H_CH_Pos                           (0)
#define ICTL_ICTL_IRQ_MS_H_CH_Msk                           (0xffffffffUL << ICTL_ICTL_IRQ_MS_H_CH_Pos)
#define ICTL_ICTL_IRQ_MS_H_CH                               ICTL_ICTL_IRQ_MS_H_CH_Msk

/*****************  Bits definition for ICTL_IRQFINALSTATUSL  *****************/
#define ICTL_ICTL_IRQ_FS_CH_Pos                             (0)
#define ICTL_ICTL_IRQ_FS_CH_Msk                             (0xffffffffUL << ICTL_ICTL_IRQ_FS_CH_Pos)
#define ICTL_ICTL_IRQ_FS_CH                                 ICTL_ICTL_IRQ_FS_CH_Msk

/*****************  Bits definition for ICTL_IRQFINALSTATUSH  *****************/
#define ICTL_ICTL_IRQ_FS_H_CH_Pos                           (0)
#define ICTL_ICTL_IRQ_FS_H_CH_Msk                           (0xffffffffUL << ICTL_ICTL_IRQ_FS_H_CH_Pos)
#define ICTL_ICTL_IRQ_FS_H_CH                               ICTL_ICTL_IRQ_FS_H_CH_Msk

/********************  Bits definition for ICTL_FIQINTEN  *********************/
#define ICTL_ICTL_FIQ_EN_CH_Pos                             (0)
#define ICTL_ICTL_FIQ_EN_CH_Msk                             (0xfUL << ICTL_ICTL_FIQ_EN_CH_Pos)
#define ICTL_ICTL_FIQ_EN_CH                                 ICTL_ICTL_FIQ_EN_CH_Msk
#define ICTL_ICTL_FIQ_EN_CH_0                               (0x1UL << ICTL_ICTL_FIQ_EN_CH_Pos)
#define ICTL_ICTL_FIQ_EN_CH_1                               (0x2UL << ICTL_ICTL_FIQ_EN_CH_Pos)
#define ICTL_ICTL_FIQ_EN_CH_2                               (0x4UL << ICTL_ICTL_FIQ_EN_CH_Pos)
#define ICTL_ICTL_FIQ_EN_CH_3                               (0x8UL << ICTL_ICTL_FIQ_EN_CH_Pos)

/*******************  Bits definition for ICTL_FIQINTMASK  ********************/
#define ICTL_ICTL_FIQ_MSK_CH_Pos                            (0)
#define ICTL_ICTL_FIQ_MSK_CH_Msk                            (0xfUL << ICTL_ICTL_FIQ_MSK_CH_Pos)
#define ICTL_ICTL_FIQ_MSK_CH                                ICTL_ICTL_FIQ_MSK_CH_Msk
#define ICTL_ICTL_FIQ_MSK_CH_0                              (0x1UL << ICTL_ICTL_FIQ_MSK_CH_Pos)
#define ICTL_ICTL_FIQ_MSK_CH_1                              (0x2UL << ICTL_ICTL_FIQ_MSK_CH_Pos)
#define ICTL_ICTL_FIQ_MSK_CH_2                              (0x4UL << ICTL_ICTL_FIQ_MSK_CH_Pos)
#define ICTL_ICTL_FIQ_MSK_CH_3                              (0x8UL << ICTL_ICTL_FIQ_MSK_CH_Pos)

/*******************  Bits definition for ICTL_FIQINTFORCE  *******************/
#define ICTL_ICTL_FIQ_FRC_CH_Pos                            (0)
#define ICTL_ICTL_FIQ_FRC_CH_Msk                            (0xfUL << ICTL_ICTL_FIQ_FRC_CH_Pos)
#define ICTL_ICTL_FIQ_FRC_CH                                ICTL_ICTL_FIQ_FRC_CH_Msk
#define ICTL_ICTL_FIQ_FRC_CH_0                              (0x1UL << ICTL_ICTL_FIQ_FRC_CH_Pos)
#define ICTL_ICTL_FIQ_FRC_CH_1                              (0x2UL << ICTL_ICTL_FIQ_FRC_CH_Pos)
#define ICTL_ICTL_FIQ_FRC_CH_2                              (0x4UL << ICTL_ICTL_FIQ_FRC_CH_Pos)
#define ICTL_ICTL_FIQ_FRC_CH_3                              (0x8UL << ICTL_ICTL_FIQ_FRC_CH_Pos)

/******************  Bits definition for ICTL_FIQRAWSTATUS  *******************/
#define ICTL_ICTL_FIQ_RS_CH_Pos                             (0)
#define ICTL_ICTL_FIQ_RS_CH_Msk                             (0xfUL << ICTL_ICTL_FIQ_RS_CH_Pos)
#define ICTL_ICTL_FIQ_RS_CH                                 ICTL_ICTL_FIQ_RS_CH_Msk
#define ICTL_ICTL_FIQ_RS_CH_0                               (0x1UL << ICTL_ICTL_FIQ_RS_CH_Pos)
#define ICTL_ICTL_FIQ_RS_CH_1                               (0x2UL << ICTL_ICTL_FIQ_RS_CH_Pos)
#define ICTL_ICTL_FIQ_RS_CH_2                               (0x4UL << ICTL_ICTL_FIQ_RS_CH_Pos)
#define ICTL_ICTL_FIQ_RS_CH_3                               (0x8UL << ICTL_ICTL_FIQ_RS_CH_Pos)

/********************  Bits definition for ICTL_FIQSTATUS  ********************/
#define ICTL_ICTL_FIQ_S_CH_Pos                              (0)
#define ICTL_ICTL_FIQ_S_CH_Msk                              (0xfUL << ICTL_ICTL_FIQ_S_CH_Pos)
#define ICTL_ICTL_FIQ_S_CH                                  ICTL_ICTL_FIQ_S_CH_Msk
#define ICTL_ICTL_FIQ_S_CH_0                                (0x1UL << ICTL_ICTL_FIQ_S_CH_Pos)
#define ICTL_ICTL_FIQ_S_CH_1                                (0x2UL << ICTL_ICTL_FIQ_S_CH_Pos)
#define ICTL_ICTL_FIQ_S_CH_2                                (0x4UL << ICTL_ICTL_FIQ_S_CH_Pos)
#define ICTL_ICTL_FIQ_S_CH_3                                (0x8UL << ICTL_ICTL_FIQ_S_CH_Pos)

/*****************  Bits definition for ICTL_FIQFINALSTATUS  ******************/
#define ICTL_ICTL_FIQ_FS_CH_Pos                             (0)
#define ICTL_ICTL_FIQ_FS_CH_Msk                             (0xfUL << ICTL_ICTL_FIQ_FS_CH_Pos)
#define ICTL_ICTL_FIQ_FS_CH                                 ICTL_ICTL_FIQ_FS_CH_Msk
#define ICTL_ICTL_FIQ_FS_CH_0                               (0x1UL << ICTL_ICTL_FIQ_FS_CH_Pos)
#define ICTL_ICTL_FIQ_FS_CH_1                               (0x2UL << ICTL_ICTL_FIQ_FS_CH_Pos)
#define ICTL_ICTL_FIQ_FS_CH_2                               (0x4UL << ICTL_ICTL_FIQ_FS_CH_Pos)
#define ICTL_ICTL_FIQ_FS_CH_3                               (0x8UL << ICTL_ICTL_FIQ_FS_CH_Pos)

/********************  Bits definition for ICTL_IRQPLEVEL  ********************/
#define ICTL_ICTL_IRQ_PLEVEL_Pos                            (0)
#define ICTL_ICTL_IRQ_PLEVEL_Msk                            (0xfUL << ICTL_ICTL_IRQ_PLEVEL_Pos)
#define ICTL_ICTL_IRQ_PLEVEL                                ICTL_ICTL_IRQ_PLEVEL_Msk
#define ICTL_ICTL_IRQ_PLEVEL_0                              (0x1UL << ICTL_ICTL_IRQ_PLEVEL_Pos)
#define ICTL_ICTL_IRQ_PLEVEL_1                              (0x2UL << ICTL_ICTL_IRQ_PLEVEL_Pos)
#define ICTL_ICTL_IRQ_PLEVEL_2                              (0x4UL << ICTL_ICTL_IRQ_PLEVEL_Pos)
#define ICTL_ICTL_IRQ_PLEVEL_3                              (0x8UL << ICTL_ICTL_IRQ_PLEVEL_Pos)

/******************************************************************************/
/*                                                                            */
/*                                   LED                                      */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for LED_CTRL  ***********************/
#define LED_CTRL_CE_Pos                                     (0)
#define LED_CTRL_CE_Msk                                     (0xffUL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE                                         LED_CTRL_CE_Msk
#define LED_CTRL_CE_0                                       (0x1UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_1                                       (0x2UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_2                                       (0x4UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_3                                       (0x8UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_4                                       (0x10UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_5                                       (0x20UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_6                                       (0x40UL << LED_CTRL_CE_Pos)
#define LED_CTRL_CE_7                                       (0x80UL << LED_CTRL_CE_Pos)
#define LED_CTRL_SE_Pos                                     (8)
#define LED_CTRL_SE_Msk                                     (0x1ffUL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE                                         LED_CTRL_SE_Msk
#define LED_CTRL_SE_0                                       (0x1UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_1                                       (0x2UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_2                                       (0x4UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_3                                       (0x8UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_4                                       (0x10UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_5                                       (0x20UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_6                                       (0x40UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_7                                       (0x80UL << LED_CTRL_SE_Pos)
#define LED_CTRL_SE_8                                       (0x100UL << LED_CTRL_SE_Pos)
#define LED_CTRL_LEDEN_Pos                                  (17)
#define LED_CTRL_LEDEN_Msk                                  (0x1UL << LED_CTRL_LEDEN_Pos)
#define LED_CTRL_LEDEN                                      LED_CTRL_LEDEN_Msk
#define LED_CTRL_UDE_Pos                                    (18)
#define LED_CTRL_UDE_Msk                                    (0x1UL << LED_CTRL_UDE_Pos)
#define LED_CTRL_UDE                                        LED_CTRL_UDE_Msk
#define LED_CTRL_FDE_Pos                                    (19)
#define LED_CTRL_FDE_Msk                                    (0x1UL << LED_CTRL_FDE_Pos)
#define LED_CTRL_FDE                                        LED_CTRL_FDE_Msk
#define LED_CTRL_CDE_Pos                                    (20)
#define LED_CTRL_CDE_Msk                                    (0x1UL << LED_CTRL_CDE_Pos)
#define LED_CTRL_CDE                                        LED_CTRL_CDE_Msk
#define LED_CTRL_UIE_Pos                                    (21)
#define LED_CTRL_UIE_Msk                                    (0x1UL << LED_CTRL_UIE_Pos)
#define LED_CTRL_UIE                                        LED_CTRL_UIE_Msk
#define LED_CTRL_FIE_Pos                                    (22)
#define LED_CTRL_FIE_Msk                                    (0x1UL << LED_CTRL_FIE_Pos)
#define LED_CTRL_FIE                                        LED_CTRL_FIE_Msk
#define LED_CTRL_CIE_Pos                                    (23)
#define LED_CTRL_CIE_Msk                                    (0x1UL << LED_CTRL_CIE_Pos)
#define LED_CTRL_CIE                                        LED_CTRL_CIE_Msk
#define LED_CTRL_PIE_Pos                                    (24)
#define LED_CTRL_PIE_Msk                                    (0x1UL << LED_CTRL_PIE_Pos)
#define LED_CTRL_PIE                                        LED_CTRL_PIE_Msk
#define LED_CTRL_ITRIM_Pos                                  (25)
#define LED_CTRL_ITRIM_Msk                                  (0xfUL << LED_CTRL_ITRIM_Pos)
#define LED_CTRL_ITRIM                                      LED_CTRL_ITRIM_Msk
#define LED_CTRL_ITRIM_0                                    (0x1UL << LED_CTRL_ITRIM_Pos)
#define LED_CTRL_ITRIM_1                                    (0x2UL << LED_CTRL_ITRIM_Pos)
#define LED_CTRL_ITRIM_2                                    (0x4UL << LED_CTRL_ITRIM_Pos)
#define LED_CTRL_ITRIM_3                                    (0x8UL << LED_CTRL_ITRIM_Pos)
#define LED_CTRL_ON_Pos                                     (29)
#define LED_CTRL_ON_Msk                                     (0x1UL << LED_CTRL_ON_Pos)
#define LED_CTRL_ON                                         LED_CTRL_ON_Msk
#define LED_CTRL_SWME_Pos                                   (30)
#define LED_CTRL_SWME_Msk                                   (0x1UL << LED_CTRL_SWME_Pos)
#define LED_CTRL_SWME                                       LED_CTRL_SWME_Msk

/***********************  Bits definition for LED_CFG  ************************/
#define LED_CFG_PSC_Pos                                     (0)
#define LED_CFG_PSC_Msk                                     (0xffffUL << LED_CFG_PSC_Pos)
#define LED_CFG_PSC                                         LED_CFG_PSC_Msk
#define LED_CFG_DTW_Pos                                     (16)
#define LED_CFG_DTW_Msk                                     (0xffUL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW                                         LED_CFG_DTW_Msk
#define LED_CFG_DTW_0                                       (0x1UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_1                                       (0x2UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_2                                       (0x4UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_3                                       (0x8UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_4                                       (0x10UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_5                                       (0x20UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_6                                       (0x40UL << LED_CFG_DTW_Pos)
#define LED_CFG_DTW_7                                       (0x80UL << LED_CFG_DTW_Pos)
#define LED_CFG_IFN_Pos                                     (24)
#define LED_CFG_IFN_Msk                                     (0xffUL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN                                         LED_CFG_IFN_Msk
#define LED_CFG_IFN_0                                       (0x1UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_1                                       (0x2UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_2                                       (0x4UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_3                                       (0x8UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_4                                       (0x10UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_5                                       (0x20UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_6                                       (0x40UL << LED_CFG_IFN_Pos)
#define LED_CFG_IFN_7                                       (0x80UL << LED_CFG_IFN_Pos)

/***********************  Bits definition for LED_MODE  ***********************/
#define LED_MODE_ALAST_Pos                                  (0)
#define LED_MODE_ALAST_Msk                                  (0x7fUL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST                                      LED_MODE_ALAST_Msk
#define LED_MODE_ALAST_0                                    (0x1UL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST_1                                    (0x2UL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST_2                                    (0x4UL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST_3                                    (0x8UL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST_4                                    (0x10UL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST_5                                    (0x20UL << LED_MODE_ALAST_Pos)
#define LED_MODE_ALAST_6                                    (0x40UL << LED_MODE_ALAST_Pos)
#define LED_MODE_DIMS_Pos                                   (8)
#define LED_MODE_DIMS_Msk                                   (0x7UL << LED_MODE_DIMS_Pos)
#define LED_MODE_DIMS                                       LED_MODE_DIMS_Msk
#define LED_MODE_DIMS_0                                     (0x1UL << LED_MODE_DIMS_Pos)
#define LED_MODE_DIMS_1                                     (0x2UL << LED_MODE_DIMS_Pos)
#define LED_MODE_DIMS_2                                     (0x4UL << LED_MODE_DIMS_Pos)
#define LED_MODE_BRTS_Pos                                   (11)
#define LED_MODE_BRTS_Msk                                   (0x1UL << LED_MODE_BRTS_Pos)
#define LED_MODE_BRTS                                       LED_MODE_BRTS_Msk
#define LED_MODE_DMD_Pos                                    (16)
#define LED_MODE_DMD_Msk                                    (0x1UL << LED_MODE_DMD_Pos)
#define LED_MODE_DMD                                        LED_MODE_DMD_Msk
#define LED_MODE_RMD_Pos                                    (17)
#define LED_MODE_RMD_Msk                                    (0x1UL << LED_MODE_RMD_Pos)
#define LED_MODE_RMD                                        LED_MODE_RMD_Msk
#define LED_MODE_BFN_Pos                                    (18)
#define LED_MODE_BFN_Msk                                    (0x3fUL << LED_MODE_BFN_Pos)
#define LED_MODE_BFN                                        LED_MODE_BFN_Msk
#define LED_MODE_BFN_0                                      (0x1UL << LED_MODE_BFN_Pos)
#define LED_MODE_BFN_1                                      (0x2UL << LED_MODE_BFN_Pos)
#define LED_MODE_BFN_2                                      (0x4UL << LED_MODE_BFN_Pos)
#define LED_MODE_BFN_3                                      (0x8UL << LED_MODE_BFN_Pos)
#define LED_MODE_BFN_4                                      (0x10UL << LED_MODE_BFN_Pos)
#define LED_MODE_BFN_5                                      (0x20UL << LED_MODE_BFN_Pos)
#define LED_MODE_DN_Pos                                     (25)
#define LED_MODE_DN_Msk                                     (0x7UL << LED_MODE_DN_Pos)
#define LED_MODE_DN                                         LED_MODE_DN_Msk
#define LED_MODE_DN_0                                       (0x1UL << LED_MODE_DN_Pos)
#define LED_MODE_DN_1                                       (0x2UL << LED_MODE_DN_Pos)
#define LED_MODE_DN_2                                       (0x4UL << LED_MODE_DN_Pos)

/***********************  Bits definition for LED_BRG1  ***********************/
#define LED_BRG_BRT0_Pos                                    (0)
#define LED_BRG_BRT0_Msk                                    (0x1fUL << LED_BRG_BRT0_Pos)
#define LED_BRG_BRT0                                        LED_BRG_BRT0_Msk
#define LED_BRG_BRT0_0                                      (0x1UL << LED_BRG_BRT0_Pos)
#define LED_BRG_BRT0_1                                      (0x2UL << LED_BRG_BRT0_Pos)
#define LED_BRG_BRT0_2                                      (0x4UL << LED_BRG_BRT0_Pos)
#define LED_BRG_BRT0_3                                      (0x8UL << LED_BRG_BRT0_Pos)
#define LED_BRG_BRT0_4                                      (0x10UL << LED_BRG_BRT0_Pos)
#define LED_BRG_BRT1_Pos                                    (8)
#define LED_BRG_BRT1_Msk                                    (0x1fUL << LED_BRG_BRT1_Pos)
#define LED_BRG_BRT1                                        LED_BRG_BRT1_Msk
#define LED_BRG_BRT1_0                                      (0x1UL << LED_BRG_BRT1_Pos)
#define LED_BRG_BRT1_1                                      (0x2UL << LED_BRG_BRT1_Pos)
#define LED_BRG_BRT1_2                                      (0x4UL << LED_BRG_BRT1_Pos)
#define LED_BRG_BRT1_3                                      (0x8UL << LED_BRG_BRT1_Pos)
#define LED_BRG_BRT1_4                                      (0x10UL << LED_BRG_BRT1_Pos)
#define LED_BRG_BRT2_Pos                                    (16)
#define LED_BRG_BRT2_Msk                                    (0x1fUL << LED_BRG_BRT2_Pos)
#define LED_BRG_BRT2                                        LED_BRG_BRT2_Msk
#define LED_BRG_BRT2_0                                      (0x1UL << LED_BRG_BRT2_Pos)
#define LED_BRG_BRT2_1                                      (0x2UL << LED_BRG_BRT2_Pos)
#define LED_BRG_BRT2_2                                      (0x4UL << LED_BRG_BRT2_Pos)
#define LED_BRG_BRT2_3                                      (0x8UL << LED_BRG_BRT2_Pos)
#define LED_BRG_BRT2_4                                      (0x10UL << LED_BRG_BRT2_Pos)
#define LED_BRG_BRT3_Pos                                    (24)
#define LED_BRG_BRT3_Msk                                    (0x1fUL << LED_BRG_BRT3_Pos)
#define LED_BRG_BRT3                                        LED_BRG_BRT3_Msk
#define LED_BRG_BRT3_0                                      (0x1UL << LED_BRG_BRT3_Pos)
#define LED_BRG_BRT3_1                                      (0x2UL << LED_BRG_BRT3_Pos)
#define LED_BRG_BRT3_2                                      (0x4UL << LED_BRG_BRT3_Pos)
#define LED_BRG_BRT3_3                                      (0x8UL << LED_BRG_BRT3_Pos)
#define LED_BRG_BRT3_4                                      (0x10UL << LED_BRG_BRT3_Pos)

/***********************  Bits definition for LED_BRG2  ***********************/
#define LED_BRG_BRT4_Pos                                    (0)
#define LED_BRG_BRT4_Msk                                    (0x1fUL << LED_BRG_BRT4_Pos)
#define LED_BRG_BRT4                                        LED_BRG_BRT4_Msk
#define LED_BRG_BRT4_0                                      (0x1UL << LED_BRG_BRT4_Pos)
#define LED_BRG_BRT4_1                                      (0x2UL << LED_BRG_BRT4_Pos)
#define LED_BRG_BRT4_2                                      (0x4UL << LED_BRG_BRT4_Pos)
#define LED_BRG_BRT4_3                                      (0x8UL << LED_BRG_BRT4_Pos)
#define LED_BRG_BRT4_4                                      (0x10UL << LED_BRG_BRT4_Pos)
#define LED_BRG_BRT5_Pos                                    (8)
#define LED_BRG_BRT5_Msk                                    (0x1fUL << LED_BRG_BRT5_Pos)
#define LED_BRG_BRT5                                        LED_BRG_BRT5_Msk
#define LED_BRG_BRT5_0                                      (0x1UL << LED_BRG_BRT5_Pos)
#define LED_BRG_BRT5_1                                      (0x2UL << LED_BRG_BRT5_Pos)
#define LED_BRG_BRT5_2                                      (0x4UL << LED_BRG_BRT5_Pos)
#define LED_BRG_BRT5_3                                      (0x8UL << LED_BRG_BRT5_Pos)
#define LED_BRG_BRT5_4                                      (0x10UL << LED_BRG_BRT5_Pos)
#define LED_BRG_BRT6_Pos                                    (16)
#define LED_BRG_BRT6_Msk                                    (0x1fUL << LED_BRG_BRT6_Pos)
#define LED_BRG_BRT6                                        LED_BRG_BRT6_Msk
#define LED_BRG_BRT6_0                                      (0x1UL << LED_BRG_BRT6_Pos)
#define LED_BRG_BRT6_1                                      (0x2UL << LED_BRG_BRT6_Pos)
#define LED_BRG_BRT6_2                                      (0x4UL << LED_BRG_BRT6_Pos)
#define LED_BRG_BRT6_3                                      (0x8UL << LED_BRG_BRT6_Pos)
#define LED_BRG_BRT6_4                                      (0x10UL << LED_BRG_BRT6_Pos)
#define LED_BRG_BRT7_Pos                                    (24)
#define LED_BRG_BRT7_Msk                                    (0x1fUL << LED_BRG_BRT7_Pos)
#define LED_BRG_BRT7                                        LED_BRG_BRT7_Msk
#define LED_BRG_BRT7_0                                      (0x1UL << LED_BRG_BRT7_Pos)
#define LED_BRG_BRT7_1                                      (0x2UL << LED_BRG_BRT7_Pos)
#define LED_BRG_BRT7_2                                      (0x4UL << LED_BRG_BRT7_Pos)
#define LED_BRG_BRT7_3                                      (0x8UL << LED_BRG_BRT7_Pos)
#define LED_BRG_BRT7_4                                      (0x10UL << LED_BRG_BRT7_Pos)

/***********************  Bits definition for LED_BRG3  ***********************/
#define LED_BRG_BRT8_Pos                                    (0)
#define LED_BRG_BRT8_Msk                                    (0x1fUL << LED_BRG_BRT8_Pos)
#define LED_BRG_BRT8                                        LED_BRG_BRT8_Msk
#define LED_BRG_BRT8_0                                      (0x1UL << LED_BRG_BRT8_Pos)
#define LED_BRG_BRT8_1                                      (0x2UL << LED_BRG_BRT8_Pos)
#define LED_BRG_BRT8_2                                      (0x4UL << LED_BRG_BRT8_Pos)
#define LED_BRG_BRT8_3                                      (0x8UL << LED_BRG_BRT8_Pos)
#define LED_BRG_BRT8_4                                      (0x10UL << LED_BRG_BRT8_Pos)

/************************  Bits definition for LED_EG  ************************/
#define LED_EG_UG_Pos                                       (0)
#define LED_EG_UG_Msk                                       (0x1UL << LED_EG_UG_Pos)
#define LED_EG_UG                                           LED_EG_UG_Msk

/**********************  Bits definition for LED_STATUS  **********************/
#define LED_STATUS_UIF_Pos                                  (0)
#define LED_STATUS_UIF_Msk                                  (0x1UL << LED_STATUS_UIF_Pos)
#define LED_STATUS_UIF                                      LED_STATUS_UIF_Msk
#define LED_STATUS_FIF_Pos                                  (1)
#define LED_STATUS_FIF_Msk                                  (0x1UL << LED_STATUS_FIF_Pos)
#define LED_STATUS_FIF                                      LED_STATUS_FIF_Msk
#define LED_STATUS_CIF_Pos                                  (2)
#define LED_STATUS_CIF_Msk                                  (0x1UL << LED_STATUS_CIF_Pos)
#define LED_STATUS_CIF                                      LED_STATUS_CIF_Msk
#define LED_STATUS_PIF_Pos                                  (3)
#define LED_STATUS_PIF_Msk                                  (0x1UL << LED_STATUS_PIF_Pos)
#define LED_STATUS_PIF                                      LED_STATUS_PIF_Msk

/**********************  Bits definition for LED_DEBUG  ***********************/
#define LED_DEBUG_FRMN_Pos                                  (0)
#define LED_DEBUG_FRMN_Msk                                  (0x7fUL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN                                      LED_DEBUG_FRMN_Msk
#define LED_DEBUG_FRMN_0                                    (0x1UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN_1                                    (0x2UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN_2                                    (0x4UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN_3                                    (0x8UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN_4                                    (0x10UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN_5                                    (0x20UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FRMN_6                                    (0x40UL << LED_DEBUG_FRMN_Pos)
#define LED_DEBUG_FSM_Pos                                   (16)
#define LED_DEBUG_FSM_Msk                                   (0x7UL << LED_DEBUG_FSM_Pos)
#define LED_DEBUG_FSM                                       LED_DEBUG_FSM_Msk
#define LED_DEBUG_FSM_0                                     (0x1UL << LED_DEBUG_FSM_Pos)
#define LED_DEBUG_FSM_1                                     (0x2UL << LED_DEBUG_FSM_Pos)
#define LED_DEBUG_FSM_2                                     (0x4UL << LED_DEBUG_FSM_Pos)
#define LED_DEBUG_BUFERR_Pos                                (19)
#define LED_DEBUG_BUFERR_Msk                                (0x1UL << LED_DEBUG_BUFERR_Pos)
#define LED_DEBUG_BUFERR                                    LED_DEBUG_BUFERR_Msk
#define LED_DEBUG_ADONERR_Pos                               (20)
#define LED_DEBUG_ADONERR_Msk                               (0x1UL << LED_DEBUG_ADONERR_Pos)
#define LED_DEBUG_ADONERR                                   LED_DEBUG_ADONERR_Msk

/********************  Bits definition for LED_BUFF[128]  *********************/

/******************************************************************************/
/*                                                                            */
/*                                   MDU                                      */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for MDU_PDCTRL  **********************/
#define MDU_PDCTRL_DACPD_Pos                                (0)
#define MDU_PDCTRL_DACPD_Msk                                (0x1UL << MDU_PDCTRL_DACPD_Pos)
#define MDU_PDCTRL_DACPD                                    MDU_PDCTRL_DACPD_Msk
#define MDU_PDCTRL_CMP1PD_Pos                               (4)
#define MDU_PDCTRL_CMP1PD_Msk                               (0x1UL << MDU_PDCTRL_CMP1PD_Pos)
#define MDU_PDCTRL_CMP1PD                                   MDU_PDCTRL_CMP1PD_Msk
#define MDU_PDCTRL_CMP2PD_Pos                               (8)
#define MDU_PDCTRL_CMP2PD_Msk                               (0x1UL << MDU_PDCTRL_CMP2PD_Pos)
#define MDU_PDCTRL_CMP2PD                                   MDU_PDCTRL_CMP2PD_Msk
#define MDU_PDCTRL_CMP3PD_Pos                               (12)
#define MDU_PDCTRL_CMP3PD_Msk                               (0x1UL << MDU_PDCTRL_CMP3PD_Pos)
#define MDU_PDCTRL_CMP3PD                                   MDU_PDCTRL_CMP3PD_Msk
#define MDU_PDCTRL_CMP4PD_Pos                               (16)
#define MDU_PDCTRL_CMP4PD_Msk                               (0x1UL << MDU_PDCTRL_CMP4PD_Pos)
#define MDU_PDCTRL_CMP4PD                                   MDU_PDCTRL_CMP4PD_Msk
#define MDU_PDCTRL_ADCPD_Pos                                (20)
#define MDU_PDCTRL_ADCPD_Msk                                (0x1UL << MDU_PDCTRL_ADCPD_Pos)
#define MDU_PDCTRL_ADCPD                                    MDU_PDCTRL_ADCPD_Msk
#define MDU_PDCTRL_ADCBUF_EN_Pos                            (21)
#define MDU_PDCTRL_ADCBUF_EN_Msk                            (0x1UL << MDU_PDCTRL_ADCBUF_EN_Pos)
#define MDU_PDCTRL_ADCBUF_EN                                MDU_PDCTRL_ADCBUF_EN_Msk
#define MDU_PDCTRL_PGAEN1_Pos                               (24)
#define MDU_PDCTRL_PGAEN1_Msk                               (0x1UL << MDU_PDCTRL_PGAEN1_Pos)
#define MDU_PDCTRL_PGAEN1                                   MDU_PDCTRL_PGAEN1_Msk
#define MDU_PDCTRL_PGAEN2_Pos                               (25)
#define MDU_PDCTRL_PGAEN2_Msk                               (0x1UL << MDU_PDCTRL_PGAEN2_Pos)
#define MDU_PDCTRL_PGAEN2                                   MDU_PDCTRL_PGAEN2_Msk
#define MDU_PDCTRL_PGAEN3_Pos                               (26)
#define MDU_PDCTRL_PGAEN3_Msk                               (0x1UL << MDU_PDCTRL_PGAEN3_Pos)
#define MDU_PDCTRL_PGAEN3                                   MDU_PDCTRL_PGAEN3_Msk
#define MDU_PDCTRL_PGAEN4_Pos                               (27)
#define MDU_PDCTRL_PGAEN4_Msk                               (0x1UL << MDU_PDCTRL_PGAEN4_Pos)
#define MDU_PDCTRL_PGAEN4                                   MDU_PDCTRL_PGAEN4_Msk
#define MDU_PDCTRL_TEMPSPD_Pos                              (28)
#define MDU_PDCTRL_TEMPSPD_Msk                              (0x1UL << MDU_PDCTRL_TEMPSPD_Pos)
#define MDU_PDCTRL_TEMPSPD                                  MDU_PDCTRL_TEMPSPD_Msk

/*********************  Bits definition for MDU_DAC_CFG  **********************/
#define MDU_DACCFG_DAC1ADD_Pos                              (0)
#define MDU_DACCFG_DAC1ADD_Msk                              (0xffUL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD                                  MDU_DACCFG_DAC1ADD_Msk
#define MDU_DACCFG_DAC1ADD_0                                (0x1UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_1                                (0x2UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_2                                (0x4UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_3                                (0x8UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_4                                (0x10UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_5                                (0x20UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_6                                (0x40UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC1ADD_7                                (0x80UL << MDU_DACCFG_DAC1ADD_Pos)
#define MDU_DACCFG_DAC2ADD_Pos                              (8)
#define MDU_DACCFG_DAC2ADD_Msk                              (0xffUL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD                                  MDU_DACCFG_DAC2ADD_Msk
#define MDU_DACCFG_DAC2ADD_0                                (0x1UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_1                                (0x2UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_2                                (0x4UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_3                                (0x8UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_4                                (0x10UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_5                                (0x20UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_6                                (0x40UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_DAC2ADD_7                                (0x80UL << MDU_DACCFG_DAC2ADD_Pos)
#define MDU_DACCFG_REFSEL_Pos                               (16)
#define MDU_DACCFG_REFSEL_Msk                               (0x3UL << MDU_DACCFG_REFSEL_Pos)
#define MDU_DACCFG_REFSEL                                   MDU_DACCFG_REFSEL_Msk
#define MDU_DACCFG_REFSEL_0                                 (0x1UL << MDU_DACCFG_REFSEL_Pos)
#define MDU_DACCFG_REFSEL_1                                 (0x2UL << MDU_DACCFG_REFSEL_Pos)
#define MDU_DACCFG_DAC1BBP_Pos                              (20)
#define MDU_DACCFG_DAC1BBP_Msk                              (0x1UL << MDU_DACCFG_DAC1BBP_Pos)
#define MDU_DACCFG_DAC1BBP                                  MDU_DACCFG_DAC1BBP_Msk
#define MDU_DACCFG_DAC2BBP_Pos                              (24)
#define MDU_DACCFG_DAC2BBP_Msk                              (0x1UL << MDU_DACCFG_DAC2BBP_Pos)
#define MDU_DACCFG_DAC2BBP                                  MDU_DACCFG_DAC2BBP_Msk
#define MDU_DACCFG_DAC1_TSTM_Pos                            (28)
#define MDU_DACCFG_DAC1_TSTM_Msk                            (0x3UL << MDU_DACCFG_DAC1_TSTM_Pos)
#define MDU_DACCFG_DAC1_TSTM                                MDU_DACCFG_DAC1_TSTM_Msk
#define MDU_DACCFG_DAC1_TSTM_0                              (0x1UL << MDU_DACCFG_DAC1_TSTM_Pos)
#define MDU_DACCFG_DAC1_TSTM_1                              (0x2UL << MDU_DACCFG_DAC1_TSTM_Pos)
#define MDU_DACCFG_DAC2_TSTM_Pos                            (30)
#define MDU_DACCFG_DAC2_TSTM_Msk                            (0x3UL << MDU_DACCFG_DAC2_TSTM_Pos)
#define MDU_DACCFG_DAC2_TSTM                                MDU_DACCFG_DAC2_TSTM_Msk
#define MDU_DACCFG_DAC2_TSTM_0                              (0x1UL << MDU_DACCFG_DAC2_TSTM_Pos)
#define MDU_DACCFG_DAC2_TSTM_1                              (0x2UL << MDU_DACCFG_DAC2_TSTM_Pos)

/*********************  Bits definition for MDU_PGA_CFG  **********************/
#define MDU_PGACFG_PGA1GAIN_Pos                             (0)
#define MDU_PGACFG_PGA1GAIN_Msk                             (0x7UL << MDU_PGACFG_PGA1GAIN_Pos)
#define MDU_PGACFG_PGA1GAIN                                 MDU_PGACFG_PGA1GAIN_Msk
#define MDU_PGACFG_PGA1GAIN_0                               (0x1UL << MDU_PGACFG_PGA1GAIN_Pos)
#define MDU_PGACFG_PGA1GAIN_1                               (0x2UL << MDU_PGACFG_PGA1GAIN_Pos)
#define MDU_PGACFG_PGA1GAIN_2                               (0x4UL << MDU_PGACFG_PGA1GAIN_Pos)
#define MDU_PGACFG_PGA2GAIN_Pos                             (4)
#define MDU_PGACFG_PGA2GAIN_Msk                             (0x7UL << MDU_PGACFG_PGA2GAIN_Pos)
#define MDU_PGACFG_PGA2GAIN                                 MDU_PGACFG_PGA2GAIN_Msk
#define MDU_PGACFG_PGA2GAIN_0                               (0x1UL << MDU_PGACFG_PGA2GAIN_Pos)
#define MDU_PGACFG_PGA2GAIN_1                               (0x2UL << MDU_PGACFG_PGA2GAIN_Pos)
#define MDU_PGACFG_PGA2GAIN_2                               (0x4UL << MDU_PGACFG_PGA2GAIN_Pos)
#define MDU_PGACFG_PGA3GAIN_Pos                             (8)
#define MDU_PGACFG_PGA3GAIN_Msk                             (0x7UL << MDU_PGACFG_PGA3GAIN_Pos)
#define MDU_PGACFG_PGA3GAIN                                 MDU_PGACFG_PGA3GAIN_Msk
#define MDU_PGACFG_PGA3GAIN_0                               (0x1UL << MDU_PGACFG_PGA3GAIN_Pos)
#define MDU_PGACFG_PGA3GAIN_1                               (0x2UL << MDU_PGACFG_PGA3GAIN_Pos)
#define MDU_PGACFG_PGA3GAIN_2                               (0x4UL << MDU_PGACFG_PGA3GAIN_Pos)
#define MDU_PGACFG_PGA4GAIN_Pos                             (12)
#define MDU_PGACFG_PGA4GAIN_Msk                             (0x7UL << MDU_PGACFG_PGA4GAIN_Pos)
#define MDU_PGACFG_PGA4GAIN                                 MDU_PGACFG_PGA4GAIN_Msk
#define MDU_PGACFG_PGA4GAIN_0                               (0x1UL << MDU_PGACFG_PGA4GAIN_Pos)
#define MDU_PGACFG_PGA4GAIN_1                               (0x2UL << MDU_PGACFG_PGA4GAIN_Pos)
#define MDU_PGACFG_PGA4GAIN_2                               (0x4UL << MDU_PGACFG_PGA4GAIN_Pos)
#define MDU_PGACFG_ADC_VCM_TRIM_Pos                         (16)
#define MDU_PGACFG_ADC_VCM_TRIM_Msk                         (0xfUL << MDU_PGACFG_ADC_VCM_TRIM_Pos)
#define MDU_PGACFG_ADC_VCM_TRIM                             MDU_PGACFG_ADC_VCM_TRIM_Msk
#define MDU_PGACFG_ADC_VCM_TRIM_0                           (0x1UL << MDU_PGACFG_ADC_VCM_TRIM_Pos)
#define MDU_PGACFG_ADC_VCM_TRIM_1                           (0x2UL << MDU_PGACFG_ADC_VCM_TRIM_Pos)
#define MDU_PGACFG_ADC_VCM_TRIM_2                           (0x4UL << MDU_PGACFG_ADC_VCM_TRIM_Pos)
#define MDU_PGACFG_ADC_VCM_TRIM_3                           (0x8UL << MDU_PGACFG_ADC_VCM_TRIM_Pos)
#define MDU_PGACFG_ADC_VCM_HVDD_Pos                         (20)
#define MDU_PGACFG_ADC_VCM_HVDD_Msk                         (0x1UL << MDU_PGACFG_ADC_VCM_HVDD_Pos)
#define MDU_PGACFG_ADC_VCM_HVDD                             MDU_PGACFG_ADC_VCM_HVDD_Msk

/*********************  Bits definition for MDU_ADC_CFG  **********************/
#define MDU_ADCCFG_MCHSLCT_Pos                              (0)
#define MDU_ADCCFG_MCHSLCT_Msk                              (0x3fUL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_MCHSLCT                                  MDU_ADCCFG_MCHSLCT_Msk
#define MDU_ADCCFG_MCHSLCT_0                                (0x1UL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_MCHSLCT_1                                (0x2UL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_MCHSLCT_2                                (0x4UL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_MCHSLCT_3                                (0x8UL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_MCHSLCT_4                                (0x10UL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_MCHSLCT_5                                (0x20UL << MDU_ADCCFG_MCHSLCT_Pos)
#define MDU_ADCCFG_ADCC_EN_Pos                              (6)
#define MDU_ADCCFG_ADCC_EN_Msk                              (0x1UL << MDU_ADCCFG_ADCC_EN_Pos)
#define MDU_ADCCFG_ADCC_EN                                  MDU_ADCCFG_ADCC_EN_Msk
#define MDU_ADCCFG_MCONVMODE_Pos                            (7)
#define MDU_ADCCFG_MCONVMODE_Msk                            (0x1UL << MDU_ADCCFG_MCONVMODE_Pos)
#define MDU_ADCCFG_MCONVMODE                                MDU_ADCCFG_MCONVMODE_Msk
#define MDU_ADCCFG_RSTBDLY_Pos                              (8)
#define MDU_ADCCFG_RSTBDLY_Msk                              (0xfUL << MDU_ADCCFG_RSTBDLY_Pos)
#define MDU_ADCCFG_RSTBDLY                                  MDU_ADCCFG_RSTBDLY_Msk
#define MDU_ADCCFG_RSTBDLY_0                                (0x1UL << MDU_ADCCFG_RSTBDLY_Pos)
#define MDU_ADCCFG_RSTBDLY_1                                (0x2UL << MDU_ADCCFG_RSTBDLY_Pos)
#define MDU_ADCCFG_RSTBDLY_2                                (0x4UL << MDU_ADCCFG_RSTBDLY_Pos)
#define MDU_ADCCFG_RSTBDLY_3                                (0x8UL << MDU_ADCCFG_RSTBDLY_Pos)
#define MDU_ADCCFG_MSAMPEN_Pos                              (15)
#define MDU_ADCCFG_MSAMPEN_Msk                              (0x1UL << MDU_ADCCFG_MSAMPEN_Pos)
#define MDU_ADCCFG_MSAMPEN                                  MDU_ADCCFG_MSAMPEN_Msk
#define MDU_ADCCFG_ADCDATAW_Pos                             (16)
#define MDU_ADCCFG_ADCDATAW_Msk                             (0x3UL << MDU_ADCCFG_ADCDATAW_Pos)
#define MDU_ADCCFG_ADCDATAW                                 MDU_ADCCFG_ADCDATAW_Msk
#define MDU_ADCCFG_ADCDATAW_0                               (0x1UL << MDU_ADCCFG_ADCDATAW_Pos)
#define MDU_ADCCFG_ADCDATAW_1                               (0x2UL << MDU_ADCCFG_ADCDATAW_Pos)
#define MDU_ADCCFG_AMPGAIN_Pos                              (18)
#define MDU_ADCCFG_AMPGAIN_Msk                              (0x3UL << MDU_ADCCFG_AMPGAIN_Pos)
#define MDU_ADCCFG_AMPGAIN                                  MDU_ADCCFG_AMPGAIN_Msk
#define MDU_ADCCFG_AMPGAIN_0                                (0x1UL << MDU_ADCCFG_AMPGAIN_Pos)
#define MDU_ADCCFG_AMPGAIN_1                                (0x2UL << MDU_ADCCFG_AMPGAIN_Pos)
#define MDU_ADCCFG_PGAMILLER1_Pos                           (20)
#define MDU_ADCCFG_PGAMILLER1_Msk                           (0x3UL << MDU_ADCCFG_PGAMILLER1_Pos)
#define MDU_ADCCFG_PGAMILLER1                               MDU_ADCCFG_PGAMILLER1_Msk
#define MDU_ADCCFG_PGAMILLER1_0                             (0x1UL << MDU_ADCCFG_PGAMILLER1_Pos)
#define MDU_ADCCFG_PGAMILLER1_1                             (0x2UL << MDU_ADCCFG_PGAMILLER1_Pos)
#define MDU_ADCCFG_PGAMILLER2_Pos                           (22)
#define MDU_ADCCFG_PGAMILLER2_Msk                           (0x3UL << MDU_ADCCFG_PGAMILLER2_Pos)
#define MDU_ADCCFG_PGAMILLER2                               MDU_ADCCFG_PGAMILLER2_Msk
#define MDU_ADCCFG_PGAMILLER2_0                             (0x1UL << MDU_ADCCFG_PGAMILLER2_Pos)
#define MDU_ADCCFG_PGAMILLER2_1                             (0x2UL << MDU_ADCCFG_PGAMILLER2_Pos)
#define MDU_ADCCFG_PGAMILLER3_Pos                           (24)
#define MDU_ADCCFG_PGAMILLER3_Msk                           (0x3UL << MDU_ADCCFG_PGAMILLER3_Pos)
#define MDU_ADCCFG_PGAMILLER3                               MDU_ADCCFG_PGAMILLER3_Msk
#define MDU_ADCCFG_PGAMILLER3_0                             (0x1UL << MDU_ADCCFG_PGAMILLER3_Pos)
#define MDU_ADCCFG_PGAMILLER3_1                             (0x2UL << MDU_ADCCFG_PGAMILLER3_Pos)
#define MDU_ADCCFG_PGAMILLER4_Pos                           (26)
#define MDU_ADCCFG_PGAMILLER4_Msk                           (0x3UL << MDU_ADCCFG_PGAMILLER4_Pos)
#define MDU_ADCCFG_PGAMILLER4                               MDU_ADCCFG_PGAMILLER4_Msk
#define MDU_ADCCFG_PGAMILLER4_0                             (0x1UL << MDU_ADCCFG_PGAMILLER4_Pos)
#define MDU_ADCCFG_PGAMILLER4_1                             (0x2UL << MDU_ADCCFG_PGAMILLER4_Pos)
#define MDU_ADCCFG_AMPMILLER_Pos                            (28)
#define MDU_ADCCFG_AMPMILLER_Msk                            (0x1UL << MDU_ADCCFG_AMPMILLER_Pos)
#define MDU_ADCCFG_AMPMILLER                                MDU_ADCCFG_AMPMILLER_Msk
#define MDU_ADCCFG_ADCTSAMPLE_Pos                           (29)
#define MDU_ADCCFG_ADCTSAMPLE_Msk                           (0x3UL << MDU_ADCCFG_ADCTSAMPLE_Pos)
#define MDU_ADCCFG_ADCTSAMPLE                               MDU_ADCCFG_ADCTSAMPLE_Msk
#define MDU_ADCCFG_ADCTSAMPLE_0                             (0x1UL << MDU_ADCCFG_ADCTSAMPLE_Pos)
#define MDU_ADCCFG_ADCTSAMPLE_1                             (0x2UL << MDU_ADCCFG_ADCTSAMPLE_Pos)
#define MDU_ADCCFG_ADCOUTALIGN_Pos                          (31)
#define MDU_ADCCFG_ADCOUTALIGN_Msk                          (0x1UL << MDU_ADCCFG_ADCOUTALIGN_Pos)
#define MDU_ADCCFG_ADCOUTALIGN                              MDU_ADCCFG_ADCOUTALIGN_Msk

/********************  Bits definition for MDU_COMP_CFG1  *********************/
#define MDU_CMPCFG1_NSRC_1_Pos                              (0)
#define MDU_CMPCFG1_NSRC_1_Msk                              (0x3UL << MDU_CMPCFG1_NSRC_1_Pos)
#define MDU_CMPCFG1_NSRC_1                                  MDU_CMPCFG1_NSRC_1_Msk
#define MDU_CMPCFG1_NSRC_1_0                                (0x1UL << MDU_CMPCFG1_NSRC_1_Pos)
#define MDU_CMPCFG1_NSRC_1_1                                (0x2UL << MDU_CMPCFG1_NSRC_1_Pos)
#define MDU_CMPCFG1_PSRC_1_Pos                              (4)
#define MDU_CMPCFG1_PSRC_1_Msk                              (0x1UL << MDU_CMPCFG1_PSRC_1_Pos)
#define MDU_CMPCFG1_PSRC_1                                  MDU_CMPCFG1_PSRC_1_Msk
#define MDU_CMPCFG1_NSRC_2_Pos                              (8)
#define MDU_CMPCFG1_NSRC_2_Msk                              (0x3UL << MDU_CMPCFG1_NSRC_2_Pos)
#define MDU_CMPCFG1_NSRC_2                                  MDU_CMPCFG1_NSRC_2_Msk
#define MDU_CMPCFG1_NSRC_2_0                                (0x1UL << MDU_CMPCFG1_NSRC_2_Pos)
#define MDU_CMPCFG1_NSRC_2_1                                (0x2UL << MDU_CMPCFG1_NSRC_2_Pos)
#define MDU_CMPCFG1_PSRC_2_Pos                              (12)
#define MDU_CMPCFG1_PSRC_2_Msk                              (0x1UL << MDU_CMPCFG1_PSRC_2_Pos)
#define MDU_CMPCFG1_PSRC_2                                  MDU_CMPCFG1_PSRC_2_Msk
#define MDU_CMPCFG1_NSRC_3_Pos                              (16)
#define MDU_CMPCFG1_NSRC_3_Msk                              (0x3UL << MDU_CMPCFG1_NSRC_3_Pos)
#define MDU_CMPCFG1_NSRC_3                                  MDU_CMPCFG1_NSRC_3_Msk
#define MDU_CMPCFG1_NSRC_3_0                                (0x1UL << MDU_CMPCFG1_NSRC_3_Pos)
#define MDU_CMPCFG1_NSRC_3_1                                (0x2UL << MDU_CMPCFG1_NSRC_3_Pos)
#define MDU_CMPCFG1_PSRC_3_Pos                              (20)
#define MDU_CMPCFG1_PSRC_3_Msk                              (0x1UL << MDU_CMPCFG1_PSRC_3_Pos)
#define MDU_CMPCFG1_PSRC_3                                  MDU_CMPCFG1_PSRC_3_Msk
#define MDU_CMPCFG1_NSRC_4_Pos                              (24)
#define MDU_CMPCFG1_NSRC_4_Msk                              (0x3UL << MDU_CMPCFG1_NSRC_4_Pos)
#define MDU_CMPCFG1_NSRC_4                                  MDU_CMPCFG1_NSRC_4_Msk
#define MDU_CMPCFG1_NSRC_4_0                                (0x1UL << MDU_CMPCFG1_NSRC_4_Pos)
#define MDU_CMPCFG1_NSRC_4_1                                (0x2UL << MDU_CMPCFG1_NSRC_4_Pos)
#define MDU_CMPCFG1_PSRC_4_Pos                              (28)
#define MDU_CMPCFG1_PSRC_4_Msk                              (0x1UL << MDU_CMPCFG1_PSRC_4_Pos)
#define MDU_CMPCFG1_PSRC_4                                  MDU_CMPCFG1_PSRC_4_Msk

/********************  Bits definition for MDU_COMP_CFG2  *********************/
#define MDU_CMPCFG2_HYS_1_Pos                               (0)
#define MDU_CMPCFG2_HYS_1_Msk                               (0x3UL << MDU_CMPCFG2_HYS_1_Pos)
#define MDU_CMPCFG2_HYS_1                                   MDU_CMPCFG2_HYS_1_Msk
#define MDU_CMPCFG2_HYS_1_0                                 (0x1UL << MDU_CMPCFG2_HYS_1_Pos)
#define MDU_CMPCFG2_HYS_1_1                                 (0x2UL << MDU_CMPCFG2_HYS_1_Pos)
#define MDU_CMPCFG2_SPD_1_Pos                               (4)
#define MDU_CMPCFG2_SPD_1_Msk                               (0x7UL << MDU_CMPCFG2_SPD_1_Pos)
#define MDU_CMPCFG2_SPD_1                                   MDU_CMPCFG2_SPD_1_Msk
#define MDU_CMPCFG2_SPD_1_0                                 (0x1UL << MDU_CMPCFG2_SPD_1_Pos)
#define MDU_CMPCFG2_SPD_1_1                                 (0x2UL << MDU_CMPCFG2_SPD_1_Pos)
#define MDU_CMPCFG2_SPD_1_2                                 (0x4UL << MDU_CMPCFG2_SPD_1_Pos)
#define MDU_CMPCFG2_HYS_2_Pos                               (8)
#define MDU_CMPCFG2_HYS_2_Msk                               (0x3UL << MDU_CMPCFG2_HYS_2_Pos)
#define MDU_CMPCFG2_HYS_2                                   MDU_CMPCFG2_HYS_2_Msk
#define MDU_CMPCFG2_HYS_2_0                                 (0x1UL << MDU_CMPCFG2_HYS_2_Pos)
#define MDU_CMPCFG2_HYS_2_1                                 (0x2UL << MDU_CMPCFG2_HYS_2_Pos)
#define MDU_CMPCFG2_SPD_2_Pos                               (12)
#define MDU_CMPCFG2_SPD_2_Msk                               (0x7UL << MDU_CMPCFG2_SPD_2_Pos)
#define MDU_CMPCFG2_SPD_2                                   MDU_CMPCFG2_SPD_2_Msk
#define MDU_CMPCFG2_SPD_2_0                                 (0x1UL << MDU_CMPCFG2_SPD_2_Pos)
#define MDU_CMPCFG2_SPD_2_1                                 (0x2UL << MDU_CMPCFG2_SPD_2_Pos)
#define MDU_CMPCFG2_SPD_2_2                                 (0x4UL << MDU_CMPCFG2_SPD_2_Pos)
#define MDU_CMPCFG2_HYS_3_Pos                               (16)
#define MDU_CMPCFG2_HYS_3_Msk                               (0x3UL << MDU_CMPCFG2_HYS_3_Pos)
#define MDU_CMPCFG2_HYS_3                                   MDU_CMPCFG2_HYS_3_Msk
#define MDU_CMPCFG2_HYS_3_0                                 (0x1UL << MDU_CMPCFG2_HYS_3_Pos)
#define MDU_CMPCFG2_HYS_3_1                                 (0x2UL << MDU_CMPCFG2_HYS_3_Pos)
#define MDU_CMPCFG2_SPD_3_Pos                               (20)
#define MDU_CMPCFG2_SPD_3_Msk                               (0x7UL << MDU_CMPCFG2_SPD_3_Pos)
#define MDU_CMPCFG2_SPD_3                                   MDU_CMPCFG2_SPD_3_Msk
#define MDU_CMPCFG2_SPD_3_0                                 (0x1UL << MDU_CMPCFG2_SPD_3_Pos)
#define MDU_CMPCFG2_SPD_3_1                                 (0x2UL << MDU_CMPCFG2_SPD_3_Pos)
#define MDU_CMPCFG2_SPD_3_2                                 (0x4UL << MDU_CMPCFG2_SPD_3_Pos)
#define MDU_CMPCFG2_HYS_4_Pos                               (24)
#define MDU_CMPCFG2_HYS_4_Msk                               (0x3UL << MDU_CMPCFG2_HYS_4_Pos)
#define MDU_CMPCFG2_HYS_4                                   MDU_CMPCFG2_HYS_4_Msk
#define MDU_CMPCFG2_HYS_4_0                                 (0x1UL << MDU_CMPCFG2_HYS_4_Pos)
#define MDU_CMPCFG2_HYS_4_1                                 (0x2UL << MDU_CMPCFG2_HYS_4_Pos)
#define MDU_CMPCFG2_SPD_4_Pos                               (28)
#define MDU_CMPCFG2_SPD_4_Msk                               (0x7UL << MDU_CMPCFG2_SPD_4_Pos)
#define MDU_CMPCFG2_SPD_4                                   MDU_CMPCFG2_SPD_4_Msk
#define MDU_CMPCFG2_SPD_4_0                                 (0x1UL << MDU_CMPCFG2_SPD_4_Pos)
#define MDU_CMPCFG2_SPD_4_1                                 (0x2UL << MDU_CMPCFG2_SPD_4_Pos)
#define MDU_CMPCFG2_SPD_4_2                                 (0x4UL << MDU_CMPCFG2_SPD_4_Pos)

/********************  Bits definition for MDU_COMP_CFG3  *********************/
#define MDU_CMPCFG3_OPOL_Pos                                (0)
#define MDU_CMPCFG3_OPOL_Msk                                (0xfUL << MDU_CMPCFG3_OPOL_Pos)
#define MDU_CMPCFG3_OPOL                                    MDU_CMPCFG3_OPOL_Msk
#define MDU_CMPCFG3_OPOL_0                                  (0x1UL << MDU_CMPCFG3_OPOL_Pos)
#define MDU_CMPCFG3_OPOL_1                                  (0x2UL << MDU_CMPCFG3_OPOL_Pos)
#define MDU_CMPCFG3_OPOL_2                                  (0x4UL << MDU_CMPCFG3_OPOL_Pos)
#define MDU_CMPCFG3_OPOL_3                                  (0x8UL << MDU_CMPCFG3_OPOL_Pos)
#define MDU_CMPCFG3_OFLT_Pos                                (4)
#define MDU_CMPCFG3_OFLT_Msk                                (0x1UL << MDU_CMPCFG3_OFLT_Pos)
#define MDU_CMPCFG3_OFLT                                    MDU_CMPCFG3_OFLT_Msk
#define MDU_CMPCFG3_CMP1_RTRG_Pos                           (5)
#define MDU_CMPCFG3_CMP1_RTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP1_RTRG_Pos)
#define MDU_CMPCFG3_CMP1_RTRG                               MDU_CMPCFG3_CMP1_RTRG_Msk
#define MDU_CMPCFG3_CMP1_FTRG_Pos                           (6)
#define MDU_CMPCFG3_CMP1_FTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP1_FTRG_Pos)
#define MDU_CMPCFG3_CMP1_FTRG                               MDU_CMPCFG3_CMP1_FTRG_Msk
#define MDU_CMPCFG3_CMP2_RTRG_Pos                           (7)
#define MDU_CMPCFG3_CMP2_RTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP2_RTRG_Pos)
#define MDU_CMPCFG3_CMP2_RTRG                               MDU_CMPCFG3_CMP2_RTRG_Msk
#define MDU_CMPCFG3_CMP2_FTRG_Pos                           (8)
#define MDU_CMPCFG3_CMP2_FTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP2_FTRG_Pos)
#define MDU_CMPCFG3_CMP2_FTRG                               MDU_CMPCFG3_CMP2_FTRG_Msk
#define MDU_CMPCFG3_CMP3_RTRG_Pos                           (9)
#define MDU_CMPCFG3_CMP3_RTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP3_RTRG_Pos)
#define MDU_CMPCFG3_CMP3_RTRG                               MDU_CMPCFG3_CMP3_RTRG_Msk
#define MDU_CMPCFG3_CMP3_FTRG_Pos                           (10)
#define MDU_CMPCFG3_CMP3_FTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP3_FTRG_Pos)
#define MDU_CMPCFG3_CMP3_FTRG                               MDU_CMPCFG3_CMP3_FTRG_Msk
#define MDU_CMPCFG3_CMP4_RTRG_Pos                           (11)
#define MDU_CMPCFG3_CMP4_RTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP4_RTRG_Pos)
#define MDU_CMPCFG3_CMP4_RTRG                               MDU_CMPCFG3_CMP4_RTRG_Msk
#define MDU_CMPCFG3_CMP4_FTRG_Pos                           (12)
#define MDU_CMPCFG3_CMP4_FTRG_Msk                           (0x1UL << MDU_CMPCFG3_CMP4_FTRG_Pos)
#define MDU_CMPCFG3_CMP4_FTRG                               MDU_CMPCFG3_CMP4_FTRG_Msk
#define MDU_CMPCFG3_CMP_BPFLG_Pos                           (13)
#define MDU_CMPCFG3_CMP_BPFLG_Msk                           (0x1UL << MDU_CMPCFG3_CMP_BPFLG_Pos)
#define MDU_CMPCFG3_CMP_BPFLG                               MDU_CMPCFG3_CMP_BPFLG_Msk
#define MDU_CMPCFG3_PGA1_PSRC_Pos                           (16)
#define MDU_CMPCFG3_PGA1_PSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA1_PSRC_Pos)
#define MDU_CMPCFG3_PGA1_PSRC                               MDU_CMPCFG3_PGA1_PSRC_Msk
#define MDU_CMPCFG3_PGA1_PSRC_0                             (0x1UL << MDU_CMPCFG3_PGA1_PSRC_Pos)
#define MDU_CMPCFG3_PGA1_PSRC_1                             (0x2UL << MDU_CMPCFG3_PGA1_PSRC_Pos)
#define MDU_CMPCFG3_PGA1_NSRC_Pos                           (18)
#define MDU_CMPCFG3_PGA1_NSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA1_NSRC_Pos)
#define MDU_CMPCFG3_PGA1_NSRC                               MDU_CMPCFG3_PGA1_NSRC_Msk
#define MDU_CMPCFG3_PGA1_NSRC_0                             (0x1UL << MDU_CMPCFG3_PGA1_NSRC_Pos)
#define MDU_CMPCFG3_PGA1_NSRC_1                             (0x2UL << MDU_CMPCFG3_PGA1_NSRC_Pos)
#define MDU_CMPCFG3_PGA2_PSRC_Pos                           (20)
#define MDU_CMPCFG3_PGA2_PSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA2_PSRC_Pos)
#define MDU_CMPCFG3_PGA2_PSRC                               MDU_CMPCFG3_PGA2_PSRC_Msk
#define MDU_CMPCFG3_PGA2_PSRC_0                             (0x1UL << MDU_CMPCFG3_PGA2_PSRC_Pos)
#define MDU_CMPCFG3_PGA2_PSRC_1                             (0x2UL << MDU_CMPCFG3_PGA2_PSRC_Pos)
#define MDU_CMPCFG3_PGA2_NSRC_Pos                           (22)
#define MDU_CMPCFG3_PGA2_NSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA2_NSRC_Pos)
#define MDU_CMPCFG3_PGA2_NSRC                               MDU_CMPCFG3_PGA2_NSRC_Msk
#define MDU_CMPCFG3_PGA2_NSRC_0                             (0x1UL << MDU_CMPCFG3_PGA2_NSRC_Pos)
#define MDU_CMPCFG3_PGA2_NSRC_1                             (0x2UL << MDU_CMPCFG3_PGA2_NSRC_Pos)
#define MDU_CMPCFG3_PGA3_PSRC_Pos                           (24)
#define MDU_CMPCFG3_PGA3_PSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA3_PSRC_Pos)
#define MDU_CMPCFG3_PGA3_PSRC                               MDU_CMPCFG3_PGA3_PSRC_Msk
#define MDU_CMPCFG3_PGA3_PSRC_0                             (0x1UL << MDU_CMPCFG3_PGA3_PSRC_Pos)
#define MDU_CMPCFG3_PGA3_PSRC_1                             (0x2UL << MDU_CMPCFG3_PGA3_PSRC_Pos)
#define MDU_CMPCFG3_PGA3_NSRC_Pos                           (26)
#define MDU_CMPCFG3_PGA3_NSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA3_NSRC_Pos)
#define MDU_CMPCFG3_PGA3_NSRC                               MDU_CMPCFG3_PGA3_NSRC_Msk
#define MDU_CMPCFG3_PGA3_NSRC_0                             (0x1UL << MDU_CMPCFG3_PGA3_NSRC_Pos)
#define MDU_CMPCFG3_PGA3_NSRC_1                             (0x2UL << MDU_CMPCFG3_PGA3_NSRC_Pos)
#define MDU_CMPCFG3_PGA4_PSRC_Pos                           (28)
#define MDU_CMPCFG3_PGA4_PSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA4_PSRC_Pos)
#define MDU_CMPCFG3_PGA4_PSRC                               MDU_CMPCFG3_PGA4_PSRC_Msk
#define MDU_CMPCFG3_PGA4_PSRC_0                             (0x1UL << MDU_CMPCFG3_PGA4_PSRC_Pos)
#define MDU_CMPCFG3_PGA4_PSRC_1                             (0x2UL << MDU_CMPCFG3_PGA4_PSRC_Pos)
#define MDU_CMPCFG3_PGA4_NSRC_Pos                           (30)
#define MDU_CMPCFG3_PGA4_NSRC_Msk                           (0x3UL << MDU_CMPCFG3_PGA4_NSRC_Pos)
#define MDU_CMPCFG3_PGA4_NSRC                               MDU_CMPCFG3_PGA4_NSRC_Msk
#define MDU_CMPCFG3_PGA4_NSRC_0                             (0x1UL << MDU_CMPCFG3_PGA4_NSRC_Pos)
#define MDU_CMPCFG3_PGA4_NSRC_1                             (0x2UL << MDU_CMPCFG3_PGA4_NSRC_Pos)

/********************  Bits definition for MDU_ADC_CALIB  *********************/
#define MDU_ADCCALIB_CODE_GAIN_Pos                          (0)
#define MDU_ADCCALIB_CODE_GAIN_Msk                          (0x7fffUL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN                              MDU_ADCCALIB_CODE_GAIN_Msk
#define MDU_ADCCALIB_CODE_GAIN_0                            (0x1UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_1                            (0x2UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_2                            (0x4UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_3                            (0x8UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_4                            (0x10UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_5                            (0x20UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_6                            (0x40UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_7                            (0x80UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_8                            (0x100UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_9                            (0x200UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_10                           (0x400UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_11                           (0x800UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_12                           (0x1000UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_13                           (0x2000UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_GAIN_14                           (0x4000UL << MDU_ADCCALIB_CODE_GAIN_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_Pos                        (16)
#define MDU_ADCCALIB_CODE_OFFSET_Msk                        (0x3fffUL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET                            MDU_ADCCALIB_CODE_OFFSET_Msk
#define MDU_ADCCALIB_CODE_OFFSET_0                          (0x1UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_1                          (0x2UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_2                          (0x4UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_3                          (0x8UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_4                          (0x10UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_5                          (0x20UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_6                          (0x40UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_7                          (0x80UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_8                          (0x100UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_9                          (0x200UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_10                         (0x400UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_11                         (0x800UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_12                         (0x1000UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_OFFSET_13                         (0x2000UL << MDU_ADCCALIB_CODE_OFFSET_Pos)
#define MDU_ADCCALIB_CODE_COR_EN_Pos                        (31)
#define MDU_ADCCALIB_CODE_COR_EN_Msk                        (0x1UL << MDU_ADCCALIB_CODE_COR_EN_Pos)
#define MDU_ADCCALIB_CODE_COR_EN                            MDU_ADCCALIB_CODE_COR_EN_Msk

/*********************  Bits definition for MDU_DMA_CFG  **********************/
#define MDU_ADCDMACFG_INJ_DMA_EN_Pos                        (0)
#define MDU_ADCDMACFG_INJ_DMA_EN_Msk                        (0x1UL << MDU_ADCDMACFG_INJ_DMA_EN_Pos)
#define MDU_ADCDMACFG_INJ_DMA_EN                            MDU_ADCDMACFG_INJ_DMA_EN_Msk
#define MDU_ADCDMACFG_REG_DMA_EN_Pos                        (1)
#define MDU_ADCDMACFG_REG_DMA_EN_Msk                        (0x1UL << MDU_ADCDMACFG_REG_DMA_EN_Pos)
#define MDU_ADCDMACFG_REG_DMA_EN                            MDU_ADCDMACFG_REG_DMA_EN_Msk

/*********************  Bits definition for MDU_MDU_CFG  **********************/
#define MDU_MDUCFG_DSCH_PHS_Pos                             (0)
#define MDU_MDUCFG_DSCH_PHS_Msk                             (0xffUL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS                                 MDU_MDUCFG_DSCH_PHS_Msk
#define MDU_MDUCFG_DSCH_PHS_0                               (0x1UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_1                               (0x2UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_2                               (0x4UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_3                               (0x8UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_4                               (0x10UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_5                               (0x20UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_6                               (0x40UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_PHS_7                               (0x80UL << MDU_MDUCFG_DSCH_PHS_Pos)
#define MDU_MDUCFG_DSCH_EN_Pos                              (8)
#define MDU_MDUCFG_DSCH_EN_Msk                              (0x1UL << MDU_MDUCFG_DSCH_EN_Pos)
#define MDU_MDUCFG_DSCH_EN                                  MDU_MDUCFG_DSCH_EN_Msk
#define MDU_MDUCFG_INJ_GRP_EN_Pos                           (9)
#define MDU_MDUCFG_INJ_GRP_EN_Msk                           (0x1UL << MDU_MDUCFG_INJ_GRP_EN_Pos)
#define MDU_MDUCFG_INJ_GRP_EN                               MDU_MDUCFG_INJ_GRP_EN_Msk
#define MDU_MDUCFG_REG_GRP_EN_Pos                           (10)
#define MDU_MDUCFG_REG_GRP_EN_Msk                           (0x1UL << MDU_MDUCFG_REG_GRP_EN_Pos)
#define MDU_MDUCFG_REG_GRP_EN                               MDU_MDUCFG_REG_GRP_EN_Msk
#define MDU_MDUCFG_SEL_PGA_CTRL_Pos                         (11)
#define MDU_MDUCFG_SEL_PGA_CTRL_Msk                         (0x1UL << MDU_MDUCFG_SEL_PGA_CTRL_Pos)
#define MDU_MDUCFG_SEL_PGA_CTRL                             MDU_MDUCFG_SEL_PGA_CTRL_Msk
#define MDU_MDUCFG_ADC_START_EN_Pos                         (12)
#define MDU_MDUCFG_ADC_START_EN_Msk                         (0x1UL << MDU_MDUCFG_ADC_START_EN_Pos)
#define MDU_MDUCFG_ADC_START_EN                             MDU_MDUCFG_ADC_START_EN_Msk
#define MDU_MDUCFG_ADC_RST_Pos                              (13)
#define MDU_MDUCFG_ADC_RST_Msk                              (0x1UL << MDU_MDUCFG_ADC_RST_Pos)
#define MDU_MDUCFG_ADC_RST                                  MDU_MDUCFG_ADC_RST_Msk
#define MDU_MDUCFG_ADC_SFTRG_Pos                            (14)
#define MDU_MDUCFG_ADC_SFTRG_Msk                            (0x1UL << MDU_MDUCFG_ADC_SFTRG_Pos)
#define MDU_MDUCFG_ADC_SFTRG                                MDU_MDUCFG_ADC_SFTRG_Msk
#define MDU_MDUCFG_ADC_EN_Pos                               (15)
#define MDU_MDUCFG_ADC_EN_Msk                               (0x1UL << MDU_MDUCFG_ADC_EN_Pos)
#define MDU_MDUCFG_ADC_EN                                   MDU_MDUCFG_ADC_EN_Msk
#define MDU_MDUCFG_SYNC_PHS_Pos                             (16)
#define MDU_MDUCFG_SYNC_PHS_Msk                             (0x3fUL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_SYNC_PHS                                 MDU_MDUCFG_SYNC_PHS_Msk
#define MDU_MDUCFG_SYNC_PHS_0                               (0x1UL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_SYNC_PHS_1                               (0x2UL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_SYNC_PHS_2                               (0x4UL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_SYNC_PHS_3                               (0x8UL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_SYNC_PHS_4                               (0x10UL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_SYNC_PHS_5                               (0x20UL << MDU_MDUCFG_SYNC_PHS_Pos)
#define MDU_MDUCFG_RSTB_CYC_Pos                             (22)
#define MDU_MDUCFG_RSTB_CYC_Msk                             (0xfUL << MDU_MDUCFG_RSTB_CYC_Pos)
#define MDU_MDUCFG_RSTB_CYC                                 MDU_MDUCFG_RSTB_CYC_Msk
#define MDU_MDUCFG_RSTB_CYC_0                               (0x1UL << MDU_MDUCFG_RSTB_CYC_Pos)
#define MDU_MDUCFG_RSTB_CYC_1                               (0x2UL << MDU_MDUCFG_RSTB_CYC_Pos)
#define MDU_MDUCFG_RSTB_CYC_2                               (0x4UL << MDU_MDUCFG_RSTB_CYC_Pos)
#define MDU_MDUCFG_RSTB_CYC_3                               (0x8UL << MDU_MDUCFG_RSTB_CYC_Pos)
#define MDU_MDUCFG_INJ_INT_POL_Pos                          (26)
#define MDU_MDUCFG_INJ_INT_POL_Msk                          (0x1UL << MDU_MDUCFG_INJ_INT_POL_Pos)
#define MDU_MDUCFG_INJ_INT_POL                              MDU_MDUCFG_INJ_INT_POL_Msk
#define MDU_MDUCFG_REG_INT_POL_Pos                          (27)
#define MDU_MDUCFG_REG_INT_POL_Msk                          (0x1UL << MDU_MDUCFG_REG_INT_POL_Pos)
#define MDU_MDUCFG_REG_INT_POL                              MDU_MDUCFG_REG_INT_POL_Msk
#define MDU_MDUCFG_INJ_EOC_EN_Pos                           (28)
#define MDU_MDUCFG_INJ_EOC_EN_Msk                           (0x1UL << MDU_MDUCFG_INJ_EOC_EN_Pos)
#define MDU_MDUCFG_INJ_EOC_EN                               MDU_MDUCFG_INJ_EOC_EN_Msk
#define MDU_MDUCFG_INJ_EOS_EN_Pos                           (29)
#define MDU_MDUCFG_INJ_EOS_EN_Msk                           (0x1UL << MDU_MDUCFG_INJ_EOS_EN_Pos)
#define MDU_MDUCFG_INJ_EOS_EN                               MDU_MDUCFG_INJ_EOS_EN_Msk
#define MDU_MDUCFG_REG_EOC_EN_Pos                           (30)
#define MDU_MDUCFG_REG_EOC_EN_Msk                           (0x1UL << MDU_MDUCFG_REG_EOC_EN_Pos)
#define MDU_MDUCFG_REG_EOC_EN                               MDU_MDUCFG_REG_EOC_EN_Msk
#define MDU_MDUCFG_REG_EOS_EN_Pos                           (31)
#define MDU_MDUCFG_REG_EOS_EN_Msk                           (0x1UL << MDU_MDUCFG_REG_EOS_EN_Pos)
#define MDU_MDUCFG_REG_EOS_EN                               MDU_MDUCFG_REG_EOS_EN_Msk

/********************  Bits definition for MDU_INJGRP_TRG  ********************/
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Pos                  (0)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Msk                  (0xfUL << MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1                      MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1_2                    (0x4UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_1_3                    (0x8UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Pos                  (4)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Msk                  (0xfUL << MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2                      MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2_2                    (0x4UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_2_3                    (0x8UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Pos                  (8)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Msk                  (0xfUL << MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3                      MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3_2                    (0x4UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_3_3                    (0x8UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Pos                  (12)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Msk                  (0xfUL << MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4                      MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4_2                    (0x4UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGSRC_4_3                    (0x8UL << MDU_INJGRP_TRG_INJGRP_TRGSRC_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_1_Pos                  (16)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_1_Msk                  (0x3UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_1                      MDU_INJGRP_TRG_INJGRP_TRGCFG_1_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_1_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_1_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_1_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_2_Pos                  (18)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_2_Msk                  (0x3UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_2                      MDU_INJGRP_TRG_INJGRP_TRGCFG_2_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_2_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_2_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_2_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_3_Pos                  (20)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_3_Msk                  (0x3UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_3                      MDU_INJGRP_TRG_INJGRP_TRGCFG_3_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_3_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_3_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_3_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_4_Pos                  (22)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_4_Msk                  (0x3UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_4                      MDU_INJGRP_TRG_INJGRP_TRGCFG_4_Msk
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_4_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_TRGCFG_4_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_TRGCFG_4_Pos)
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Pos                  (24)
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Msk                  (0xfUL << MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Pos)
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM                      MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Msk
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM_0                    (0x1UL << MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Pos)
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM_1                    (0x2UL << MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Pos)
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM_2                    (0x4UL << MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Pos)
#define MDU_INJGRP_TRG_INJGRP_SGRP_NUM_3                    (0x8UL << MDU_INJGRP_TRG_INJGRP_SGRP_NUM_Pos)
#define MDU_INJGRP_TRG_INJGRP_OPMODE_Pos                    (28)
#define MDU_INJGRP_TRG_INJGRP_OPMODE_Msk                    (0x3UL << MDU_INJGRP_TRG_INJGRP_OPMODE_Pos)
#define MDU_INJGRP_TRG_INJGRP_OPMODE                        MDU_INJGRP_TRG_INJGRP_OPMODE_Msk
#define MDU_INJGRP_TRG_INJGRP_OPMODE_0                      (0x1UL << MDU_INJGRP_TRG_INJGRP_OPMODE_Pos)
#define MDU_INJGRP_TRG_INJGRP_OPMODE_1                      (0x2UL << MDU_INJGRP_TRG_INJGRP_OPMODE_Pos)

/********************  Bits definition for MDU_REGGRP_TRG  ********************/
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Pos                  (0)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1                      MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_1_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_1_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Pos                  (4)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2                      MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_2_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_2_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Pos                  (8)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3                      MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_3_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_3_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Pos                  (12)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4                      MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_4_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_4_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Pos                  (16)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5                      MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_5_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_5_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Pos                  (20)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6                      MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_6_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_6_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Pos                  (24)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7                      MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_7_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_7_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Pos                  (28)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Msk                  (0xfUL << MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8                      MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Msk
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8_0                    (0x1UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8_1                    (0x2UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8_2                    (0x4UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Pos)
#define MDU_REGGRP_TRG_REGGRP_TRGSRC_8_3                    (0x8UL << MDU_REGGRP_TRG_REGGRP_TRGSRC_8_Pos)

/******************  Bits definition for MDU_REGGRP_TRGCFG  *******************/
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Pos               (0)
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Msk               (0xfUL << MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM                   MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_0                 (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_1                 (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_2                 (0x4UL << MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_3                 (0x8UL << MDU_REGGRP_TRGCFG_REGGRP_SGRP_NUM_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_1_Pos                  (8)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_1_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_1_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_1                      MDU_REGGRP_TRGCFG_REGGRP_CFG_1_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_1_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_1_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_1_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_1_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_2_Pos                  (10)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_2_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_2_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_2                      MDU_REGGRP_TRGCFG_REGGRP_CFG_2_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_2_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_2_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_2_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_2_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_3_Pos                  (12)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_3_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_3_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_3                      MDU_REGGRP_TRGCFG_REGGRP_CFG_3_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_3_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_3_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_3_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_3_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_4_Pos                  (14)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_4_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_4_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_4                      MDU_REGGRP_TRGCFG_REGGRP_CFG_4_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_4_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_4_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_4_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_4_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_5_Pos                  (16)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_5_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_5_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_5                      MDU_REGGRP_TRGCFG_REGGRP_CFG_5_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_5_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_5_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_5_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_5_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_6_Pos                  (18)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_6_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_6_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_6                      MDU_REGGRP_TRGCFG_REGGRP_CFG_6_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_6_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_6_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_6_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_6_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_7_Pos                  (20)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_7_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_7_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_7                      MDU_REGGRP_TRGCFG_REGGRP_CFG_7_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_7_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_7_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_7_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_7_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_8_Pos                  (22)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_8_Msk                  (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_8_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_8                      MDU_REGGRP_TRGCFG_REGGRP_CFG_8_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_8_0                    (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_8_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CFG_8_1                    (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_CFG_8_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CS_START_Pos               (28)
#define MDU_REGGRP_TRGCFG_REGGRP_CS_START_Msk               (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_CS_START_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_CS_START                   MDU_REGGRP_TRGCFG_REGGRP_CS_START_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_OPMODE_Pos                 (30)
#define MDU_REGGRP_TRGCFG_REGGRP_OPMODE_Msk                 (0x3UL << MDU_REGGRP_TRGCFG_REGGRP_OPMODE_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_OPMODE                     MDU_REGGRP_TRGCFG_REGGRP_OPMODE_Msk
#define MDU_REGGRP_TRGCFG_REGGRP_OPMODE_0                   (0x1UL << MDU_REGGRP_TRGCFG_REGGRP_OPMODE_Pos)
#define MDU_REGGRP_TRGCFG_REGGRP_OPMODE_1                   (0x2UL << MDU_REGGRP_TRGCFG_REGGRP_OPMODE_Pos)

/******************  Bits definition for MDU_INJGRP_CHCR_1  *******************/
#define MDU_INJGRP_CHCR_GRP_ID_1_Pos                        (0)
#define MDU_INJGRP_CHCR_GRP_ID_1_Msk                        (0x7UL << MDU_INJGRP_CHCR_GRP_ID_1_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_1                            MDU_INJGRP_CHCR_GRP_ID_1_Msk
#define MDU_INJGRP_CHCR_GRP_ID_1_0                          (0x1UL << MDU_INJGRP_CHCR_GRP_ID_1_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_1_1                          (0x2UL << MDU_INJGRP_CHCR_GRP_ID_1_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_1_2                          (0x4UL << MDU_INJGRP_CHCR_GRP_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_Pos                      (4)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_Msk                      (0x3fUL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1                          MDU_INJGRP_CHCR_ADCCH_ID_1_Msk
#define MDU_INJGRP_CHCR_ADCCH_ID_1_0                        (0x1UL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_1                        (0x2UL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_2                        (0x4UL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_3                        (0x8UL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_4                        (0x10UL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_1_5                        (0x20UL << MDU_INJGRP_CHCR_ADCCH_ID_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_Pos                       (16)
#define MDU_INJGRP_CHCR_SMP_CYC_1_Msk                       (0xffUL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1                           MDU_INJGRP_CHCR_SMP_CYC_1_Msk
#define MDU_INJGRP_CHCR_SMP_CYC_1_0                         (0x1UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_1                         (0x2UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_2                         (0x4UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_3                         (0x8UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_4                         (0x10UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_5                         (0x20UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_6                         (0x40UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_1_7                         (0x80UL << MDU_INJGRP_CHCR_SMP_CYC_1_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_1_Pos                        (24)
#define MDU_INJGRP_CHCR_AWD_ID_1_Msk                        (0x3UL << MDU_INJGRP_CHCR_AWD_ID_1_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_1                            MDU_INJGRP_CHCR_AWD_ID_1_Msk
#define MDU_INJGRP_CHCR_AWD_ID_1_0                          (0x1UL << MDU_INJGRP_CHCR_AWD_ID_1_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_1_1                          (0x2UL << MDU_INJGRP_CHCR_AWD_ID_1_Pos)

/******************  Bits definition for MDU_INJGRP_CHCR_2  *******************/
#define MDU_INJGRP_CHCR_GRP_ID_2_Pos                        (0)
#define MDU_INJGRP_CHCR_GRP_ID_2_Msk                        (0x7UL << MDU_INJGRP_CHCR_GRP_ID_2_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_2                            MDU_INJGRP_CHCR_GRP_ID_2_Msk
#define MDU_INJGRP_CHCR_GRP_ID_2_0                          (0x1UL << MDU_INJGRP_CHCR_GRP_ID_2_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_2_1                          (0x2UL << MDU_INJGRP_CHCR_GRP_ID_2_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_2_2                          (0x4UL << MDU_INJGRP_CHCR_GRP_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_Pos                      (4)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_Msk                      (0x3fUL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2                          MDU_INJGRP_CHCR_ADCCH_ID_2_Msk
#define MDU_INJGRP_CHCR_ADCCH_ID_2_0                        (0x1UL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_1                        (0x2UL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_2                        (0x4UL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_3                        (0x8UL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_4                        (0x10UL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_2_5                        (0x20UL << MDU_INJGRP_CHCR_ADCCH_ID_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_Pos                       (16)
#define MDU_INJGRP_CHCR_SMP_CYC_2_Msk                       (0xffUL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2                           MDU_INJGRP_CHCR_SMP_CYC_2_Msk
#define MDU_INJGRP_CHCR_SMP_CYC_2_0                         (0x1UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_1                         (0x2UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_2                         (0x4UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_3                         (0x8UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_4                         (0x10UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_5                         (0x20UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_6                         (0x40UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_2_7                         (0x80UL << MDU_INJGRP_CHCR_SMP_CYC_2_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_2_Pos                        (24)
#define MDU_INJGRP_CHCR_AWD_ID_2_Msk                        (0x3UL << MDU_INJGRP_CHCR_AWD_ID_2_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_2                            MDU_INJGRP_CHCR_AWD_ID_2_Msk
#define MDU_INJGRP_CHCR_AWD_ID_2_0                          (0x1UL << MDU_INJGRP_CHCR_AWD_ID_2_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_2_1                          (0x2UL << MDU_INJGRP_CHCR_AWD_ID_2_Pos)

/******************  Bits definition for MDU_INJGRP_CHCR_3  *******************/
#define MDU_INJGRP_CHCR_GRP_ID_3_Pos                        (0)
#define MDU_INJGRP_CHCR_GRP_ID_3_Msk                        (0x7UL << MDU_INJGRP_CHCR_GRP_ID_3_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_3                            MDU_INJGRP_CHCR_GRP_ID_3_Msk
#define MDU_INJGRP_CHCR_GRP_ID_3_0                          (0x1UL << MDU_INJGRP_CHCR_GRP_ID_3_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_3_1                          (0x2UL << MDU_INJGRP_CHCR_GRP_ID_3_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_3_2                          (0x4UL << MDU_INJGRP_CHCR_GRP_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_Pos                      (4)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_Msk                      (0x3fUL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3                          MDU_INJGRP_CHCR_ADCCH_ID_3_Msk
#define MDU_INJGRP_CHCR_ADCCH_ID_3_0                        (0x1UL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_1                        (0x2UL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_2                        (0x4UL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_3                        (0x8UL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_4                        (0x10UL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_3_5                        (0x20UL << MDU_INJGRP_CHCR_ADCCH_ID_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_Pos                       (16)
#define MDU_INJGRP_CHCR_SMP_CYC_3_Msk                       (0xffUL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3                           MDU_INJGRP_CHCR_SMP_CYC_3_Msk
#define MDU_INJGRP_CHCR_SMP_CYC_3_0                         (0x1UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_1                         (0x2UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_2                         (0x4UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_3                         (0x8UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_4                         (0x10UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_5                         (0x20UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_6                         (0x40UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_3_7                         (0x80UL << MDU_INJGRP_CHCR_SMP_CYC_3_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_3_Pos                        (24)
#define MDU_INJGRP_CHCR_AWD_ID_3_Msk                        (0x3UL << MDU_INJGRP_CHCR_AWD_ID_3_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_3                            MDU_INJGRP_CHCR_AWD_ID_3_Msk
#define MDU_INJGRP_CHCR_AWD_ID_3_0                          (0x1UL << MDU_INJGRP_CHCR_AWD_ID_3_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_3_1                          (0x2UL << MDU_INJGRP_CHCR_AWD_ID_3_Pos)

/******************  Bits definition for MDU_INJGRP_CHCR_4  *******************/
#define MDU_INJGRP_CHCR_GRP_ID_4_Pos                        (0)
#define MDU_INJGRP_CHCR_GRP_ID_4_Msk                        (0x7UL << MDU_INJGRP_CHCR_GRP_ID_4_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_4                            MDU_INJGRP_CHCR_GRP_ID_4_Msk
#define MDU_INJGRP_CHCR_GRP_ID_4_0                          (0x1UL << MDU_INJGRP_CHCR_GRP_ID_4_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_4_1                          (0x2UL << MDU_INJGRP_CHCR_GRP_ID_4_Pos)
#define MDU_INJGRP_CHCR_GRP_ID_4_2                          (0x4UL << MDU_INJGRP_CHCR_GRP_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_Pos                      (4)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_Msk                      (0x3fUL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4                          MDU_INJGRP_CHCR_ADCCH_ID_4_Msk
#define MDU_INJGRP_CHCR_ADCCH_ID_4_0                        (0x1UL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_1                        (0x2UL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_2                        (0x4UL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_3                        (0x8UL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_4                        (0x10UL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_ADCCH_ID_4_5                        (0x20UL << MDU_INJGRP_CHCR_ADCCH_ID_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_Pos                       (16)
#define MDU_INJGRP_CHCR_SMP_CYC_4_Msk                       (0xffUL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4                           MDU_INJGRP_CHCR_SMP_CYC_4_Msk
#define MDU_INJGRP_CHCR_SMP_CYC_4_0                         (0x1UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_1                         (0x2UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_2                         (0x4UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_3                         (0x8UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_4                         (0x10UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_5                         (0x20UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_6                         (0x40UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_SMP_CYC_4_7                         (0x80UL << MDU_INJGRP_CHCR_SMP_CYC_4_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_4_Pos                        (24)
#define MDU_INJGRP_CHCR_AWD_ID_4_Msk                        (0x3UL << MDU_INJGRP_CHCR_AWD_ID_4_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_4                            MDU_INJGRP_CHCR_AWD_ID_4_Msk
#define MDU_INJGRP_CHCR_AWD_ID_4_0                          (0x1UL << MDU_INJGRP_CHCR_AWD_ID_4_Pos)
#define MDU_INJGRP_CHCR_AWD_ID_4_1                          (0x2UL << MDU_INJGRP_CHCR_AWD_ID_4_Pos)

/*******************  Bits definition for MDU_REGGRP_CHMAP  *******************/
#define MDU_REGGRP_CHMAP_CHMAP_Pos                          (0)
#define MDU_REGGRP_CHMAP_CHMAP_Msk                          (0xffffffffUL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP                              MDU_REGGRP_CHMAP_CHMAP_Msk
#define MDU_REGGRP_CHMAP_CHMAP_0                            (0x1UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_1                            (0x2UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_2                            (0x4UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_3                            (0x8UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_4                            (0x10UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_5                            (0x20UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_6                            (0x40UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_7                            (0x80UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_8                            (0x100UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_9                            (0x200UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_10                           (0x400UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_11                           (0x800UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_12                           (0x1000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_13                           (0x2000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_14                           (0x4000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_15                           (0x8000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_16                           (0x10000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_17                           (0x20000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_18                           (0x40000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_19                           (0x80000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_20                           (0x100000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_21                           (0x200000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_22                           (0x400000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_23                           (0x800000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_24                           (0x1000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_25                           (0x2000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_26                           (0x4000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_27                           (0x8000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_28                           (0x10000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_29                           (0x20000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_30                           (0x40000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)
#define MDU_REGGRP_CHMAP_CHMAP_31                           (0x80000000UL << MDU_REGGRP_CHMAP_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_1  ****************/
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP                       MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_1_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_1_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_2  ****************/
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP                       MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_2_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_2_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_3  ****************/
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP                       MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_3_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_3_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_4  ****************/
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP                       MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_4_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_4_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_5  ****************/
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP                       MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_5_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_5_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_6  ****************/
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP                       MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_6_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_6_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_7  ****************/
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP                       MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_7_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_7_CHMAP_Pos)

/***************  Bits definition for MDU_REGGRP_SGRP_CHMAP_8  ****************/
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos                   (0)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Msk                   (0xffffffffUL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP                       MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Msk
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_0                     (0x1UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_1                     (0x2UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_2                     (0x4UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_3                     (0x8UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_4                     (0x10UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_5                     (0x20UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_6                     (0x40UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_7                     (0x80UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_8                     (0x100UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_9                     (0x200UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_10                    (0x400UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_11                    (0x800UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_12                    (0x1000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_13                    (0x2000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_14                    (0x4000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_15                    (0x8000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_16                    (0x10000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_17                    (0x20000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_18                    (0x40000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_19                    (0x80000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_20                    (0x100000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_21                    (0x200000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_22                    (0x400000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_23                    (0x800000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_24                    (0x1000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_25                    (0x2000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_26                    (0x4000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_27                    (0x8000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_28                    (0x10000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_29                    (0x20000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_30                    (0x40000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)
#define MDU_REGGRP_SGRP_CHMAP_8_CHMAP_31                    (0x80000000UL << MDU_REGGRP_SGRP_CHMAP_8_CHMAP_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_1  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_1_Pos                      (0)
#define MDU_REGGRP_CHCR_ADC_CHID_1_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_1                          MDU_REGGRP_CHCR_ADC_CHID_1_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_1_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_1_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_1_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_1_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_1_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_1_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_1_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_1_Pos                        (6)
#define MDU_REGGRP_CHCR_AWD_ID_1_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_1_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_1                            MDU_REGGRP_CHCR_AWD_ID_1_Msk
#define MDU_REGGRP_CHCR_AWD_ID_1_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_1_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_1_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_1_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2_Pos                      (8)
#define MDU_REGGRP_CHCR_ADC_CHID_2_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2                          MDU_REGGRP_CHCR_ADC_CHID_2_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_2_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_2_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_2_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_2_Pos                        (14)
#define MDU_REGGRP_CHCR_AWD_ID_2_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_2_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_2                            MDU_REGGRP_CHCR_AWD_ID_2_Msk
#define MDU_REGGRP_CHCR_AWD_ID_2_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_2_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_2_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_2_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3_Pos                      (16)
#define MDU_REGGRP_CHCR_ADC_CHID_3_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3                          MDU_REGGRP_CHCR_ADC_CHID_3_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_3_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_3_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_3_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_3_Pos                        (22)
#define MDU_REGGRP_CHCR_AWD_ID_3_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_3_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_3                            MDU_REGGRP_CHCR_AWD_ID_3_Msk
#define MDU_REGGRP_CHCR_AWD_ID_3_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_3_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_3_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_3_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4_Pos                      (24)
#define MDU_REGGRP_CHCR_ADC_CHID_4_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4                          MDU_REGGRP_CHCR_ADC_CHID_4_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_4_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_4_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_4_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_4_Pos                        (30)
#define MDU_REGGRP_CHCR_AWD_ID_4_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_4_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_4                            MDU_REGGRP_CHCR_AWD_ID_4_Msk
#define MDU_REGGRP_CHCR_AWD_ID_4_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_4_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_4_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_4_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_2  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_5_Pos                      (0)
#define MDU_REGGRP_CHCR_ADC_CHID_5_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_5                          MDU_REGGRP_CHCR_ADC_CHID_5_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_5_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_5_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_5_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_5_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_5_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_5_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_5_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_5_Pos                        (6)
#define MDU_REGGRP_CHCR_AWD_ID_5_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_5_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_5                            MDU_REGGRP_CHCR_AWD_ID_5_Msk
#define MDU_REGGRP_CHCR_AWD_ID_5_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_5_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_5_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_5_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6_Pos                      (8)
#define MDU_REGGRP_CHCR_ADC_CHID_6_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6                          MDU_REGGRP_CHCR_ADC_CHID_6_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_6_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_6_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_6_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_6_Pos                        (14)
#define MDU_REGGRP_CHCR_AWD_ID_6_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_6_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_6                            MDU_REGGRP_CHCR_AWD_ID_6_Msk
#define MDU_REGGRP_CHCR_AWD_ID_6_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_6_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_6_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_6_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7_Pos                      (16)
#define MDU_REGGRP_CHCR_ADC_CHID_7_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7                          MDU_REGGRP_CHCR_ADC_CHID_7_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_7_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_7_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_7_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_7_Pos                        (22)
#define MDU_REGGRP_CHCR_AWD_ID_7_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_7_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_7                            MDU_REGGRP_CHCR_AWD_ID_7_Msk
#define MDU_REGGRP_CHCR_AWD_ID_7_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_7_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_7_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_7_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8_Pos                      (24)
#define MDU_REGGRP_CHCR_ADC_CHID_8_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8                          MDU_REGGRP_CHCR_ADC_CHID_8_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_8_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_8_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_8_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_8_Pos                        (30)
#define MDU_REGGRP_CHCR_AWD_ID_8_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_8_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_8                            MDU_REGGRP_CHCR_AWD_ID_8_Msk
#define MDU_REGGRP_CHCR_AWD_ID_8_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_8_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_8_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_8_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_3  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_9_Pos                      (0)
#define MDU_REGGRP_CHCR_ADC_CHID_9_Msk                      (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_9                          MDU_REGGRP_CHCR_ADC_CHID_9_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_9_0                        (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_9_1                        (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_9_2                        (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_9_3                        (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_9_4                        (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_9_5                        (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_9_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_9_Pos                        (6)
#define MDU_REGGRP_CHCR_AWD_ID_9_Msk                        (0x3UL << MDU_REGGRP_CHCR_AWD_ID_9_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_9                            MDU_REGGRP_CHCR_AWD_ID_9_Msk
#define MDU_REGGRP_CHCR_AWD_ID_9_0                          (0x1UL << MDU_REGGRP_CHCR_AWD_ID_9_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_9_1                          (0x2UL << MDU_REGGRP_CHCR_AWD_ID_9_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10_Pos                     (8)
#define MDU_REGGRP_CHCR_ADC_CHID_10_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10                         MDU_REGGRP_CHCR_ADC_CHID_10_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_10_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_10_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_10_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_10_Pos                       (14)
#define MDU_REGGRP_CHCR_AWD_ID_10_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_10_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_10                           MDU_REGGRP_CHCR_AWD_ID_10_Msk
#define MDU_REGGRP_CHCR_AWD_ID_10_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_10_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_10_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_10_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11_Pos                     (16)
#define MDU_REGGRP_CHCR_ADC_CHID_11_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11                         MDU_REGGRP_CHCR_ADC_CHID_11_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_11_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_11_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_11_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_11_Pos                       (22)
#define MDU_REGGRP_CHCR_AWD_ID_11_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_11_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_11                           MDU_REGGRP_CHCR_AWD_ID_11_Msk
#define MDU_REGGRP_CHCR_AWD_ID_11_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_11_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_11_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_11_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12_Pos                     (24)
#define MDU_REGGRP_CHCR_ADC_CHID_12_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12                         MDU_REGGRP_CHCR_ADC_CHID_12_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_12_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_12_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_12_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_12_Pos                       (30)
#define MDU_REGGRP_CHCR_AWD_ID_12_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_12_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_12                           MDU_REGGRP_CHCR_AWD_ID_12_Msk
#define MDU_REGGRP_CHCR_AWD_ID_12_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_12_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_12_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_12_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_4  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_13_Pos                     (0)
#define MDU_REGGRP_CHCR_ADC_CHID_13_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_13                         MDU_REGGRP_CHCR_ADC_CHID_13_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_13_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_13_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_13_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_13_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_13_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_13_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_13_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_13_Pos                       (6)
#define MDU_REGGRP_CHCR_AWD_ID_13_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_13_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_13                           MDU_REGGRP_CHCR_AWD_ID_13_Msk
#define MDU_REGGRP_CHCR_AWD_ID_13_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_13_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_13_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_13_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14_Pos                     (8)
#define MDU_REGGRP_CHCR_ADC_CHID_14_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14                         MDU_REGGRP_CHCR_ADC_CHID_14_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_14_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_14_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_14_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_14_Pos                       (14)
#define MDU_REGGRP_CHCR_AWD_ID_14_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_14_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_14                           MDU_REGGRP_CHCR_AWD_ID_14_Msk
#define MDU_REGGRP_CHCR_AWD_ID_14_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_14_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_14_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_14_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15_Pos                     (16)
#define MDU_REGGRP_CHCR_ADC_CHID_15_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15                         MDU_REGGRP_CHCR_ADC_CHID_15_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_15_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_15_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_15_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_15_Pos                       (22)
#define MDU_REGGRP_CHCR_AWD_ID_15_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_15_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_15                           MDU_REGGRP_CHCR_AWD_ID_15_Msk
#define MDU_REGGRP_CHCR_AWD_ID_15_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_15_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_15_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_15_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16_Pos                     (24)
#define MDU_REGGRP_CHCR_ADC_CHID_16_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16                         MDU_REGGRP_CHCR_ADC_CHID_16_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_16_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_16_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_16_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_16_Pos                       (30)
#define MDU_REGGRP_CHCR_AWD_ID_16_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_16_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_16                           MDU_REGGRP_CHCR_AWD_ID_16_Msk
#define MDU_REGGRP_CHCR_AWD_ID_16_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_16_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_16_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_16_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_5  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_17_Pos                     (0)
#define MDU_REGGRP_CHCR_ADC_CHID_17_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_17                         MDU_REGGRP_CHCR_ADC_CHID_17_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_17_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_17_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_17_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_17_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_17_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_17_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_17_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_17_Pos                       (6)
#define MDU_REGGRP_CHCR_AWD_ID_17_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_17_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_17                           MDU_REGGRP_CHCR_AWD_ID_17_Msk
#define MDU_REGGRP_CHCR_AWD_ID_17_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_17_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_17_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_17_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18_Pos                     (8)
#define MDU_REGGRP_CHCR_ADC_CHID_18_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18                         MDU_REGGRP_CHCR_ADC_CHID_18_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_18_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_18_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_18_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_18_Pos                       (14)
#define MDU_REGGRP_CHCR_AWD_ID_18_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_18_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_18                           MDU_REGGRP_CHCR_AWD_ID_18_Msk
#define MDU_REGGRP_CHCR_AWD_ID_18_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_18_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_18_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_18_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19_Pos                     (16)
#define MDU_REGGRP_CHCR_ADC_CHID_19_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19                         MDU_REGGRP_CHCR_ADC_CHID_19_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_19_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_19_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_19_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_19_Pos                       (22)
#define MDU_REGGRP_CHCR_AWD_ID_19_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_19_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_19                           MDU_REGGRP_CHCR_AWD_ID_19_Msk
#define MDU_REGGRP_CHCR_AWD_ID_19_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_19_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_19_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_19_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20_Pos                     (24)
#define MDU_REGGRP_CHCR_ADC_CHID_20_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20                         MDU_REGGRP_CHCR_ADC_CHID_20_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_20_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_20_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_20_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_20_Pos                       (30)
#define MDU_REGGRP_CHCR_AWD_ID_20_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_20_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_20                           MDU_REGGRP_CHCR_AWD_ID_20_Msk
#define MDU_REGGRP_CHCR_AWD_ID_20_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_20_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_20_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_20_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_6  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_21_Pos                     (0)
#define MDU_REGGRP_CHCR_ADC_CHID_21_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_21                         MDU_REGGRP_CHCR_ADC_CHID_21_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_21_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_21_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_21_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_21_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_21_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_21_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_21_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_21_Pos                       (6)
#define MDU_REGGRP_CHCR_AWD_ID_21_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_21_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_21                           MDU_REGGRP_CHCR_AWD_ID_21_Msk
#define MDU_REGGRP_CHCR_AWD_ID_21_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_21_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_21_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_21_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22_Pos                     (8)
#define MDU_REGGRP_CHCR_ADC_CHID_22_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22                         MDU_REGGRP_CHCR_ADC_CHID_22_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_22_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_22_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_22_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_22_Pos                       (14)
#define MDU_REGGRP_CHCR_AWD_ID_22_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_22_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_22                           MDU_REGGRP_CHCR_AWD_ID_22_Msk
#define MDU_REGGRP_CHCR_AWD_ID_22_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_22_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_22_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_22_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23_Pos                     (16)
#define MDU_REGGRP_CHCR_ADC_CHID_23_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23                         MDU_REGGRP_CHCR_ADC_CHID_23_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_23_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_23_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_23_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_23_Pos                       (22)
#define MDU_REGGRP_CHCR_AWD_ID_23_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_23_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_23                           MDU_REGGRP_CHCR_AWD_ID_23_Msk
#define MDU_REGGRP_CHCR_AWD_ID_23_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_23_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_23_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_23_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24_Pos                     (24)
#define MDU_REGGRP_CHCR_ADC_CHID_24_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24                         MDU_REGGRP_CHCR_ADC_CHID_24_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_24_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_24_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_24_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_24_Pos                       (30)
#define MDU_REGGRP_CHCR_AWD_ID_24_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_24_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_24                           MDU_REGGRP_CHCR_AWD_ID_24_Msk
#define MDU_REGGRP_CHCR_AWD_ID_24_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_24_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_24_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_24_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_7  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_25_Pos                     (0)
#define MDU_REGGRP_CHCR_ADC_CHID_25_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_25                         MDU_REGGRP_CHCR_ADC_CHID_25_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_25_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_25_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_25_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_25_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_25_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_25_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_25_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_25_Pos                       (6)
#define MDU_REGGRP_CHCR_AWD_ID_25_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_25_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_25                           MDU_REGGRP_CHCR_AWD_ID_25_Msk
#define MDU_REGGRP_CHCR_AWD_ID_25_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_25_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_25_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_25_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26_Pos                     (8)
#define MDU_REGGRP_CHCR_ADC_CHID_26_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26                         MDU_REGGRP_CHCR_ADC_CHID_26_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_26_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_26_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_26_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_26_Pos                       (14)
#define MDU_REGGRP_CHCR_AWD_ID_26_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_26_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_26                           MDU_REGGRP_CHCR_AWD_ID_26_Msk
#define MDU_REGGRP_CHCR_AWD_ID_26_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_26_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_26_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_26_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27_Pos                     (16)
#define MDU_REGGRP_CHCR_ADC_CHID_27_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27                         MDU_REGGRP_CHCR_ADC_CHID_27_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_27_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_27_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_27_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_27_Pos                       (22)
#define MDU_REGGRP_CHCR_AWD_ID_27_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_27_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_27                           MDU_REGGRP_CHCR_AWD_ID_27_Msk
#define MDU_REGGRP_CHCR_AWD_ID_27_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_27_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_27_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_27_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28_Pos                     (24)
#define MDU_REGGRP_CHCR_ADC_CHID_28_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28                         MDU_REGGRP_CHCR_ADC_CHID_28_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_28_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_28_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_28_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_28_Pos                       (30)
#define MDU_REGGRP_CHCR_AWD_ID_28_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_28_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_28                           MDU_REGGRP_CHCR_AWD_ID_28_Msk
#define MDU_REGGRP_CHCR_AWD_ID_28_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_28_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_28_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_28_Pos)

/******************  Bits definition for MDU_REGGRP_CHCR_8  *******************/
#define MDU_REGGRP_CHCR_ADC_CHID_29_Pos                     (0)
#define MDU_REGGRP_CHCR_ADC_CHID_29_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_29                         MDU_REGGRP_CHCR_ADC_CHID_29_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_29_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_29_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_29_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_29_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_29_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_29_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_29_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_29_Pos                       (6)
#define MDU_REGGRP_CHCR_AWD_ID_29_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_29_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_29                           MDU_REGGRP_CHCR_AWD_ID_29_Msk
#define MDU_REGGRP_CHCR_AWD_ID_29_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_29_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_29_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_29_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30_Pos                     (8)
#define MDU_REGGRP_CHCR_ADC_CHID_30_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30                         MDU_REGGRP_CHCR_ADC_CHID_30_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_30_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_30_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_30_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_30_Pos                       (14)
#define MDU_REGGRP_CHCR_AWD_ID_30_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_30_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_30                           MDU_REGGRP_CHCR_AWD_ID_30_Msk
#define MDU_REGGRP_CHCR_AWD_ID_30_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_30_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_30_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_30_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31_Pos                     (16)
#define MDU_REGGRP_CHCR_ADC_CHID_31_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31                         MDU_REGGRP_CHCR_ADC_CHID_31_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_31_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_31_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_31_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_31_Pos                       (22)
#define MDU_REGGRP_CHCR_AWD_ID_31_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_31_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_31                           MDU_REGGRP_CHCR_AWD_ID_31_Msk
#define MDU_REGGRP_CHCR_AWD_ID_31_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_31_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_31_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_31_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32_Pos                     (24)
#define MDU_REGGRP_CHCR_ADC_CHID_32_Msk                     (0x3fUL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32                         MDU_REGGRP_CHCR_ADC_CHID_32_Msk
#define MDU_REGGRP_CHCR_ADC_CHID_32_0                       (0x1UL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32_1                       (0x2UL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32_2                       (0x4UL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32_3                       (0x8UL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32_4                       (0x10UL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_ADC_CHID_32_5                       (0x20UL << MDU_REGGRP_CHCR_ADC_CHID_32_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_32_Pos                       (30)
#define MDU_REGGRP_CHCR_AWD_ID_32_Msk                       (0x3UL << MDU_REGGRP_CHCR_AWD_ID_32_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_32                           MDU_REGGRP_CHCR_AWD_ID_32_Msk
#define MDU_REGGRP_CHCR_AWD_ID_32_0                         (0x1UL << MDU_REGGRP_CHCR_AWD_ID_32_Pos)
#define MDU_REGGRP_CHCR_AWD_ID_32_1                         (0x2UL << MDU_REGGRP_CHCR_AWD_ID_32_Pos)

/*******************  Bits definition for MDU_INT_STATUS_1  *******************/
#define MDU_INT_STATUS_EOC_INJ_CH_1_Pos                     (0)
#define MDU_INT_STATUS_EOC_INJ_CH_1_Msk                     (0x1UL << MDU_INT_STATUS_EOC_INJ_CH_1_Pos)
#define MDU_INT_STATUS_EOC_INJ_CH_1                         MDU_INT_STATUS_EOC_INJ_CH_1_Msk
#define MDU_INT_STATUS_EOC_INJ_CH_2_Pos                     (1)
#define MDU_INT_STATUS_EOC_INJ_CH_2_Msk                     (0x1UL << MDU_INT_STATUS_EOC_INJ_CH_2_Pos)
#define MDU_INT_STATUS_EOC_INJ_CH_2                         MDU_INT_STATUS_EOC_INJ_CH_2_Msk
#define MDU_INT_STATUS_EOC_INJ_CH_3_Pos                     (2)
#define MDU_INT_STATUS_EOC_INJ_CH_3_Msk                     (0x1UL << MDU_INT_STATUS_EOC_INJ_CH_3_Pos)
#define MDU_INT_STATUS_EOC_INJ_CH_3                         MDU_INT_STATUS_EOC_INJ_CH_3_Msk
#define MDU_INT_STATUS_EOC_INJ_CH_4_Pos                     (3)
#define MDU_INT_STATUS_EOC_INJ_CH_4_Msk                     (0x1UL << MDU_INT_STATUS_EOC_INJ_CH_4_Pos)
#define MDU_INT_STATUS_EOC_INJ_CH_4                         MDU_INT_STATUS_EOC_INJ_CH_4_Msk
#define MDU_INT_STATUS_EOS_INJ_Pos                          (4)
#define MDU_INT_STATUS_EOS_INJ_Msk                          (0x1UL << MDU_INT_STATUS_EOS_INJ_Pos)
#define MDU_INT_STATUS_EOS_INJ                              MDU_INT_STATUS_EOS_INJ_Msk
#define MDU_INT_STATUS_EOS_REG_Pos                          (5)
#define MDU_INT_STATUS_EOS_REG_Msk                          (0x1UL << MDU_INT_STATUS_EOS_REG_Pos)
#define MDU_INT_STATUS_EOS_REG                              MDU_INT_STATUS_EOS_REG_Msk
#define MDU_INT_STATUS_AWD_INJ_CH_1_Pos                     (8)
#define MDU_INT_STATUS_AWD_INJ_CH_1_Msk                     (0x1UL << MDU_INT_STATUS_AWD_INJ_CH_1_Pos)
#define MDU_INT_STATUS_AWD_INJ_CH_1                         MDU_INT_STATUS_AWD_INJ_CH_1_Msk
#define MDU_INT_STATUS_AWD_INJ_CH_2_Pos                     (9)
#define MDU_INT_STATUS_AWD_INJ_CH_2_Msk                     (0x1UL << MDU_INT_STATUS_AWD_INJ_CH_2_Pos)
#define MDU_INT_STATUS_AWD_INJ_CH_2                         MDU_INT_STATUS_AWD_INJ_CH_2_Msk
#define MDU_INT_STATUS_AWD_INJ_CH_3_Pos                     (10)
#define MDU_INT_STATUS_AWD_INJ_CH_3_Msk                     (0x1UL << MDU_INT_STATUS_AWD_INJ_CH_3_Pos)
#define MDU_INT_STATUS_AWD_INJ_CH_3                         MDU_INT_STATUS_AWD_INJ_CH_3_Msk
#define MDU_INT_STATUS_AWD_INJ_CH_4_Pos                     (11)
#define MDU_INT_STATUS_AWD_INJ_CH_4_Msk                     (0x1UL << MDU_INT_STATUS_AWD_INJ_CH_4_Pos)
#define MDU_INT_STATUS_AWD_INJ_CH_4                         MDU_INT_STATUS_AWD_INJ_CH_4_Msk
#define MDU_INT_STATUS_OW_INJ_CH_1_Pos                      (16)
#define MDU_INT_STATUS_OW_INJ_CH_1_Msk                      (0x1UL << MDU_INT_STATUS_OW_INJ_CH_1_Pos)
#define MDU_INT_STATUS_OW_INJ_CH_1                          MDU_INT_STATUS_OW_INJ_CH_1_Msk
#define MDU_INT_STATUS_OW_INJ_CH_2_Pos                      (17)
#define MDU_INT_STATUS_OW_INJ_CH_2_Msk                      (0x1UL << MDU_INT_STATUS_OW_INJ_CH_2_Pos)
#define MDU_INT_STATUS_OW_INJ_CH_2                          MDU_INT_STATUS_OW_INJ_CH_2_Msk
#define MDU_INT_STATUS_OW_INJ_CH_3_Pos                      (18)
#define MDU_INT_STATUS_OW_INJ_CH_3_Msk                      (0x1UL << MDU_INT_STATUS_OW_INJ_CH_3_Pos)
#define MDU_INT_STATUS_OW_INJ_CH_3                          MDU_INT_STATUS_OW_INJ_CH_3_Msk
#define MDU_INT_STATUS_OW_INJ_CH_4_Pos                      (19)
#define MDU_INT_STATUS_OW_INJ_CH_4_Msk                      (0x1UL << MDU_INT_STATUS_OW_INJ_CH_4_Pos)
#define MDU_INT_STATUS_OW_INJ_CH_4                          MDU_INT_STATUS_OW_INJ_CH_4_Msk
#define MDU_INT_STATUS_OW_INJ_GRP_Pos                       (20)
#define MDU_INT_STATUS_OW_INJ_GRP_Msk                       (0x1UL << MDU_INT_STATUS_OW_INJ_GRP_Pos)
#define MDU_INT_STATUS_OW_INJ_GRP                           MDU_INT_STATUS_OW_INJ_GRP_Msk
#define MDU_INT_STATUS_OW_REG_GRP_Pos                       (21)
#define MDU_INT_STATUS_OW_REG_GRP_Msk                       (0x1UL << MDU_INT_STATUS_OW_REG_GRP_Pos)
#define MDU_INT_STATUS_OW_REG_GRP                           MDU_INT_STATUS_OW_REG_GRP_Msk
#define MDU_INT_STATUS_OCOMP1_Pos                           (28)
#define MDU_INT_STATUS_OCOMP1_Msk                           (0x1UL << MDU_INT_STATUS_OCOMP1_Pos)
#define MDU_INT_STATUS_OCOMP1                               MDU_INT_STATUS_OCOMP1_Msk
#define MDU_INT_STATUS_OCOMP2_Pos                           (29)
#define MDU_INT_STATUS_OCOMP2_Msk                           (0x1UL << MDU_INT_STATUS_OCOMP2_Pos)
#define MDU_INT_STATUS_OCOMP2                               MDU_INT_STATUS_OCOMP2_Msk
#define MDU_INT_STATUS_OCOMP3_Pos                           (30)
#define MDU_INT_STATUS_OCOMP3_Msk                           (0x1UL << MDU_INT_STATUS_OCOMP3_Pos)
#define MDU_INT_STATUS_OCOMP3                               MDU_INT_STATUS_OCOMP3_Msk
#define MDU_INT_STATUS_OCOMP4_Pos                           (31)
#define MDU_INT_STATUS_OCOMP4_Msk                           (0x1UL << MDU_INT_STATUS_OCOMP4_Pos)
#define MDU_INT_STATUS_OCOMP4                               MDU_INT_STATUS_OCOMP4_Msk

/*******************  Bits definition for MDU_INT_STATUS_2  *******************/
#define MDU_INT_STATUS_EOC_REG_CH_1_Pos                     (0)
#define MDU_INT_STATUS_EOC_REG_CH_1_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_1_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_1                         MDU_INT_STATUS_EOC_REG_CH_1_Msk
#define MDU_INT_STATUS_EOC_REG_CH_2_Pos                     (1)
#define MDU_INT_STATUS_EOC_REG_CH_2_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_2_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_2                         MDU_INT_STATUS_EOC_REG_CH_2_Msk
#define MDU_INT_STATUS_EOC_REG_CH_3_Pos                     (2)
#define MDU_INT_STATUS_EOC_REG_CH_3_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_3_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_3                         MDU_INT_STATUS_EOC_REG_CH_3_Msk
#define MDU_INT_STATUS_EOC_REG_CH_4_Pos                     (3)
#define MDU_INT_STATUS_EOC_REG_CH_4_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_4_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_4                         MDU_INT_STATUS_EOC_REG_CH_4_Msk
#define MDU_INT_STATUS_EOC_REG_CH_5_Pos                     (4)
#define MDU_INT_STATUS_EOC_REG_CH_5_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_5_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_5                         MDU_INT_STATUS_EOC_REG_CH_5_Msk
#define MDU_INT_STATUS_EOC_REG_CH_6_Pos                     (5)
#define MDU_INT_STATUS_EOC_REG_CH_6_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_6_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_6                         MDU_INT_STATUS_EOC_REG_CH_6_Msk
#define MDU_INT_STATUS_EOC_REG_CH_7_Pos                     (6)
#define MDU_INT_STATUS_EOC_REG_CH_7_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_7_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_7                         MDU_INT_STATUS_EOC_REG_CH_7_Msk
#define MDU_INT_STATUS_EOC_REG_CH_8_Pos                     (7)
#define MDU_INT_STATUS_EOC_REG_CH_8_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_8_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_8                         MDU_INT_STATUS_EOC_REG_CH_8_Msk
#define MDU_INT_STATUS_EOC_REG_CH_9_Pos                     (8)
#define MDU_INT_STATUS_EOC_REG_CH_9_Msk                     (0x1UL << MDU_INT_STATUS_EOC_REG_CH_9_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_9                         MDU_INT_STATUS_EOC_REG_CH_9_Msk
#define MDU_INT_STATUS_EOC_REG_CH_10_Pos                    (9)
#define MDU_INT_STATUS_EOC_REG_CH_10_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_10_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_10                        MDU_INT_STATUS_EOC_REG_CH_10_Msk
#define MDU_INT_STATUS_EOC_REG_CH_11_Pos                    (10)
#define MDU_INT_STATUS_EOC_REG_CH_11_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_11_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_11                        MDU_INT_STATUS_EOC_REG_CH_11_Msk
#define MDU_INT_STATUS_EOC_REG_CH_12_Pos                    (11)
#define MDU_INT_STATUS_EOC_REG_CH_12_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_12_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_12                        MDU_INT_STATUS_EOC_REG_CH_12_Msk
#define MDU_INT_STATUS_EOC_REG_CH_13_Pos                    (12)
#define MDU_INT_STATUS_EOC_REG_CH_13_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_13_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_13                        MDU_INT_STATUS_EOC_REG_CH_13_Msk
#define MDU_INT_STATUS_EOC_REG_CH_14_Pos                    (13)
#define MDU_INT_STATUS_EOC_REG_CH_14_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_14_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_14                        MDU_INT_STATUS_EOC_REG_CH_14_Msk
#define MDU_INT_STATUS_EOC_REG_CH_15_Pos                    (14)
#define MDU_INT_STATUS_EOC_REG_CH_15_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_15_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_15                        MDU_INT_STATUS_EOC_REG_CH_15_Msk
#define MDU_INT_STATUS_EOC_REG_CH_16_Pos                    (15)
#define MDU_INT_STATUS_EOC_REG_CH_16_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_16_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_16                        MDU_INT_STATUS_EOC_REG_CH_16_Msk
#define MDU_INT_STATUS_OW_REG_CH_1_Pos                      (16)
#define MDU_INT_STATUS_OW_REG_CH_1_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_1_Pos)
#define MDU_INT_STATUS_OW_REG_CH_1                          MDU_INT_STATUS_OW_REG_CH_1_Msk
#define MDU_INT_STATUS_OW_REG_CH_2_Pos                      (17)
#define MDU_INT_STATUS_OW_REG_CH_2_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_2_Pos)
#define MDU_INT_STATUS_OW_REG_CH_2                          MDU_INT_STATUS_OW_REG_CH_2_Msk
#define MDU_INT_STATUS_OW_REG_CH_3_Pos                      (18)
#define MDU_INT_STATUS_OW_REG_CH_3_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_3_Pos)
#define MDU_INT_STATUS_OW_REG_CH_3                          MDU_INT_STATUS_OW_REG_CH_3_Msk
#define MDU_INT_STATUS_OW_REG_CH_4_Pos                      (19)
#define MDU_INT_STATUS_OW_REG_CH_4_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_4_Pos)
#define MDU_INT_STATUS_OW_REG_CH_4                          MDU_INT_STATUS_OW_REG_CH_4_Msk
#define MDU_INT_STATUS_OW_REG_CH_5_Pos                      (20)
#define MDU_INT_STATUS_OW_REG_CH_5_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_5_Pos)
#define MDU_INT_STATUS_OW_REG_CH_5                          MDU_INT_STATUS_OW_REG_CH_5_Msk
#define MDU_INT_STATUS_OW_REG_CH_6_Pos                      (21)
#define MDU_INT_STATUS_OW_REG_CH_6_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_6_Pos)
#define MDU_INT_STATUS_OW_REG_CH_6                          MDU_INT_STATUS_OW_REG_CH_6_Msk
#define MDU_INT_STATUS_OW_REG_CH_7_Pos                      (22)
#define MDU_INT_STATUS_OW_REG_CH_7_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_7_Pos)
#define MDU_INT_STATUS_OW_REG_CH_7                          MDU_INT_STATUS_OW_REG_CH_7_Msk
#define MDU_INT_STATUS_OW_REG_CH_8_Pos                      (23)
#define MDU_INT_STATUS_OW_REG_CH_8_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_8_Pos)
#define MDU_INT_STATUS_OW_REG_CH_8                          MDU_INT_STATUS_OW_REG_CH_8_Msk
#define MDU_INT_STATUS_OW_REG_CH_9_Pos                      (24)
#define MDU_INT_STATUS_OW_REG_CH_9_Msk                      (0x1UL << MDU_INT_STATUS_OW_REG_CH_9_Pos)
#define MDU_INT_STATUS_OW_REG_CH_9                          MDU_INT_STATUS_OW_REG_CH_9_Msk
#define MDU_INT_STATUS_OW_REG_CH_10_Pos                     (25)
#define MDU_INT_STATUS_OW_REG_CH_10_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_10_Pos)
#define MDU_INT_STATUS_OW_REG_CH_10                         MDU_INT_STATUS_OW_REG_CH_10_Msk
#define MDU_INT_STATUS_OW_REG_CH_11_Pos                     (26)
#define MDU_INT_STATUS_OW_REG_CH_11_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_11_Pos)
#define MDU_INT_STATUS_OW_REG_CH_11                         MDU_INT_STATUS_OW_REG_CH_11_Msk
#define MDU_INT_STATUS_OW_REG_CH_12_Pos                     (27)
#define MDU_INT_STATUS_OW_REG_CH_12_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_12_Pos)
#define MDU_INT_STATUS_OW_REG_CH_12                         MDU_INT_STATUS_OW_REG_CH_12_Msk
#define MDU_INT_STATUS_OW_REG_CH_13_Pos                     (28)
#define MDU_INT_STATUS_OW_REG_CH_13_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_13_Pos)
#define MDU_INT_STATUS_OW_REG_CH_13                         MDU_INT_STATUS_OW_REG_CH_13_Msk
#define MDU_INT_STATUS_OW_REG_CH_14_Pos                     (29)
#define MDU_INT_STATUS_OW_REG_CH_14_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_14_Pos)
#define MDU_INT_STATUS_OW_REG_CH_14                         MDU_INT_STATUS_OW_REG_CH_14_Msk
#define MDU_INT_STATUS_OW_REG_CH_15_Pos                     (30)
#define MDU_INT_STATUS_OW_REG_CH_15_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_15_Pos)
#define MDU_INT_STATUS_OW_REG_CH_15                         MDU_INT_STATUS_OW_REG_CH_15_Msk
#define MDU_INT_STATUS_OW_REG_CH_16_Pos                     (31)
#define MDU_INT_STATUS_OW_REG_CH_16_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_16_Pos)
#define MDU_INT_STATUS_OW_REG_CH_16                         MDU_INT_STATUS_OW_REG_CH_16_Msk

/*******************  Bits definition for MDU_INT_STATUS_3  *******************/
#define MDU_INT_STATUS_EOC_REG_CH_17_Pos                    (0)
#define MDU_INT_STATUS_EOC_REG_CH_17_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_17_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_17                        MDU_INT_STATUS_EOC_REG_CH_17_Msk
#define MDU_INT_STATUS_EOC_REG_CH_18_Pos                    (1)
#define MDU_INT_STATUS_EOC_REG_CH_18_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_18_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_18                        MDU_INT_STATUS_EOC_REG_CH_18_Msk
#define MDU_INT_STATUS_EOC_REG_CH_19_Pos                    (2)
#define MDU_INT_STATUS_EOC_REG_CH_19_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_19_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_19                        MDU_INT_STATUS_EOC_REG_CH_19_Msk
#define MDU_INT_STATUS_EOC_REG_CH_20_Pos                    (3)
#define MDU_INT_STATUS_EOC_REG_CH_20_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_20_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_20                        MDU_INT_STATUS_EOC_REG_CH_20_Msk
#define MDU_INT_STATUS_EOC_REG_CH_21_Pos                    (4)
#define MDU_INT_STATUS_EOC_REG_CH_21_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_21_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_21                        MDU_INT_STATUS_EOC_REG_CH_21_Msk
#define MDU_INT_STATUS_EOC_REG_CH_22_Pos                    (5)
#define MDU_INT_STATUS_EOC_REG_CH_22_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_22_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_22                        MDU_INT_STATUS_EOC_REG_CH_22_Msk
#define MDU_INT_STATUS_EOC_REG_CH_23_Pos                    (6)
#define MDU_INT_STATUS_EOC_REG_CH_23_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_23_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_23                        MDU_INT_STATUS_EOC_REG_CH_23_Msk
#define MDU_INT_STATUS_EOC_REG_CH_24_Pos                    (7)
#define MDU_INT_STATUS_EOC_REG_CH_24_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_24_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_24                        MDU_INT_STATUS_EOC_REG_CH_24_Msk
#define MDU_INT_STATUS_EOC_REG_CH_25_Pos                    (8)
#define MDU_INT_STATUS_EOC_REG_CH_25_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_25_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_25                        MDU_INT_STATUS_EOC_REG_CH_25_Msk
#define MDU_INT_STATUS_EOC_REG_CH_26_Pos                    (9)
#define MDU_INT_STATUS_EOC_REG_CH_26_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_26_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_26                        MDU_INT_STATUS_EOC_REG_CH_26_Msk
#define MDU_INT_STATUS_EOC_REG_CH_27_Pos                    (10)
#define MDU_INT_STATUS_EOC_REG_CH_27_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_27_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_27                        MDU_INT_STATUS_EOC_REG_CH_27_Msk
#define MDU_INT_STATUS_EOC_REG_CH_28_Pos                    (11)
#define MDU_INT_STATUS_EOC_REG_CH_28_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_28_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_28                        MDU_INT_STATUS_EOC_REG_CH_28_Msk
#define MDU_INT_STATUS_EOC_REG_CH_29_Pos                    (12)
#define MDU_INT_STATUS_EOC_REG_CH_29_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_29_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_29                        MDU_INT_STATUS_EOC_REG_CH_29_Msk
#define MDU_INT_STATUS_EOC_REG_CH_30_Pos                    (13)
#define MDU_INT_STATUS_EOC_REG_CH_30_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_30_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_30                        MDU_INT_STATUS_EOC_REG_CH_30_Msk
#define MDU_INT_STATUS_EOC_REG_CH_31_Pos                    (14)
#define MDU_INT_STATUS_EOC_REG_CH_31_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_31_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_31                        MDU_INT_STATUS_EOC_REG_CH_31_Msk
#define MDU_INT_STATUS_EOC_REG_CH_32_Pos                    (15)
#define MDU_INT_STATUS_EOC_REG_CH_32_Msk                    (0x1UL << MDU_INT_STATUS_EOC_REG_CH_32_Pos)
#define MDU_INT_STATUS_EOC_REG_CH_32                        MDU_INT_STATUS_EOC_REG_CH_32_Msk
#define MDU_INT_STATUS_OW_REG_CH_17_Pos                     (16)
#define MDU_INT_STATUS_OW_REG_CH_17_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_17_Pos)
#define MDU_INT_STATUS_OW_REG_CH_17                         MDU_INT_STATUS_OW_REG_CH_17_Msk
#define MDU_INT_STATUS_OW_REG_CH_18_Pos                     (17)
#define MDU_INT_STATUS_OW_REG_CH_18_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_18_Pos)
#define MDU_INT_STATUS_OW_REG_CH_18                         MDU_INT_STATUS_OW_REG_CH_18_Msk
#define MDU_INT_STATUS_OW_REG_CH_19_Pos                     (18)
#define MDU_INT_STATUS_OW_REG_CH_19_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_19_Pos)
#define MDU_INT_STATUS_OW_REG_CH_19                         MDU_INT_STATUS_OW_REG_CH_19_Msk
#define MDU_INT_STATUS_OW_REG_CH_20_Pos                     (19)
#define MDU_INT_STATUS_OW_REG_CH_20_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_20_Pos)
#define MDU_INT_STATUS_OW_REG_CH_20                         MDU_INT_STATUS_OW_REG_CH_20_Msk
#define MDU_INT_STATUS_OW_REG_CH_21_Pos                     (20)
#define MDU_INT_STATUS_OW_REG_CH_21_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_21_Pos)
#define MDU_INT_STATUS_OW_REG_CH_21                         MDU_INT_STATUS_OW_REG_CH_21_Msk
#define MDU_INT_STATUS_OW_REG_CH_22_Pos                     (21)
#define MDU_INT_STATUS_OW_REG_CH_22_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_22_Pos)
#define MDU_INT_STATUS_OW_REG_CH_22                         MDU_INT_STATUS_OW_REG_CH_22_Msk
#define MDU_INT_STATUS_OW_REG_CH_23_Pos                     (22)
#define MDU_INT_STATUS_OW_REG_CH_23_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_23_Pos)
#define MDU_INT_STATUS_OW_REG_CH_23                         MDU_INT_STATUS_OW_REG_CH_23_Msk
#define MDU_INT_STATUS_OW_REG_CH_24_Pos                     (23)
#define MDU_INT_STATUS_OW_REG_CH_24_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_24_Pos)
#define MDU_INT_STATUS_OW_REG_CH_24                         MDU_INT_STATUS_OW_REG_CH_24_Msk
#define MDU_INT_STATUS_OW_REG_CH_25_Pos                     (24)
#define MDU_INT_STATUS_OW_REG_CH_25_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_25_Pos)
#define MDU_INT_STATUS_OW_REG_CH_25                         MDU_INT_STATUS_OW_REG_CH_25_Msk
#define MDU_INT_STATUS_OW_REG_CH_26_Pos                     (25)
#define MDU_INT_STATUS_OW_REG_CH_26_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_26_Pos)
#define MDU_INT_STATUS_OW_REG_CH_26                         MDU_INT_STATUS_OW_REG_CH_26_Msk
#define MDU_INT_STATUS_OW_REG_CH_27_Pos                     (26)
#define MDU_INT_STATUS_OW_REG_CH_27_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_27_Pos)
#define MDU_INT_STATUS_OW_REG_CH_27                         MDU_INT_STATUS_OW_REG_CH_27_Msk
#define MDU_INT_STATUS_OW_REG_CH_28_Pos                     (27)
#define MDU_INT_STATUS_OW_REG_CH_28_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_28_Pos)
#define MDU_INT_STATUS_OW_REG_CH_28                         MDU_INT_STATUS_OW_REG_CH_28_Msk
#define MDU_INT_STATUS_OW_REG_CH_29_Pos                     (28)
#define MDU_INT_STATUS_OW_REG_CH_29_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_29_Pos)
#define MDU_INT_STATUS_OW_REG_CH_29                         MDU_INT_STATUS_OW_REG_CH_29_Msk
#define MDU_INT_STATUS_OW_REG_CH_30_Pos                     (29)
#define MDU_INT_STATUS_OW_REG_CH_30_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_30_Pos)
#define MDU_INT_STATUS_OW_REG_CH_30                         MDU_INT_STATUS_OW_REG_CH_30_Msk
#define MDU_INT_STATUS_OW_REG_CH_31_Pos                     (30)
#define MDU_INT_STATUS_OW_REG_CH_31_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_31_Pos)
#define MDU_INT_STATUS_OW_REG_CH_31                         MDU_INT_STATUS_OW_REG_CH_31_Msk
#define MDU_INT_STATUS_OW_REG_CH_32_Pos                     (31)
#define MDU_INT_STATUS_OW_REG_CH_32_Msk                     (0x1UL << MDU_INT_STATUS_OW_REG_CH_32_Pos)
#define MDU_INT_STATUS_OW_REG_CH_32                         MDU_INT_STATUS_OW_REG_CH_32_Msk

/******************  Bits definition for MDU_INJ_RESULTS_1  *******************/
#define MDU_INJ_RESULT_CH_1_Pos                             (0)
#define MDU_INJ_RESULT_CH_1_Msk                             (0xffffUL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1                                 MDU_INJ_RESULT_CH_1_Msk
#define MDU_INJ_RESULT_CH_1_0                               (0x1UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_1                               (0x2UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_2                               (0x4UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_3                               (0x8UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_4                               (0x10UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_5                               (0x20UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_6                               (0x40UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_7                               (0x80UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_8                               (0x100UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_9                               (0x200UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_10                              (0x400UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_11                              (0x800UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_12                              (0x1000UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_13                              (0x2000UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_14                              (0x4000UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_1_15                              (0x8000UL << MDU_INJ_RESULT_CH_1_Pos)
#define MDU_INJ_RESULT_CH_2_Pos                             (16)
#define MDU_INJ_RESULT_CH_2_Msk                             (0xffffUL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2                                 MDU_INJ_RESULT_CH_2_Msk
#define MDU_INJ_RESULT_CH_2_0                               (0x1UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_1                               (0x2UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_2                               (0x4UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_3                               (0x8UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_4                               (0x10UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_5                               (0x20UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_6                               (0x40UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_7                               (0x80UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_8                               (0x100UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_9                               (0x200UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_10                              (0x400UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_11                              (0x800UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_12                              (0x1000UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_13                              (0x2000UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_14                              (0x4000UL << MDU_INJ_RESULT_CH_2_Pos)
#define MDU_INJ_RESULT_CH_2_15                              (0x8000UL << MDU_INJ_RESULT_CH_2_Pos)

/******************  Bits definition for MDU_INJ_RESULTS_2  *******************/
#define MDU_INJ_RESULT_CH_3_Pos                             (0)
#define MDU_INJ_RESULT_CH_3_Msk                             (0xffffUL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3                                 MDU_INJ_RESULT_CH_3_Msk
#define MDU_INJ_RESULT_CH_3_0                               (0x1UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_1                               (0x2UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_2                               (0x4UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_3                               (0x8UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_4                               (0x10UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_5                               (0x20UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_6                               (0x40UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_7                               (0x80UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_8                               (0x100UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_9                               (0x200UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_10                              (0x400UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_11                              (0x800UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_12                              (0x1000UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_13                              (0x2000UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_14                              (0x4000UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_3_15                              (0x8000UL << MDU_INJ_RESULT_CH_3_Pos)
#define MDU_INJ_RESULT_CH_4_Pos                             (16)
#define MDU_INJ_RESULT_CH_4_Msk                             (0xffffUL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4                                 MDU_INJ_RESULT_CH_4_Msk
#define MDU_INJ_RESULT_CH_4_0                               (0x1UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_1                               (0x2UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_2                               (0x4UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_3                               (0x8UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_4                               (0x10UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_5                               (0x20UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_6                               (0x40UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_7                               (0x80UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_8                               (0x100UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_9                               (0x200UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_10                              (0x400UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_11                              (0x800UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_12                              (0x1000UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_13                              (0x2000UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_14                              (0x4000UL << MDU_INJ_RESULT_CH_4_Pos)
#define MDU_INJ_RESULT_CH_4_15                              (0x8000UL << MDU_INJ_RESULT_CH_4_Pos)

/******************  Bits definition for MDU_REG_RESULTS_1  *******************/
#define MDU_REG_RESULT_CH_1_Pos                             (0)
#define MDU_REG_RESULT_CH_1_Msk                             (0xffffUL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1                                 MDU_REG_RESULT_CH_1_Msk
#define MDU_REG_RESULT_CH_1_0                               (0x1UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_1                               (0x2UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_2                               (0x4UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_3                               (0x8UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_4                               (0x10UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_5                               (0x20UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_6                               (0x40UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_7                               (0x80UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_8                               (0x100UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_9                               (0x200UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_10                              (0x400UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_11                              (0x800UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_12                              (0x1000UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_13                              (0x2000UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_14                              (0x4000UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_1_15                              (0x8000UL << MDU_REG_RESULT_CH_1_Pos)
#define MDU_REG_RESULT_CH_2_Pos                             (16)
#define MDU_REG_RESULT_CH_2_Msk                             (0xffffUL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2                                 MDU_REG_RESULT_CH_2_Msk
#define MDU_REG_RESULT_CH_2_0                               (0x1UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_1                               (0x2UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_2                               (0x4UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_3                               (0x8UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_4                               (0x10UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_5                               (0x20UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_6                               (0x40UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_7                               (0x80UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_8                               (0x100UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_9                               (0x200UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_10                              (0x400UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_11                              (0x800UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_12                              (0x1000UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_13                              (0x2000UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_14                              (0x4000UL << MDU_REG_RESULT_CH_2_Pos)
#define MDU_REG_RESULT_CH_2_15                              (0x8000UL << MDU_REG_RESULT_CH_2_Pos)

/******************  Bits definition for MDU_REG_RESULTS_2  *******************/
#define MDU_REG_RESULT_CH_3_Pos                             (0)
#define MDU_REG_RESULT_CH_3_Msk                             (0xffffUL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3                                 MDU_REG_RESULT_CH_3_Msk
#define MDU_REG_RESULT_CH_3_0                               (0x1UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_1                               (0x2UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_2                               (0x4UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_3                               (0x8UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_4                               (0x10UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_5                               (0x20UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_6                               (0x40UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_7                               (0x80UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_8                               (0x100UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_9                               (0x200UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_10                              (0x400UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_11                              (0x800UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_12                              (0x1000UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_13                              (0x2000UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_14                              (0x4000UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_3_15                              (0x8000UL << MDU_REG_RESULT_CH_3_Pos)
#define MDU_REG_RESULT_CH_4_Pos                             (16)
#define MDU_REG_RESULT_CH_4_Msk                             (0xffffUL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4                                 MDU_REG_RESULT_CH_4_Msk
#define MDU_REG_RESULT_CH_4_0                               (0x1UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_1                               (0x2UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_2                               (0x4UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_3                               (0x8UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_4                               (0x10UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_5                               (0x20UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_6                               (0x40UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_7                               (0x80UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_8                               (0x100UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_9                               (0x200UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_10                              (0x400UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_11                              (0x800UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_12                              (0x1000UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_13                              (0x2000UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_14                              (0x4000UL << MDU_REG_RESULT_CH_4_Pos)
#define MDU_REG_RESULT_CH_4_15                              (0x8000UL << MDU_REG_RESULT_CH_4_Pos)

/******************  Bits definition for MDU_REG_RESULTS_3  *******************/
#define MDU_REG_RESULT_CH_5_Pos                             (0)
#define MDU_REG_RESULT_CH_5_Msk                             (0xffffUL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5                                 MDU_REG_RESULT_CH_5_Msk
#define MDU_REG_RESULT_CH_5_0                               (0x1UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_1                               (0x2UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_2                               (0x4UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_3                               (0x8UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_4                               (0x10UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_5                               (0x20UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_6                               (0x40UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_7                               (0x80UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_8                               (0x100UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_9                               (0x200UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_10                              (0x400UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_11                              (0x800UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_12                              (0x1000UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_13                              (0x2000UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_14                              (0x4000UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_5_15                              (0x8000UL << MDU_REG_RESULT_CH_5_Pos)
#define MDU_REG_RESULT_CH_6_Pos                             (16)
#define MDU_REG_RESULT_CH_6_Msk                             (0xffffUL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6                                 MDU_REG_RESULT_CH_6_Msk
#define MDU_REG_RESULT_CH_6_0                               (0x1UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_1                               (0x2UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_2                               (0x4UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_3                               (0x8UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_4                               (0x10UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_5                               (0x20UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_6                               (0x40UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_7                               (0x80UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_8                               (0x100UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_9                               (0x200UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_10                              (0x400UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_11                              (0x800UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_12                              (0x1000UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_13                              (0x2000UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_14                              (0x4000UL << MDU_REG_RESULT_CH_6_Pos)
#define MDU_REG_RESULT_CH_6_15                              (0x8000UL << MDU_REG_RESULT_CH_6_Pos)

/******************  Bits definition for MDU_REG_RESULTS_4  *******************/
#define MDU_REG_RESULT_CH_7_Pos                             (0)
#define MDU_REG_RESULT_CH_7_Msk                             (0xffffUL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7                                 MDU_REG_RESULT_CH_7_Msk
#define MDU_REG_RESULT_CH_7_0                               (0x1UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_1                               (0x2UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_2                               (0x4UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_3                               (0x8UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_4                               (0x10UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_5                               (0x20UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_6                               (0x40UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_7                               (0x80UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_8                               (0x100UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_9                               (0x200UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_10                              (0x400UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_11                              (0x800UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_12                              (0x1000UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_13                              (0x2000UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_14                              (0x4000UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_7_15                              (0x8000UL << MDU_REG_RESULT_CH_7_Pos)
#define MDU_REG_RESULT_CH_8_Pos                             (16)
#define MDU_REG_RESULT_CH_8_Msk                             (0xffffUL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8                                 MDU_REG_RESULT_CH_8_Msk
#define MDU_REG_RESULT_CH_8_0                               (0x1UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_1                               (0x2UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_2                               (0x4UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_3                               (0x8UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_4                               (0x10UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_5                               (0x20UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_6                               (0x40UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_7                               (0x80UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_8                               (0x100UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_9                               (0x200UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_10                              (0x400UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_11                              (0x800UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_12                              (0x1000UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_13                              (0x2000UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_14                              (0x4000UL << MDU_REG_RESULT_CH_8_Pos)
#define MDU_REG_RESULT_CH_8_15                              (0x8000UL << MDU_REG_RESULT_CH_8_Pos)

/******************  Bits definition for MDU_REG_RESULTS_5  *******************/
#define MDU_REG_RESULT_CH_9_Pos                             (0)
#define MDU_REG_RESULT_CH_9_Msk                             (0xffffUL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9                                 MDU_REG_RESULT_CH_9_Msk
#define MDU_REG_RESULT_CH_9_0                               (0x1UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_1                               (0x2UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_2                               (0x4UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_3                               (0x8UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_4                               (0x10UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_5                               (0x20UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_6                               (0x40UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_7                               (0x80UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_8                               (0x100UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_9                               (0x200UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_10                              (0x400UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_11                              (0x800UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_12                              (0x1000UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_13                              (0x2000UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_14                              (0x4000UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_9_15                              (0x8000UL << MDU_REG_RESULT_CH_9_Pos)
#define MDU_REG_RESULT_CH_10_Pos                            (16)
#define MDU_REG_RESULT_CH_10_Msk                            (0xffffUL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10                                MDU_REG_RESULT_CH_10_Msk
#define MDU_REG_RESULT_CH_10_0                              (0x1UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_1                              (0x2UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_2                              (0x4UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_3                              (0x8UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_4                              (0x10UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_5                              (0x20UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_6                              (0x40UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_7                              (0x80UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_8                              (0x100UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_9                              (0x200UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_10                             (0x400UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_11                             (0x800UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_12                             (0x1000UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_13                             (0x2000UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_14                             (0x4000UL << MDU_REG_RESULT_CH_10_Pos)
#define MDU_REG_RESULT_CH_10_15                             (0x8000UL << MDU_REG_RESULT_CH_10_Pos)

/******************  Bits definition for MDU_REG_RESULTS_6  *******************/
#define MDU_REG_RESULT_CH_11_Pos                            (0)
#define MDU_REG_RESULT_CH_11_Msk                            (0xffffUL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11                                MDU_REG_RESULT_CH_11_Msk
#define MDU_REG_RESULT_CH_11_0                              (0x1UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_1                              (0x2UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_2                              (0x4UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_3                              (0x8UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_4                              (0x10UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_5                              (0x20UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_6                              (0x40UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_7                              (0x80UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_8                              (0x100UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_9                              (0x200UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_10                             (0x400UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_11                             (0x800UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_12                             (0x1000UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_13                             (0x2000UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_14                             (0x4000UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_11_15                             (0x8000UL << MDU_REG_RESULT_CH_11_Pos)
#define MDU_REG_RESULT_CH_12_Pos                            (16)
#define MDU_REG_RESULT_CH_12_Msk                            (0xffffUL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12                                MDU_REG_RESULT_CH_12_Msk
#define MDU_REG_RESULT_CH_12_0                              (0x1UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_1                              (0x2UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_2                              (0x4UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_3                              (0x8UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_4                              (0x10UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_5                              (0x20UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_6                              (0x40UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_7                              (0x80UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_8                              (0x100UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_9                              (0x200UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_10                             (0x400UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_11                             (0x800UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_12                             (0x1000UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_13                             (0x2000UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_14                             (0x4000UL << MDU_REG_RESULT_CH_12_Pos)
#define MDU_REG_RESULT_CH_12_15                             (0x8000UL << MDU_REG_RESULT_CH_12_Pos)

/******************  Bits definition for MDU_REG_RESULTS_7  *******************/
#define MDU_REG_RESULT_CH_13_Pos                            (0)
#define MDU_REG_RESULT_CH_13_Msk                            (0xffffUL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13                                MDU_REG_RESULT_CH_13_Msk
#define MDU_REG_RESULT_CH_13_0                              (0x1UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_1                              (0x2UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_2                              (0x4UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_3                              (0x8UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_4                              (0x10UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_5                              (0x20UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_6                              (0x40UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_7                              (0x80UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_8                              (0x100UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_9                              (0x200UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_10                             (0x400UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_11                             (0x800UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_12                             (0x1000UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_13                             (0x2000UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_14                             (0x4000UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_13_15                             (0x8000UL << MDU_REG_RESULT_CH_13_Pos)
#define MDU_REG_RESULT_CH_14_Pos                            (16)
#define MDU_REG_RESULT_CH_14_Msk                            (0xffffUL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14                                MDU_REG_RESULT_CH_14_Msk
#define MDU_REG_RESULT_CH_14_0                              (0x1UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_1                              (0x2UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_2                              (0x4UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_3                              (0x8UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_4                              (0x10UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_5                              (0x20UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_6                              (0x40UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_7                              (0x80UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_8                              (0x100UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_9                              (0x200UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_10                             (0x400UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_11                             (0x800UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_12                             (0x1000UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_13                             (0x2000UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_14                             (0x4000UL << MDU_REG_RESULT_CH_14_Pos)
#define MDU_REG_RESULT_CH_14_15                             (0x8000UL << MDU_REG_RESULT_CH_14_Pos)

/******************  Bits definition for MDU_REG_RESULTS_8  *******************/
#define MDU_REG_RESULT_CH_15_Pos                            (0)
#define MDU_REG_RESULT_CH_15_Msk                            (0xffffUL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15                                MDU_REG_RESULT_CH_15_Msk
#define MDU_REG_RESULT_CH_15_0                              (0x1UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_1                              (0x2UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_2                              (0x4UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_3                              (0x8UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_4                              (0x10UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_5                              (0x20UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_6                              (0x40UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_7                              (0x80UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_8                              (0x100UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_9                              (0x200UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_10                             (0x400UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_11                             (0x800UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_12                             (0x1000UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_13                             (0x2000UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_14                             (0x4000UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_15_15                             (0x8000UL << MDU_REG_RESULT_CH_15_Pos)
#define MDU_REG_RESULT_CH_16_Pos                            (16)
#define MDU_REG_RESULT_CH_16_Msk                            (0xffffUL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16                                MDU_REG_RESULT_CH_16_Msk
#define MDU_REG_RESULT_CH_16_0                              (0x1UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_1                              (0x2UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_2                              (0x4UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_3                              (0x8UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_4                              (0x10UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_5                              (0x20UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_6                              (0x40UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_7                              (0x80UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_8                              (0x100UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_9                              (0x200UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_10                             (0x400UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_11                             (0x800UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_12                             (0x1000UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_13                             (0x2000UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_14                             (0x4000UL << MDU_REG_RESULT_CH_16_Pos)
#define MDU_REG_RESULT_CH_16_15                             (0x8000UL << MDU_REG_RESULT_CH_16_Pos)

/******************  Bits definition for MDU_REG_RESULTS_9  *******************/
#define MDU_REG_RESULT_CH_17_Pos                            (0)
#define MDU_REG_RESULT_CH_17_Msk                            (0xffffUL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17                                MDU_REG_RESULT_CH_17_Msk
#define MDU_REG_RESULT_CH_17_0                              (0x1UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_1                              (0x2UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_2                              (0x4UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_3                              (0x8UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_4                              (0x10UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_5                              (0x20UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_6                              (0x40UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_7                              (0x80UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_8                              (0x100UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_9                              (0x200UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_10                             (0x400UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_11                             (0x800UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_12                             (0x1000UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_13                             (0x2000UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_14                             (0x4000UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_17_15                             (0x8000UL << MDU_REG_RESULT_CH_17_Pos)
#define MDU_REG_RESULT_CH_18_Pos                            (16)
#define MDU_REG_RESULT_CH_18_Msk                            (0xffffUL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18                                MDU_REG_RESULT_CH_18_Msk
#define MDU_REG_RESULT_CH_18_0                              (0x1UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_1                              (0x2UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_2                              (0x4UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_3                              (0x8UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_4                              (0x10UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_5                              (0x20UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_6                              (0x40UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_7                              (0x80UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_8                              (0x100UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_9                              (0x200UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_10                             (0x400UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_11                             (0x800UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_12                             (0x1000UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_13                             (0x2000UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_14                             (0x4000UL << MDU_REG_RESULT_CH_18_Pos)
#define MDU_REG_RESULT_CH_18_15                             (0x8000UL << MDU_REG_RESULT_CH_18_Pos)

/******************  Bits definition for MDU_REG_RESULTS_10  ******************/
#define MDU_REG_RESULT_CH_19_Pos                            (0)
#define MDU_REG_RESULT_CH_19_Msk                            (0xffffUL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19                                MDU_REG_RESULT_CH_19_Msk
#define MDU_REG_RESULT_CH_19_0                              (0x1UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_1                              (0x2UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_2                              (0x4UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_3                              (0x8UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_4                              (0x10UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_5                              (0x20UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_6                              (0x40UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_7                              (0x80UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_8                              (0x100UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_9                              (0x200UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_10                             (0x400UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_11                             (0x800UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_12                             (0x1000UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_13                             (0x2000UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_14                             (0x4000UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_19_15                             (0x8000UL << MDU_REG_RESULT_CH_19_Pos)
#define MDU_REG_RESULT_CH_20_Pos                            (16)
#define MDU_REG_RESULT_CH_20_Msk                            (0xffffUL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20                                MDU_REG_RESULT_CH_20_Msk
#define MDU_REG_RESULT_CH_20_0                              (0x1UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_1                              (0x2UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_2                              (0x4UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_3                              (0x8UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_4                              (0x10UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_5                              (0x20UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_6                              (0x40UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_7                              (0x80UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_8                              (0x100UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_9                              (0x200UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_10                             (0x400UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_11                             (0x800UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_12                             (0x1000UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_13                             (0x2000UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_14                             (0x4000UL << MDU_REG_RESULT_CH_20_Pos)
#define MDU_REG_RESULT_CH_20_15                             (0x8000UL << MDU_REG_RESULT_CH_20_Pos)

/******************  Bits definition for MDU_REG_RESULTS_11  ******************/
#define MDU_REG_RESULT_CH_21_Pos                            (0)
#define MDU_REG_RESULT_CH_21_Msk                            (0xffffUL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21                                MDU_REG_RESULT_CH_21_Msk
#define MDU_REG_RESULT_CH_21_0                              (0x1UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_1                              (0x2UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_2                              (0x4UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_3                              (0x8UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_4                              (0x10UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_5                              (0x20UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_6                              (0x40UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_7                              (0x80UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_8                              (0x100UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_9                              (0x200UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_10                             (0x400UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_11                             (0x800UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_12                             (0x1000UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_13                             (0x2000UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_14                             (0x4000UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_21_15                             (0x8000UL << MDU_REG_RESULT_CH_21_Pos)
#define MDU_REG_RESULT_CH_22_Pos                            (16)
#define MDU_REG_RESULT_CH_22_Msk                            (0xffffUL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22                                MDU_REG_RESULT_CH_22_Msk
#define MDU_REG_RESULT_CH_22_0                              (0x1UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_1                              (0x2UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_2                              (0x4UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_3                              (0x8UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_4                              (0x10UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_5                              (0x20UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_6                              (0x40UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_7                              (0x80UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_8                              (0x100UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_9                              (0x200UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_10                             (0x400UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_11                             (0x800UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_12                             (0x1000UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_13                             (0x2000UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_14                             (0x4000UL << MDU_REG_RESULT_CH_22_Pos)
#define MDU_REG_RESULT_CH_22_15                             (0x8000UL << MDU_REG_RESULT_CH_22_Pos)

/******************  Bits definition for MDU_REG_RESULTS_12  ******************/
#define MDU_REG_RESULT_CH_23_Pos                            (0)
#define MDU_REG_RESULT_CH_23_Msk                            (0xffffUL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23                                MDU_REG_RESULT_CH_23_Msk
#define MDU_REG_RESULT_CH_23_0                              (0x1UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_1                              (0x2UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_2                              (0x4UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_3                              (0x8UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_4                              (0x10UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_5                              (0x20UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_6                              (0x40UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_7                              (0x80UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_8                              (0x100UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_9                              (0x200UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_10                             (0x400UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_11                             (0x800UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_12                             (0x1000UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_13                             (0x2000UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_14                             (0x4000UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_23_15                             (0x8000UL << MDU_REG_RESULT_CH_23_Pos)
#define MDU_REG_RESULT_CH_24_Pos                            (16)
#define MDU_REG_RESULT_CH_24_Msk                            (0xffffUL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24                                MDU_REG_RESULT_CH_24_Msk
#define MDU_REG_RESULT_CH_24_0                              (0x1UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_1                              (0x2UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_2                              (0x4UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_3                              (0x8UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_4                              (0x10UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_5                              (0x20UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_6                              (0x40UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_7                              (0x80UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_8                              (0x100UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_9                              (0x200UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_10                             (0x400UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_11                             (0x800UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_12                             (0x1000UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_13                             (0x2000UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_14                             (0x4000UL << MDU_REG_RESULT_CH_24_Pos)
#define MDU_REG_RESULT_CH_24_15                             (0x8000UL << MDU_REG_RESULT_CH_24_Pos)

/******************  Bits definition for MDU_REG_RESULTS_13  ******************/
#define MDU_REG_RESULT_CH_25_Pos                            (0)
#define MDU_REG_RESULT_CH_25_Msk                            (0xffffUL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25                                MDU_REG_RESULT_CH_25_Msk
#define MDU_REG_RESULT_CH_25_0                              (0x1UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_1                              (0x2UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_2                              (0x4UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_3                              (0x8UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_4                              (0x10UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_5                              (0x20UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_6                              (0x40UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_7                              (0x80UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_8                              (0x100UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_9                              (0x200UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_10                             (0x400UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_11                             (0x800UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_12                             (0x1000UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_13                             (0x2000UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_14                             (0x4000UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_25_15                             (0x8000UL << MDU_REG_RESULT_CH_25_Pos)
#define MDU_REG_RESULT_CH_26_Pos                            (16)
#define MDU_REG_RESULT_CH_26_Msk                            (0xffffUL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26                                MDU_REG_RESULT_CH_26_Msk
#define MDU_REG_RESULT_CH_26_0                              (0x1UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_1                              (0x2UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_2                              (0x4UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_3                              (0x8UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_4                              (0x10UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_5                              (0x20UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_6                              (0x40UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_7                              (0x80UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_8                              (0x100UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_9                              (0x200UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_10                             (0x400UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_11                             (0x800UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_12                             (0x1000UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_13                             (0x2000UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_14                             (0x4000UL << MDU_REG_RESULT_CH_26_Pos)
#define MDU_REG_RESULT_CH_26_15                             (0x8000UL << MDU_REG_RESULT_CH_26_Pos)

/******************  Bits definition for MDU_REG_RESULTS_14  ******************/
#define MDU_REG_RESULT_CH_27_Pos                            (0)
#define MDU_REG_RESULT_CH_27_Msk                            (0xffffUL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27                                MDU_REG_RESULT_CH_27_Msk
#define MDU_REG_RESULT_CH_27_0                              (0x1UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_1                              (0x2UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_2                              (0x4UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_3                              (0x8UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_4                              (0x10UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_5                              (0x20UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_6                              (0x40UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_7                              (0x80UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_8                              (0x100UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_9                              (0x200UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_10                             (0x400UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_11                             (0x800UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_12                             (0x1000UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_13                             (0x2000UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_14                             (0x4000UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_27_15                             (0x8000UL << MDU_REG_RESULT_CH_27_Pos)
#define MDU_REG_RESULT_CH_28_Pos                            (16)
#define MDU_REG_RESULT_CH_28_Msk                            (0xffffUL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28                                MDU_REG_RESULT_CH_28_Msk
#define MDU_REG_RESULT_CH_28_0                              (0x1UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_1                              (0x2UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_2                              (0x4UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_3                              (0x8UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_4                              (0x10UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_5                              (0x20UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_6                              (0x40UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_7                              (0x80UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_8                              (0x100UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_9                              (0x200UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_10                             (0x400UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_11                             (0x800UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_12                             (0x1000UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_13                             (0x2000UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_14                             (0x4000UL << MDU_REG_RESULT_CH_28_Pos)
#define MDU_REG_RESULT_CH_28_15                             (0x8000UL << MDU_REG_RESULT_CH_28_Pos)

/******************  Bits definition for MDU_REG_RESULTS_15  ******************/
#define MDU_REG_RESULT_CH_29_Pos                            (0)
#define MDU_REG_RESULT_CH_29_Msk                            (0xffffUL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29                                MDU_REG_RESULT_CH_29_Msk
#define MDU_REG_RESULT_CH_29_0                              (0x1UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_1                              (0x2UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_2                              (0x4UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_3                              (0x8UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_4                              (0x10UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_5                              (0x20UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_6                              (0x40UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_7                              (0x80UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_8                              (0x100UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_9                              (0x200UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_10                             (0x400UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_11                             (0x800UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_12                             (0x1000UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_13                             (0x2000UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_14                             (0x4000UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_29_15                             (0x8000UL << MDU_REG_RESULT_CH_29_Pos)
#define MDU_REG_RESULT_CH_30_Pos                            (16)
#define MDU_REG_RESULT_CH_30_Msk                            (0xffffUL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30                                MDU_REG_RESULT_CH_30_Msk
#define MDU_REG_RESULT_CH_30_0                              (0x1UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_1                              (0x2UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_2                              (0x4UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_3                              (0x8UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_4                              (0x10UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_5                              (0x20UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_6                              (0x40UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_7                              (0x80UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_8                              (0x100UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_9                              (0x200UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_10                             (0x400UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_11                             (0x800UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_12                             (0x1000UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_13                             (0x2000UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_14                             (0x4000UL << MDU_REG_RESULT_CH_30_Pos)
#define MDU_REG_RESULT_CH_30_15                             (0x8000UL << MDU_REG_RESULT_CH_30_Pos)

/******************  Bits definition for MDU_REG_RESULTS_16  ******************/
#define MDU_REG_RESULT_CH_31_Pos                            (0)
#define MDU_REG_RESULT_CH_31_Msk                            (0xffffUL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31                                MDU_REG_RESULT_CH_31_Msk
#define MDU_REG_RESULT_CH_31_0                              (0x1UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_1                              (0x2UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_2                              (0x4UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_3                              (0x8UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_4                              (0x10UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_5                              (0x20UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_6                              (0x40UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_7                              (0x80UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_8                              (0x100UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_9                              (0x200UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_10                             (0x400UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_11                             (0x800UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_12                             (0x1000UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_13                             (0x2000UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_14                             (0x4000UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_31_15                             (0x8000UL << MDU_REG_RESULT_CH_31_Pos)
#define MDU_REG_RESULT_CH_32_Pos                            (16)
#define MDU_REG_RESULT_CH_32_Msk                            (0xffffUL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32                                MDU_REG_RESULT_CH_32_Msk
#define MDU_REG_RESULT_CH_32_0                              (0x1UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_1                              (0x2UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_2                              (0x4UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_3                              (0x8UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_4                              (0x10UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_5                              (0x20UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_6                              (0x40UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_7                              (0x80UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_8                              (0x100UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_9                              (0x200UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_10                             (0x400UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_11                             (0x800UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_12                             (0x1000UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_13                             (0x2000UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_14                             (0x4000UL << MDU_REG_RESULT_CH_32_Pos)
#define MDU_REG_RESULT_CH_32_15                             (0x8000UL << MDU_REG_RESULT_CH_32_Pos)

/*********************  Bits definition for MDU_AWD_CR_1  *********************/
#define MDU_AWD_CR_THR_LOW_1_Pos                            (0)
#define MDU_AWD_CR_THR_LOW_1_Msk                            (0xfffUL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1                                MDU_AWD_CR_THR_LOW_1_Msk
#define MDU_AWD_CR_THR_LOW_1_0                              (0x1UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_1                              (0x2UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_2                              (0x4UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_3                              (0x8UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_4                              (0x10UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_5                              (0x20UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_6                              (0x40UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_7                              (0x80UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_8                              (0x100UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_9                              (0x200UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_10                             (0x400UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_LOW_1_11                             (0x800UL << MDU_AWD_CR_THR_LOW_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_Pos                           (16)
#define MDU_AWD_CR_THR_HIGH_1_Msk                           (0xfffUL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1                               MDU_AWD_CR_THR_HIGH_1_Msk
#define MDU_AWD_CR_THR_HIGH_1_0                             (0x1UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_1                             (0x2UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_2                             (0x4UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_3                             (0x8UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_4                             (0x10UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_5                             (0x20UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_6                             (0x40UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_7                             (0x80UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_8                             (0x100UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_9                             (0x200UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_10                            (0x400UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_THR_HIGH_1_11                            (0x800UL << MDU_AWD_CR_THR_HIGH_1_Pos)
#define MDU_AWD_CR_CFG_1_Pos                                (28)
#define MDU_AWD_CR_CFG_1_Msk                                (0x3UL << MDU_AWD_CR_CFG_1_Pos)
#define MDU_AWD_CR_CFG_1                                    MDU_AWD_CR_CFG_1_Msk
#define MDU_AWD_CR_CFG_1_0                                  (0x1UL << MDU_AWD_CR_CFG_1_Pos)
#define MDU_AWD_CR_CFG_1_1                                  (0x2UL << MDU_AWD_CR_CFG_1_Pos)

/*********************  Bits definition for MDU_AWD_CR_2  *********************/
#define MDU_AWD_CR_THR_LOW_2_Pos                            (0)
#define MDU_AWD_CR_THR_LOW_2_Msk                            (0xfffUL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2                                MDU_AWD_CR_THR_LOW_2_Msk
#define MDU_AWD_CR_THR_LOW_2_0                              (0x1UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_1                              (0x2UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_2                              (0x4UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_3                              (0x8UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_4                              (0x10UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_5                              (0x20UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_6                              (0x40UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_7                              (0x80UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_8                              (0x100UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_9                              (0x200UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_10                             (0x400UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_LOW_2_11                             (0x800UL << MDU_AWD_CR_THR_LOW_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_Pos                           (16)
#define MDU_AWD_CR_THR_HIGH_2_Msk                           (0xfffUL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2                               MDU_AWD_CR_THR_HIGH_2_Msk
#define MDU_AWD_CR_THR_HIGH_2_0                             (0x1UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_1                             (0x2UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_2                             (0x4UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_3                             (0x8UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_4                             (0x10UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_5                             (0x20UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_6                             (0x40UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_7                             (0x80UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_8                             (0x100UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_9                             (0x200UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_10                            (0x400UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_THR_HIGH_2_11                            (0x800UL << MDU_AWD_CR_THR_HIGH_2_Pos)
#define MDU_AWD_CR_CFG_2_Pos                                (28)
#define MDU_AWD_CR_CFG_2_Msk                                (0x3UL << MDU_AWD_CR_CFG_2_Pos)
#define MDU_AWD_CR_CFG_2                                    MDU_AWD_CR_CFG_2_Msk
#define MDU_AWD_CR_CFG_2_0                                  (0x1UL << MDU_AWD_CR_CFG_2_Pos)
#define MDU_AWD_CR_CFG_2_1                                  (0x2UL << MDU_AWD_CR_CFG_2_Pos)

/*********************  Bits definition for MDU_AWD_CR_3  *********************/
#define MDU_AWD_CR_THR_LOW_3_Pos                            (0)
#define MDU_AWD_CR_THR_LOW_3_Msk                            (0xfffUL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3                                MDU_AWD_CR_THR_LOW_3_Msk
#define MDU_AWD_CR_THR_LOW_3_0                              (0x1UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_1                              (0x2UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_2                              (0x4UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_3                              (0x8UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_4                              (0x10UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_5                              (0x20UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_6                              (0x40UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_7                              (0x80UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_8                              (0x100UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_9                              (0x200UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_10                             (0x400UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_LOW_3_11                             (0x800UL << MDU_AWD_CR_THR_LOW_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_Pos                           (16)
#define MDU_AWD_CR_THR_HIGH_3_Msk                           (0xfffUL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3                               MDU_AWD_CR_THR_HIGH_3_Msk
#define MDU_AWD_CR_THR_HIGH_3_0                             (0x1UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_1                             (0x2UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_2                             (0x4UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_3                             (0x8UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_4                             (0x10UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_5                             (0x20UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_6                             (0x40UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_7                             (0x80UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_8                             (0x100UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_9                             (0x200UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_10                            (0x400UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_THR_HIGH_3_11                            (0x800UL << MDU_AWD_CR_THR_HIGH_3_Pos)
#define MDU_AWD_CR_CFG_3_Pos                                (28)
#define MDU_AWD_CR_CFG_3_Msk                                (0x3UL << MDU_AWD_CR_CFG_3_Pos)
#define MDU_AWD_CR_CFG_3                                    MDU_AWD_CR_CFG_3_Msk
#define MDU_AWD_CR_CFG_3_0                                  (0x1UL << MDU_AWD_CR_CFG_3_Pos)
#define MDU_AWD_CR_CFG_3_1                                  (0x2UL << MDU_AWD_CR_CFG_3_Pos)

/*******************  Bits definition for MDU_INT_STATUS_4  *******************/
#define MDU_INT_STATUS_AWD_REG_CH_Pos                       (0)
#define MDU_INT_STATUS_AWD_REG_CH_Msk                       (0xffffffffUL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH                           MDU_INT_STATUS_AWD_REG_CH_Msk
#define MDU_INT_STATUS_AWD_REG_CH_0                         (0x1UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_1                         (0x2UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_2                         (0x4UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_3                         (0x8UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_4                         (0x10UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_5                         (0x20UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_6                         (0x40UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_7                         (0x80UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_8                         (0x100UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_9                         (0x200UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_10                        (0x400UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_11                        (0x800UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_12                        (0x1000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_13                        (0x2000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_14                        (0x4000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_15                        (0x8000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_16                        (0x10000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_17                        (0x20000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_18                        (0x40000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_19                        (0x80000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_20                        (0x100000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_21                        (0x200000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_22                        (0x400000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_23                        (0x800000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_24                        (0x1000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_25                        (0x2000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_26                        (0x4000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_27                        (0x8000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_28                        (0x10000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_29                        (0x20000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_30                        (0x40000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)
#define MDU_INT_STATUS_AWD_REG_CH_31                        (0x80000000UL << MDU_INT_STATUS_AWD_REG_CH_Pos)

/******************************************************************************/
/*                                                                            */
/*                                   PADI                                     */
/*                                                                            */
/******************************************************************************/

/******************  Bits definition for PADI_PORTMUX_CFG_1  ******************/
#define PADI_IOCFG_IO_1_Pos                                 (0)
#define PADI_IOCFG_IO_1_Msk                                 (0xfUL << PADI_IOCFG_IO_1_Pos)
#define PADI_IOCFG_IO_1                                     PADI_IOCFG_IO_1_Msk
#define PADI_IOCFG_IO_1_0                                   (0x1UL << PADI_IOCFG_IO_1_Pos)
#define PADI_IOCFG_IO_1_1                                   (0x2UL << PADI_IOCFG_IO_1_Pos)
#define PADI_IOCFG_IO_1_2                                   (0x4UL << PADI_IOCFG_IO_1_Pos)
#define PADI_IOCFG_IO_1_3                                   (0x8UL << PADI_IOCFG_IO_1_Pos)
#define PADI_IOCFG_IO_2_Pos                                 (4)
#define PADI_IOCFG_IO_2_Msk                                 (0xfUL << PADI_IOCFG_IO_2_Pos)
#define PADI_IOCFG_IO_2                                     PADI_IOCFG_IO_2_Msk
#define PADI_IOCFG_IO_2_0                                   (0x1UL << PADI_IOCFG_IO_2_Pos)
#define PADI_IOCFG_IO_2_1                                   (0x2UL << PADI_IOCFG_IO_2_Pos)
#define PADI_IOCFG_IO_2_2                                   (0x4UL << PADI_IOCFG_IO_2_Pos)
#define PADI_IOCFG_IO_2_3                                   (0x8UL << PADI_IOCFG_IO_2_Pos)
#define PADI_IOCFG_IO_3_Pos                                 (8)
#define PADI_IOCFG_IO_3_Msk                                 (0xfUL << PADI_IOCFG_IO_3_Pos)
#define PADI_IOCFG_IO_3                                     PADI_IOCFG_IO_3_Msk
#define PADI_IOCFG_IO_3_0                                   (0x1UL << PADI_IOCFG_IO_3_Pos)
#define PADI_IOCFG_IO_3_1                                   (0x2UL << PADI_IOCFG_IO_3_Pos)
#define PADI_IOCFG_IO_3_2                                   (0x4UL << PADI_IOCFG_IO_3_Pos)
#define PADI_IOCFG_IO_3_3                                   (0x8UL << PADI_IOCFG_IO_3_Pos)
#define PADI_IOCFG_IO_4_Pos                                 (12)
#define PADI_IOCFG_IO_4_Msk                                 (0xfUL << PADI_IOCFG_IO_4_Pos)
#define PADI_IOCFG_IO_4                                     PADI_IOCFG_IO_4_Msk
#define PADI_IOCFG_IO_4_0                                   (0x1UL << PADI_IOCFG_IO_4_Pos)
#define PADI_IOCFG_IO_4_1                                   (0x2UL << PADI_IOCFG_IO_4_Pos)
#define PADI_IOCFG_IO_4_2                                   (0x4UL << PADI_IOCFG_IO_4_Pos)
#define PADI_IOCFG_IO_4_3                                   (0x8UL << PADI_IOCFG_IO_4_Pos)
#define PADI_IOCFG_IO_5_Pos                                 (16)
#define PADI_IOCFG_IO_5_Msk                                 (0xfUL << PADI_IOCFG_IO_5_Pos)
#define PADI_IOCFG_IO_5                                     PADI_IOCFG_IO_5_Msk
#define PADI_IOCFG_IO_5_0                                   (0x1UL << PADI_IOCFG_IO_5_Pos)
#define PADI_IOCFG_IO_5_1                                   (0x2UL << PADI_IOCFG_IO_5_Pos)
#define PADI_IOCFG_IO_5_2                                   (0x4UL << PADI_IOCFG_IO_5_Pos)
#define PADI_IOCFG_IO_5_3                                   (0x8UL << PADI_IOCFG_IO_5_Pos)
#define PADI_IOCFG_IO_6_Pos                                 (20)
#define PADI_IOCFG_IO_6_Msk                                 (0xfUL << PADI_IOCFG_IO_6_Pos)
#define PADI_IOCFG_IO_6                                     PADI_IOCFG_IO_6_Msk
#define PADI_IOCFG_IO_6_0                                   (0x1UL << PADI_IOCFG_IO_6_Pos)
#define PADI_IOCFG_IO_6_1                                   (0x2UL << PADI_IOCFG_IO_6_Pos)
#define PADI_IOCFG_IO_6_2                                   (0x4UL << PADI_IOCFG_IO_6_Pos)
#define PADI_IOCFG_IO_6_3                                   (0x8UL << PADI_IOCFG_IO_6_Pos)
#define PADI_IOCFG_IO_7_Pos                                 (24)
#define PADI_IOCFG_IO_7_Msk                                 (0xfUL << PADI_IOCFG_IO_7_Pos)
#define PADI_IOCFG_IO_7                                     PADI_IOCFG_IO_7_Msk
#define PADI_IOCFG_IO_7_0                                   (0x1UL << PADI_IOCFG_IO_7_Pos)
#define PADI_IOCFG_IO_7_1                                   (0x2UL << PADI_IOCFG_IO_7_Pos)
#define PADI_IOCFG_IO_7_2                                   (0x4UL << PADI_IOCFG_IO_7_Pos)
#define PADI_IOCFG_IO_7_3                                   (0x8UL << PADI_IOCFG_IO_7_Pos)
#define PADI_IOCFG_IO_8_Pos                                 (28)
#define PADI_IOCFG_IO_8_Msk                                 (0xfUL << PADI_IOCFG_IO_8_Pos)
#define PADI_IOCFG_IO_8                                     PADI_IOCFG_IO_8_Msk
#define PADI_IOCFG_IO_8_0                                   (0x1UL << PADI_IOCFG_IO_8_Pos)
#define PADI_IOCFG_IO_8_1                                   (0x2UL << PADI_IOCFG_IO_8_Pos)
#define PADI_IOCFG_IO_8_2                                   (0x4UL << PADI_IOCFG_IO_8_Pos)
#define PADI_IOCFG_IO_8_3                                   (0x8UL << PADI_IOCFG_IO_8_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_2  ******************/
#define PADI_IOCFG_IO_9_Pos                                 (0)
#define PADI_IOCFG_IO_9_Msk                                 (0xfUL << PADI_IOCFG_IO_9_Pos)
#define PADI_IOCFG_IO_9                                     PADI_IOCFG_IO_9_Msk
#define PADI_IOCFG_IO_9_0                                   (0x1UL << PADI_IOCFG_IO_9_Pos)
#define PADI_IOCFG_IO_9_1                                   (0x2UL << PADI_IOCFG_IO_9_Pos)
#define PADI_IOCFG_IO_9_2                                   (0x4UL << PADI_IOCFG_IO_9_Pos)
#define PADI_IOCFG_IO_9_3                                   (0x8UL << PADI_IOCFG_IO_9_Pos)
#define PADI_IOCFG_IO_10_Pos                                (4)
#define PADI_IOCFG_IO_10_Msk                                (0xfUL << PADI_IOCFG_IO_10_Pos)
#define PADI_IOCFG_IO_10                                    PADI_IOCFG_IO_10_Msk
#define PADI_IOCFG_IO_10_0                                  (0x1UL << PADI_IOCFG_IO_10_Pos)
#define PADI_IOCFG_IO_10_1                                  (0x2UL << PADI_IOCFG_IO_10_Pos)
#define PADI_IOCFG_IO_10_2                                  (0x4UL << PADI_IOCFG_IO_10_Pos)
#define PADI_IOCFG_IO_10_3                                  (0x8UL << PADI_IOCFG_IO_10_Pos)
#define PADI_IOCFG_IO_11_Pos                                (8)
#define PADI_IOCFG_IO_11_Msk                                (0xfUL << PADI_IOCFG_IO_11_Pos)
#define PADI_IOCFG_IO_11                                    PADI_IOCFG_IO_11_Msk
#define PADI_IOCFG_IO_11_0                                  (0x1UL << PADI_IOCFG_IO_11_Pos)
#define PADI_IOCFG_IO_11_1                                  (0x2UL << PADI_IOCFG_IO_11_Pos)
#define PADI_IOCFG_IO_11_2                                  (0x4UL << PADI_IOCFG_IO_11_Pos)
#define PADI_IOCFG_IO_11_3                                  (0x8UL << PADI_IOCFG_IO_11_Pos)
#define PADI_IOCFG_IO_12_Pos                                (12)
#define PADI_IOCFG_IO_12_Msk                                (0xfUL << PADI_IOCFG_IO_12_Pos)
#define PADI_IOCFG_IO_12                                    PADI_IOCFG_IO_12_Msk
#define PADI_IOCFG_IO_12_0                                  (0x1UL << PADI_IOCFG_IO_12_Pos)
#define PADI_IOCFG_IO_12_1                                  (0x2UL << PADI_IOCFG_IO_12_Pos)
#define PADI_IOCFG_IO_12_2                                  (0x4UL << PADI_IOCFG_IO_12_Pos)
#define PADI_IOCFG_IO_12_3                                  (0x8UL << PADI_IOCFG_IO_12_Pos)
#define PADI_IOCFG_IO_13_Pos                                (16)
#define PADI_IOCFG_IO_13_Msk                                (0xfUL << PADI_IOCFG_IO_13_Pos)
#define PADI_IOCFG_IO_13                                    PADI_IOCFG_IO_13_Msk
#define PADI_IOCFG_IO_13_0                                  (0x1UL << PADI_IOCFG_IO_13_Pos)
#define PADI_IOCFG_IO_13_1                                  (0x2UL << PADI_IOCFG_IO_13_Pos)
#define PADI_IOCFG_IO_13_2                                  (0x4UL << PADI_IOCFG_IO_13_Pos)
#define PADI_IOCFG_IO_13_3                                  (0x8UL << PADI_IOCFG_IO_13_Pos)
#define PADI_IOCFG_IO_14_Pos                                (20)
#define PADI_IOCFG_IO_14_Msk                                (0xfUL << PADI_IOCFG_IO_14_Pos)
#define PADI_IOCFG_IO_14                                    PADI_IOCFG_IO_14_Msk
#define PADI_IOCFG_IO_14_0                                  (0x1UL << PADI_IOCFG_IO_14_Pos)
#define PADI_IOCFG_IO_14_1                                  (0x2UL << PADI_IOCFG_IO_14_Pos)
#define PADI_IOCFG_IO_14_2                                  (0x4UL << PADI_IOCFG_IO_14_Pos)
#define PADI_IOCFG_IO_14_3                                  (0x8UL << PADI_IOCFG_IO_14_Pos)
#define PADI_IOCFG_IO_15_Pos                                (24)
#define PADI_IOCFG_IO_15_Msk                                (0xfUL << PADI_IOCFG_IO_15_Pos)
#define PADI_IOCFG_IO_15                                    PADI_IOCFG_IO_15_Msk
#define PADI_IOCFG_IO_15_0                                  (0x1UL << PADI_IOCFG_IO_15_Pos)
#define PADI_IOCFG_IO_15_1                                  (0x2UL << PADI_IOCFG_IO_15_Pos)
#define PADI_IOCFG_IO_15_2                                  (0x4UL << PADI_IOCFG_IO_15_Pos)
#define PADI_IOCFG_IO_15_3                                  (0x8UL << PADI_IOCFG_IO_15_Pos)
#define PADI_IOCFG_IO_16_Pos                                (28)
#define PADI_IOCFG_IO_16_Msk                                (0xfUL << PADI_IOCFG_IO_16_Pos)
#define PADI_IOCFG_IO_16                                    PADI_IOCFG_IO_16_Msk
#define PADI_IOCFG_IO_16_0                                  (0x1UL << PADI_IOCFG_IO_16_Pos)
#define PADI_IOCFG_IO_16_1                                  (0x2UL << PADI_IOCFG_IO_16_Pos)
#define PADI_IOCFG_IO_16_2                                  (0x4UL << PADI_IOCFG_IO_16_Pos)
#define PADI_IOCFG_IO_16_3                                  (0x8UL << PADI_IOCFG_IO_16_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_3  ******************/
#define PADI_IOCFG_IO_17_Pos                                (0)
#define PADI_IOCFG_IO_17_Msk                                (0xfUL << PADI_IOCFG_IO_17_Pos)
#define PADI_IOCFG_IO_17                                    PADI_IOCFG_IO_17_Msk
#define PADI_IOCFG_IO_17_0                                  (0x1UL << PADI_IOCFG_IO_17_Pos)
#define PADI_IOCFG_IO_17_1                                  (0x2UL << PADI_IOCFG_IO_17_Pos)
#define PADI_IOCFG_IO_17_2                                  (0x4UL << PADI_IOCFG_IO_17_Pos)
#define PADI_IOCFG_IO_17_3                                  (0x8UL << PADI_IOCFG_IO_17_Pos)
#define PADI_IOCFG_IO_18_Pos                                (4)
#define PADI_IOCFG_IO_18_Msk                                (0xfUL << PADI_IOCFG_IO_18_Pos)
#define PADI_IOCFG_IO_18                                    PADI_IOCFG_IO_18_Msk
#define PADI_IOCFG_IO_18_0                                  (0x1UL << PADI_IOCFG_IO_18_Pos)
#define PADI_IOCFG_IO_18_1                                  (0x2UL << PADI_IOCFG_IO_18_Pos)
#define PADI_IOCFG_IO_18_2                                  (0x4UL << PADI_IOCFG_IO_18_Pos)
#define PADI_IOCFG_IO_18_3                                  (0x8UL << PADI_IOCFG_IO_18_Pos)
#define PADI_IOCFG_IO_19_Pos                                (8)
#define PADI_IOCFG_IO_19_Msk                                (0xfUL << PADI_IOCFG_IO_19_Pos)
#define PADI_IOCFG_IO_19                                    PADI_IOCFG_IO_19_Msk
#define PADI_IOCFG_IO_19_0                                  (0x1UL << PADI_IOCFG_IO_19_Pos)
#define PADI_IOCFG_IO_19_1                                  (0x2UL << PADI_IOCFG_IO_19_Pos)
#define PADI_IOCFG_IO_19_2                                  (0x4UL << PADI_IOCFG_IO_19_Pos)
#define PADI_IOCFG_IO_19_3                                  (0x8UL << PADI_IOCFG_IO_19_Pos)
#define PADI_IOCFG_IO_20_Pos                                (12)
#define PADI_IOCFG_IO_20_Msk                                (0xfUL << PADI_IOCFG_IO_20_Pos)
#define PADI_IOCFG_IO_20                                    PADI_IOCFG_IO_20_Msk
#define PADI_IOCFG_IO_20_0                                  (0x1UL << PADI_IOCFG_IO_20_Pos)
#define PADI_IOCFG_IO_20_1                                  (0x2UL << PADI_IOCFG_IO_20_Pos)
#define PADI_IOCFG_IO_20_2                                  (0x4UL << PADI_IOCFG_IO_20_Pos)
#define PADI_IOCFG_IO_20_3                                  (0x8UL << PADI_IOCFG_IO_20_Pos)
#define PADI_IOCFG_IO_21_Pos                                (16)
#define PADI_IOCFG_IO_21_Msk                                (0xfUL << PADI_IOCFG_IO_21_Pos)
#define PADI_IOCFG_IO_21                                    PADI_IOCFG_IO_21_Msk
#define PADI_IOCFG_IO_21_0                                  (0x1UL << PADI_IOCFG_IO_21_Pos)
#define PADI_IOCFG_IO_21_1                                  (0x2UL << PADI_IOCFG_IO_21_Pos)
#define PADI_IOCFG_IO_21_2                                  (0x4UL << PADI_IOCFG_IO_21_Pos)
#define PADI_IOCFG_IO_21_3                                  (0x8UL << PADI_IOCFG_IO_21_Pos)
#define PADI_IOCFG_IO_22_Pos                                (20)
#define PADI_IOCFG_IO_22_Msk                                (0xfUL << PADI_IOCFG_IO_22_Pos)
#define PADI_IOCFG_IO_22                                    PADI_IOCFG_IO_22_Msk
#define PADI_IOCFG_IO_22_0                                  (0x1UL << PADI_IOCFG_IO_22_Pos)
#define PADI_IOCFG_IO_22_1                                  (0x2UL << PADI_IOCFG_IO_22_Pos)
#define PADI_IOCFG_IO_22_2                                  (0x4UL << PADI_IOCFG_IO_22_Pos)
#define PADI_IOCFG_IO_22_3                                  (0x8UL << PADI_IOCFG_IO_22_Pos)
#define PADI_IOCFG_IO_23_Pos                                (24)
#define PADI_IOCFG_IO_23_Msk                                (0xfUL << PADI_IOCFG_IO_23_Pos)
#define PADI_IOCFG_IO_23                                    PADI_IOCFG_IO_23_Msk
#define PADI_IOCFG_IO_23_0                                  (0x1UL << PADI_IOCFG_IO_23_Pos)
#define PADI_IOCFG_IO_23_1                                  (0x2UL << PADI_IOCFG_IO_23_Pos)
#define PADI_IOCFG_IO_23_2                                  (0x4UL << PADI_IOCFG_IO_23_Pos)
#define PADI_IOCFG_IO_23_3                                  (0x8UL << PADI_IOCFG_IO_23_Pos)
#define PADI_IOCFG_IO_24_Pos                                (28)
#define PADI_IOCFG_IO_24_Msk                                (0xfUL << PADI_IOCFG_IO_24_Pos)
#define PADI_IOCFG_IO_24                                    PADI_IOCFG_IO_24_Msk
#define PADI_IOCFG_IO_24_0                                  (0x1UL << PADI_IOCFG_IO_24_Pos)
#define PADI_IOCFG_IO_24_1                                  (0x2UL << PADI_IOCFG_IO_24_Pos)
#define PADI_IOCFG_IO_24_2                                  (0x4UL << PADI_IOCFG_IO_24_Pos)
#define PADI_IOCFG_IO_24_3                                  (0x8UL << PADI_IOCFG_IO_24_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_4  ******************/
#define PADI_IOCFG_IO_25_Pos                                (0)
#define PADI_IOCFG_IO_25_Msk                                (0xfUL << PADI_IOCFG_IO_25_Pos)
#define PADI_IOCFG_IO_25                                    PADI_IOCFG_IO_25_Msk
#define PADI_IOCFG_IO_25_0                                  (0x1UL << PADI_IOCFG_IO_25_Pos)
#define PADI_IOCFG_IO_25_1                                  (0x2UL << PADI_IOCFG_IO_25_Pos)
#define PADI_IOCFG_IO_25_2                                  (0x4UL << PADI_IOCFG_IO_25_Pos)
#define PADI_IOCFG_IO_25_3                                  (0x8UL << PADI_IOCFG_IO_25_Pos)
#define PADI_IOCFG_IO_26_Pos                                (4)
#define PADI_IOCFG_IO_26_Msk                                (0xfUL << PADI_IOCFG_IO_26_Pos)
#define PADI_IOCFG_IO_26                                    PADI_IOCFG_IO_26_Msk
#define PADI_IOCFG_IO_26_0                                  (0x1UL << PADI_IOCFG_IO_26_Pos)
#define PADI_IOCFG_IO_26_1                                  (0x2UL << PADI_IOCFG_IO_26_Pos)
#define PADI_IOCFG_IO_26_2                                  (0x4UL << PADI_IOCFG_IO_26_Pos)
#define PADI_IOCFG_IO_26_3                                  (0x8UL << PADI_IOCFG_IO_26_Pos)
#define PADI_IOCFG_IO_27_Pos                                (8)
#define PADI_IOCFG_IO_27_Msk                                (0xfUL << PADI_IOCFG_IO_27_Pos)
#define PADI_IOCFG_IO_27                                    PADI_IOCFG_IO_27_Msk
#define PADI_IOCFG_IO_27_0                                  (0x1UL << PADI_IOCFG_IO_27_Pos)
#define PADI_IOCFG_IO_27_1                                  (0x2UL << PADI_IOCFG_IO_27_Pos)
#define PADI_IOCFG_IO_27_2                                  (0x4UL << PADI_IOCFG_IO_27_Pos)
#define PADI_IOCFG_IO_27_3                                  (0x8UL << PADI_IOCFG_IO_27_Pos)
#define PADI_IOCFG_IO_28_Pos                                (12)
#define PADI_IOCFG_IO_28_Msk                                (0xfUL << PADI_IOCFG_IO_28_Pos)
#define PADI_IOCFG_IO_28                                    PADI_IOCFG_IO_28_Msk
#define PADI_IOCFG_IO_28_0                                  (0x1UL << PADI_IOCFG_IO_28_Pos)
#define PADI_IOCFG_IO_28_1                                  (0x2UL << PADI_IOCFG_IO_28_Pos)
#define PADI_IOCFG_IO_28_2                                  (0x4UL << PADI_IOCFG_IO_28_Pos)
#define PADI_IOCFG_IO_28_3                                  (0x8UL << PADI_IOCFG_IO_28_Pos)
#define PADI_IOCFG_IO_29_Pos                                (16)
#define PADI_IOCFG_IO_29_Msk                                (0xfUL << PADI_IOCFG_IO_29_Pos)
#define PADI_IOCFG_IO_29                                    PADI_IOCFG_IO_29_Msk
#define PADI_IOCFG_IO_29_0                                  (0x1UL << PADI_IOCFG_IO_29_Pos)
#define PADI_IOCFG_IO_29_1                                  (0x2UL << PADI_IOCFG_IO_29_Pos)
#define PADI_IOCFG_IO_29_2                                  (0x4UL << PADI_IOCFG_IO_29_Pos)
#define PADI_IOCFG_IO_29_3                                  (0x8UL << PADI_IOCFG_IO_29_Pos)
#define PADI_IOCFG_IO_30_Pos                                (20)
#define PADI_IOCFG_IO_30_Msk                                (0xfUL << PADI_IOCFG_IO_30_Pos)
#define PADI_IOCFG_IO_30                                    PADI_IOCFG_IO_30_Msk
#define PADI_IOCFG_IO_30_0                                  (0x1UL << PADI_IOCFG_IO_30_Pos)
#define PADI_IOCFG_IO_30_1                                  (0x2UL << PADI_IOCFG_IO_30_Pos)
#define PADI_IOCFG_IO_30_2                                  (0x4UL << PADI_IOCFG_IO_30_Pos)
#define PADI_IOCFG_IO_30_3                                  (0x8UL << PADI_IOCFG_IO_30_Pos)
#define PADI_IOCFG_IO_31_Pos                                (24)
#define PADI_IOCFG_IO_31_Msk                                (0xfUL << PADI_IOCFG_IO_31_Pos)
#define PADI_IOCFG_IO_31                                    PADI_IOCFG_IO_31_Msk
#define PADI_IOCFG_IO_31_0                                  (0x1UL << PADI_IOCFG_IO_31_Pos)
#define PADI_IOCFG_IO_31_1                                  (0x2UL << PADI_IOCFG_IO_31_Pos)
#define PADI_IOCFG_IO_31_2                                  (0x4UL << PADI_IOCFG_IO_31_Pos)
#define PADI_IOCFG_IO_31_3                                  (0x8UL << PADI_IOCFG_IO_31_Pos)
#define PADI_IOCFG_IO_32_Pos                                (28)
#define PADI_IOCFG_IO_32_Msk                                (0xfUL << PADI_IOCFG_IO_32_Pos)
#define PADI_IOCFG_IO_32                                    PADI_IOCFG_IO_32_Msk
#define PADI_IOCFG_IO_32_0                                  (0x1UL << PADI_IOCFG_IO_32_Pos)
#define PADI_IOCFG_IO_32_1                                  (0x2UL << PADI_IOCFG_IO_32_Pos)
#define PADI_IOCFG_IO_32_2                                  (0x4UL << PADI_IOCFG_IO_32_Pos)
#define PADI_IOCFG_IO_32_3                                  (0x8UL << PADI_IOCFG_IO_32_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_5  ******************/
#define PADI_IOCFG_IO_33_Pos                                (0)
#define PADI_IOCFG_IO_33_Msk                                (0xfUL << PADI_IOCFG_IO_33_Pos)
#define PADI_IOCFG_IO_33                                    PADI_IOCFG_IO_33_Msk
#define PADI_IOCFG_IO_33_0                                  (0x1UL << PADI_IOCFG_IO_33_Pos)
#define PADI_IOCFG_IO_33_1                                  (0x2UL << PADI_IOCFG_IO_33_Pos)
#define PADI_IOCFG_IO_33_2                                  (0x4UL << PADI_IOCFG_IO_33_Pos)
#define PADI_IOCFG_IO_33_3                                  (0x8UL << PADI_IOCFG_IO_33_Pos)
#define PADI_IOCFG_IO_34_Pos                                (4)
#define PADI_IOCFG_IO_34_Msk                                (0xfUL << PADI_IOCFG_IO_34_Pos)
#define PADI_IOCFG_IO_34                                    PADI_IOCFG_IO_34_Msk
#define PADI_IOCFG_IO_34_0                                  (0x1UL << PADI_IOCFG_IO_34_Pos)
#define PADI_IOCFG_IO_34_1                                  (0x2UL << PADI_IOCFG_IO_34_Pos)
#define PADI_IOCFG_IO_34_2                                  (0x4UL << PADI_IOCFG_IO_34_Pos)
#define PADI_IOCFG_IO_34_3                                  (0x8UL << PADI_IOCFG_IO_34_Pos)
#define PADI_IOCFG_IO_35_Pos                                (8)
#define PADI_IOCFG_IO_35_Msk                                (0xfUL << PADI_IOCFG_IO_35_Pos)
#define PADI_IOCFG_IO_35                                    PADI_IOCFG_IO_35_Msk
#define PADI_IOCFG_IO_35_0                                  (0x1UL << PADI_IOCFG_IO_35_Pos)
#define PADI_IOCFG_IO_35_1                                  (0x2UL << PADI_IOCFG_IO_35_Pos)
#define PADI_IOCFG_IO_35_2                                  (0x4UL << PADI_IOCFG_IO_35_Pos)
#define PADI_IOCFG_IO_35_3                                  (0x8UL << PADI_IOCFG_IO_35_Pos)
#define PADI_IOCFG_IO_36_Pos                                (12)
#define PADI_IOCFG_IO_36_Msk                                (0xfUL << PADI_IOCFG_IO_36_Pos)
#define PADI_IOCFG_IO_36                                    PADI_IOCFG_IO_36_Msk
#define PADI_IOCFG_IO_36_0                                  (0x1UL << PADI_IOCFG_IO_36_Pos)
#define PADI_IOCFG_IO_36_1                                  (0x2UL << PADI_IOCFG_IO_36_Pos)
#define PADI_IOCFG_IO_36_2                                  (0x4UL << PADI_IOCFG_IO_36_Pos)
#define PADI_IOCFG_IO_36_3                                  (0x8UL << PADI_IOCFG_IO_36_Pos)
#define PADI_IOCFG_IO_37_Pos                                (16)
#define PADI_IOCFG_IO_37_Msk                                (0xfUL << PADI_IOCFG_IO_37_Pos)
#define PADI_IOCFG_IO_37                                    PADI_IOCFG_IO_37_Msk
#define PADI_IOCFG_IO_37_0                                  (0x1UL << PADI_IOCFG_IO_37_Pos)
#define PADI_IOCFG_IO_37_1                                  (0x2UL << PADI_IOCFG_IO_37_Pos)
#define PADI_IOCFG_IO_37_2                                  (0x4UL << PADI_IOCFG_IO_37_Pos)
#define PADI_IOCFG_IO_37_3                                  (0x8UL << PADI_IOCFG_IO_37_Pos)
#define PADI_IOCFG_IO_38_Pos                                (20)
#define PADI_IOCFG_IO_38_Msk                                (0xfUL << PADI_IOCFG_IO_38_Pos)
#define PADI_IOCFG_IO_38                                    PADI_IOCFG_IO_38_Msk
#define PADI_IOCFG_IO_38_0                                  (0x1UL << PADI_IOCFG_IO_38_Pos)
#define PADI_IOCFG_IO_38_1                                  (0x2UL << PADI_IOCFG_IO_38_Pos)
#define PADI_IOCFG_IO_38_2                                  (0x4UL << PADI_IOCFG_IO_38_Pos)
#define PADI_IOCFG_IO_38_3                                  (0x8UL << PADI_IOCFG_IO_38_Pos)
#define PADI_IOCFG_IO_39_Pos                                (24)
#define PADI_IOCFG_IO_39_Msk                                (0xfUL << PADI_IOCFG_IO_39_Pos)
#define PADI_IOCFG_IO_39                                    PADI_IOCFG_IO_39_Msk
#define PADI_IOCFG_IO_39_0                                  (0x1UL << PADI_IOCFG_IO_39_Pos)
#define PADI_IOCFG_IO_39_1                                  (0x2UL << PADI_IOCFG_IO_39_Pos)
#define PADI_IOCFG_IO_39_2                                  (0x4UL << PADI_IOCFG_IO_39_Pos)
#define PADI_IOCFG_IO_39_3                                  (0x8UL << PADI_IOCFG_IO_39_Pos)
#define PADI_IOCFG_IO_40_Pos                                (28)
#define PADI_IOCFG_IO_40_Msk                                (0xfUL << PADI_IOCFG_IO_40_Pos)
#define PADI_IOCFG_IO_40                                    PADI_IOCFG_IO_40_Msk
#define PADI_IOCFG_IO_40_0                                  (0x1UL << PADI_IOCFG_IO_40_Pos)
#define PADI_IOCFG_IO_40_1                                  (0x2UL << PADI_IOCFG_IO_40_Pos)
#define PADI_IOCFG_IO_40_2                                  (0x4UL << PADI_IOCFG_IO_40_Pos)
#define PADI_IOCFG_IO_40_3                                  (0x8UL << PADI_IOCFG_IO_40_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_6  ******************/
#define PADI_IOCFG_IO_41_Pos                                (0)
#define PADI_IOCFG_IO_41_Msk                                (0xfUL << PADI_IOCFG_IO_41_Pos)
#define PADI_IOCFG_IO_41                                    PADI_IOCFG_IO_41_Msk
#define PADI_IOCFG_IO_41_0                                  (0x1UL << PADI_IOCFG_IO_41_Pos)
#define PADI_IOCFG_IO_41_1                                  (0x2UL << PADI_IOCFG_IO_41_Pos)
#define PADI_IOCFG_IO_41_2                                  (0x4UL << PADI_IOCFG_IO_41_Pos)
#define PADI_IOCFG_IO_41_3                                  (0x8UL << PADI_IOCFG_IO_41_Pos)
#define PADI_IOCFG_IO_42_Pos                                (4)
#define PADI_IOCFG_IO_42_Msk                                (0xfUL << PADI_IOCFG_IO_42_Pos)
#define PADI_IOCFG_IO_42                                    PADI_IOCFG_IO_42_Msk
#define PADI_IOCFG_IO_42_0                                  (0x1UL << PADI_IOCFG_IO_42_Pos)
#define PADI_IOCFG_IO_42_1                                  (0x2UL << PADI_IOCFG_IO_42_Pos)
#define PADI_IOCFG_IO_42_2                                  (0x4UL << PADI_IOCFG_IO_42_Pos)
#define PADI_IOCFG_IO_42_3                                  (0x8UL << PADI_IOCFG_IO_42_Pos)
#define PADI_IOCFG_IO_43_Pos                                (8)
#define PADI_IOCFG_IO_43_Msk                                (0xfUL << PADI_IOCFG_IO_43_Pos)
#define PADI_IOCFG_IO_43                                    PADI_IOCFG_IO_43_Msk
#define PADI_IOCFG_IO_43_0                                  (0x1UL << PADI_IOCFG_IO_43_Pos)
#define PADI_IOCFG_IO_43_1                                  (0x2UL << PADI_IOCFG_IO_43_Pos)
#define PADI_IOCFG_IO_43_2                                  (0x4UL << PADI_IOCFG_IO_43_Pos)
#define PADI_IOCFG_IO_43_3                                  (0x8UL << PADI_IOCFG_IO_43_Pos)
#define PADI_IOCFG_IO_44_Pos                                (12)
#define PADI_IOCFG_IO_44_Msk                                (0xfUL << PADI_IOCFG_IO_44_Pos)
#define PADI_IOCFG_IO_44                                    PADI_IOCFG_IO_44_Msk
#define PADI_IOCFG_IO_44_0                                  (0x1UL << PADI_IOCFG_IO_44_Pos)
#define PADI_IOCFG_IO_44_1                                  (0x2UL << PADI_IOCFG_IO_44_Pos)
#define PADI_IOCFG_IO_44_2                                  (0x4UL << PADI_IOCFG_IO_44_Pos)
#define PADI_IOCFG_IO_44_3                                  (0x8UL << PADI_IOCFG_IO_44_Pos)
#define PADI_IOCFG_IO_45_Pos                                (16)
#define PADI_IOCFG_IO_45_Msk                                (0xfUL << PADI_IOCFG_IO_45_Pos)
#define PADI_IOCFG_IO_45                                    PADI_IOCFG_IO_45_Msk
#define PADI_IOCFG_IO_45_0                                  (0x1UL << PADI_IOCFG_IO_45_Pos)
#define PADI_IOCFG_IO_45_1                                  (0x2UL << PADI_IOCFG_IO_45_Pos)
#define PADI_IOCFG_IO_45_2                                  (0x4UL << PADI_IOCFG_IO_45_Pos)
#define PADI_IOCFG_IO_45_3                                  (0x8UL << PADI_IOCFG_IO_45_Pos)
#define PADI_IOCFG_IO_46_Pos                                (20)
#define PADI_IOCFG_IO_46_Msk                                (0xfUL << PADI_IOCFG_IO_46_Pos)
#define PADI_IOCFG_IO_46                                    PADI_IOCFG_IO_46_Msk
#define PADI_IOCFG_IO_46_0                                  (0x1UL << PADI_IOCFG_IO_46_Pos)
#define PADI_IOCFG_IO_46_1                                  (0x2UL << PADI_IOCFG_IO_46_Pos)
#define PADI_IOCFG_IO_46_2                                  (0x4UL << PADI_IOCFG_IO_46_Pos)
#define PADI_IOCFG_IO_46_3                                  (0x8UL << PADI_IOCFG_IO_46_Pos)
#define PADI_IOCFG_IO_47_Pos                                (24)
#define PADI_IOCFG_IO_47_Msk                                (0xfUL << PADI_IOCFG_IO_47_Pos)
#define PADI_IOCFG_IO_47                                    PADI_IOCFG_IO_47_Msk
#define PADI_IOCFG_IO_47_0                                  (0x1UL << PADI_IOCFG_IO_47_Pos)
#define PADI_IOCFG_IO_47_1                                  (0x2UL << PADI_IOCFG_IO_47_Pos)
#define PADI_IOCFG_IO_47_2                                  (0x4UL << PADI_IOCFG_IO_47_Pos)
#define PADI_IOCFG_IO_47_3                                  (0x8UL << PADI_IOCFG_IO_47_Pos)
#define PADI_IOCFG_IO_48_Pos                                (28)
#define PADI_IOCFG_IO_48_Msk                                (0xfUL << PADI_IOCFG_IO_48_Pos)
#define PADI_IOCFG_IO_48                                    PADI_IOCFG_IO_48_Msk
#define PADI_IOCFG_IO_48_0                                  (0x1UL << PADI_IOCFG_IO_48_Pos)
#define PADI_IOCFG_IO_48_1                                  (0x2UL << PADI_IOCFG_IO_48_Pos)
#define PADI_IOCFG_IO_48_2                                  (0x4UL << PADI_IOCFG_IO_48_Pos)
#define PADI_IOCFG_IO_48_3                                  (0x8UL << PADI_IOCFG_IO_48_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_7  ******************/
#define PADI_IOCFG_IO_49_Pos                                (0)
#define PADI_IOCFG_IO_49_Msk                                (0xfUL << PADI_IOCFG_IO_49_Pos)
#define PADI_IOCFG_IO_49                                    PADI_IOCFG_IO_49_Msk
#define PADI_IOCFG_IO_49_0                                  (0x1UL << PADI_IOCFG_IO_49_Pos)
#define PADI_IOCFG_IO_49_1                                  (0x2UL << PADI_IOCFG_IO_49_Pos)
#define PADI_IOCFG_IO_49_2                                  (0x4UL << PADI_IOCFG_IO_49_Pos)
#define PADI_IOCFG_IO_49_3                                  (0x8UL << PADI_IOCFG_IO_49_Pos)
#define PADI_IOCFG_IO_50_Pos                                (4)
#define PADI_IOCFG_IO_50_Msk                                (0xfUL << PADI_IOCFG_IO_50_Pos)
#define PADI_IOCFG_IO_50                                    PADI_IOCFG_IO_50_Msk
#define PADI_IOCFG_IO_50_0                                  (0x1UL << PADI_IOCFG_IO_50_Pos)
#define PADI_IOCFG_IO_50_1                                  (0x2UL << PADI_IOCFG_IO_50_Pos)
#define PADI_IOCFG_IO_50_2                                  (0x4UL << PADI_IOCFG_IO_50_Pos)
#define PADI_IOCFG_IO_50_3                                  (0x8UL << PADI_IOCFG_IO_50_Pos)
#define PADI_IOCFG_IO_51_Pos                                (8)
#define PADI_IOCFG_IO_51_Msk                                (0xfUL << PADI_IOCFG_IO_51_Pos)
#define PADI_IOCFG_IO_51                                    PADI_IOCFG_IO_51_Msk
#define PADI_IOCFG_IO_51_0                                  (0x1UL << PADI_IOCFG_IO_51_Pos)
#define PADI_IOCFG_IO_51_1                                  (0x2UL << PADI_IOCFG_IO_51_Pos)
#define PADI_IOCFG_IO_51_2                                  (0x4UL << PADI_IOCFG_IO_51_Pos)
#define PADI_IOCFG_IO_51_3                                  (0x8UL << PADI_IOCFG_IO_51_Pos)
#define PADI_IOCFG_IO_52_Pos                                (12)
#define PADI_IOCFG_IO_52_Msk                                (0xfUL << PADI_IOCFG_IO_52_Pos)
#define PADI_IOCFG_IO_52                                    PADI_IOCFG_IO_52_Msk
#define PADI_IOCFG_IO_52_0                                  (0x1UL << PADI_IOCFG_IO_52_Pos)
#define PADI_IOCFG_IO_52_1                                  (0x2UL << PADI_IOCFG_IO_52_Pos)
#define PADI_IOCFG_IO_52_2                                  (0x4UL << PADI_IOCFG_IO_52_Pos)
#define PADI_IOCFG_IO_52_3                                  (0x8UL << PADI_IOCFG_IO_52_Pos)
#define PADI_IOCFG_IO_53_Pos                                (16)
#define PADI_IOCFG_IO_53_Msk                                (0xfUL << PADI_IOCFG_IO_53_Pos)
#define PADI_IOCFG_IO_53                                    PADI_IOCFG_IO_53_Msk
#define PADI_IOCFG_IO_53_0                                  (0x1UL << PADI_IOCFG_IO_53_Pos)
#define PADI_IOCFG_IO_53_1                                  (0x2UL << PADI_IOCFG_IO_53_Pos)
#define PADI_IOCFG_IO_53_2                                  (0x4UL << PADI_IOCFG_IO_53_Pos)
#define PADI_IOCFG_IO_53_3                                  (0x8UL << PADI_IOCFG_IO_53_Pos)
#define PADI_IOCFG_IO_54_Pos                                (20)
#define PADI_IOCFG_IO_54_Msk                                (0xfUL << PADI_IOCFG_IO_54_Pos)
#define PADI_IOCFG_IO_54                                    PADI_IOCFG_IO_54_Msk
#define PADI_IOCFG_IO_54_0                                  (0x1UL << PADI_IOCFG_IO_54_Pos)
#define PADI_IOCFG_IO_54_1                                  (0x2UL << PADI_IOCFG_IO_54_Pos)
#define PADI_IOCFG_IO_54_2                                  (0x4UL << PADI_IOCFG_IO_54_Pos)
#define PADI_IOCFG_IO_54_3                                  (0x8UL << PADI_IOCFG_IO_54_Pos)
#define PADI_IOCFG_IO_55_Pos                                (24)
#define PADI_IOCFG_IO_55_Msk                                (0xfUL << PADI_IOCFG_IO_55_Pos)
#define PADI_IOCFG_IO_55                                    PADI_IOCFG_IO_55_Msk
#define PADI_IOCFG_IO_55_0                                  (0x1UL << PADI_IOCFG_IO_55_Pos)
#define PADI_IOCFG_IO_55_1                                  (0x2UL << PADI_IOCFG_IO_55_Pos)
#define PADI_IOCFG_IO_55_2                                  (0x4UL << PADI_IOCFG_IO_55_Pos)
#define PADI_IOCFG_IO_55_3                                  (0x8UL << PADI_IOCFG_IO_55_Pos)
#define PADI_IOCFG_IO_56_Pos                                (28)
#define PADI_IOCFG_IO_56_Msk                                (0xfUL << PADI_IOCFG_IO_56_Pos)
#define PADI_IOCFG_IO_56                                    PADI_IOCFG_IO_56_Msk
#define PADI_IOCFG_IO_56_0                                  (0x1UL << PADI_IOCFG_IO_56_Pos)
#define PADI_IOCFG_IO_56_1                                  (0x2UL << PADI_IOCFG_IO_56_Pos)
#define PADI_IOCFG_IO_56_2                                  (0x4UL << PADI_IOCFG_IO_56_Pos)
#define PADI_IOCFG_IO_56_3                                  (0x8UL << PADI_IOCFG_IO_56_Pos)

/******************  Bits definition for PADI_PORTMUX_CFG_8  ******************/
#define PADI_IOCFG_IO_57_Pos                                (0)
#define PADI_IOCFG_IO_57_Msk                                (0xfUL << PADI_IOCFG_IO_57_Pos)
#define PADI_IOCFG_IO_57                                    PADI_IOCFG_IO_57_Msk
#define PADI_IOCFG_IO_57_0                                  (0x1UL << PADI_IOCFG_IO_57_Pos)
#define PADI_IOCFG_IO_57_1                                  (0x2UL << PADI_IOCFG_IO_57_Pos)
#define PADI_IOCFG_IO_57_2                                  (0x4UL << PADI_IOCFG_IO_57_Pos)
#define PADI_IOCFG_IO_57_3                                  (0x8UL << PADI_IOCFG_IO_57_Pos)
#define PADI_IOCFG_IO_58_Pos                                (4)
#define PADI_IOCFG_IO_58_Msk                                (0xfUL << PADI_IOCFG_IO_58_Pos)
#define PADI_IOCFG_IO_58                                    PADI_IOCFG_IO_58_Msk
#define PADI_IOCFG_IO_58_0                                  (0x1UL << PADI_IOCFG_IO_58_Pos)
#define PADI_IOCFG_IO_58_1                                  (0x2UL << PADI_IOCFG_IO_58_Pos)
#define PADI_IOCFG_IO_58_2                                  (0x4UL << PADI_IOCFG_IO_58_Pos)
#define PADI_IOCFG_IO_58_3                                  (0x8UL << PADI_IOCFG_IO_58_Pos)
#define PADI_IOCFG_IO_59_Pos                                (8)
#define PADI_IOCFG_IO_59_Msk                                (0xfUL << PADI_IOCFG_IO_59_Pos)
#define PADI_IOCFG_IO_59                                    PADI_IOCFG_IO_59_Msk
#define PADI_IOCFG_IO_59_0                                  (0x1UL << PADI_IOCFG_IO_59_Pos)
#define PADI_IOCFG_IO_59_1                                  (0x2UL << PADI_IOCFG_IO_59_Pos)
#define PADI_IOCFG_IO_59_2                                  (0x4UL << PADI_IOCFG_IO_59_Pos)
#define PADI_IOCFG_IO_59_3                                  (0x8UL << PADI_IOCFG_IO_59_Pos)
#define PADI_IOCFG_IO_60_Pos                                (12)
#define PADI_IOCFG_IO_60_Msk                                (0xfUL << PADI_IOCFG_IO_60_Pos)
#define PADI_IOCFG_IO_60                                    PADI_IOCFG_IO_60_Msk
#define PADI_IOCFG_IO_60_0                                  (0x1UL << PADI_IOCFG_IO_60_Pos)
#define PADI_IOCFG_IO_60_1                                  (0x2UL << PADI_IOCFG_IO_60_Pos)
#define PADI_IOCFG_IO_60_2                                  (0x4UL << PADI_IOCFG_IO_60_Pos)
#define PADI_IOCFG_IO_60_3                                  (0x8UL << PADI_IOCFG_IO_60_Pos)
#define PADI_IOCFG_IO_61_Pos                                (16)
#define PADI_IOCFG_IO_61_Msk                                (0xfUL << PADI_IOCFG_IO_61_Pos)
#define PADI_IOCFG_IO_61                                    PADI_IOCFG_IO_61_Msk
#define PADI_IOCFG_IO_61_0                                  (0x1UL << PADI_IOCFG_IO_61_Pos)
#define PADI_IOCFG_IO_61_1                                  (0x2UL << PADI_IOCFG_IO_61_Pos)
#define PADI_IOCFG_IO_61_2                                  (0x4UL << PADI_IOCFG_IO_61_Pos)
#define PADI_IOCFG_IO_61_3                                  (0x8UL << PADI_IOCFG_IO_61_Pos)
#define PADI_IOCFG_IO_62_Pos                                (20)
#define PADI_IOCFG_IO_62_Msk                                (0xfUL << PADI_IOCFG_IO_62_Pos)
#define PADI_IOCFG_IO_62                                    PADI_IOCFG_IO_62_Msk
#define PADI_IOCFG_IO_62_0                                  (0x1UL << PADI_IOCFG_IO_62_Pos)
#define PADI_IOCFG_IO_62_1                                  (0x2UL << PADI_IOCFG_IO_62_Pos)
#define PADI_IOCFG_IO_62_2                                  (0x4UL << PADI_IOCFG_IO_62_Pos)
#define PADI_IOCFG_IO_62_3                                  (0x8UL << PADI_IOCFG_IO_62_Pos)

/*****************  Bits definition for PADI_IO_PULLUP_CFG_1  *****************/
#define PADI_IO_PULLUP_IO_1_Pos                             (0)
#define PADI_IO_PULLUP_IO_1_Msk                             (0x1UL << PADI_IO_PULLUP_IO_1_Pos)
#define PADI_IO_PULLUP_IO_1                                 PADI_IO_PULLUP_IO_1_Msk
#define PADI_IO_PULLUP_IO_2_Pos                             (1)
#define PADI_IO_PULLUP_IO_2_Msk                             (0x1UL << PADI_IO_PULLUP_IO_2_Pos)
#define PADI_IO_PULLUP_IO_2                                 PADI_IO_PULLUP_IO_2_Msk
#define PADI_IO_PULLUP_IO_3_Pos                             (2)
#define PADI_IO_PULLUP_IO_3_Msk                             (0x1UL << PADI_IO_PULLUP_IO_3_Pos)
#define PADI_IO_PULLUP_IO_3                                 PADI_IO_PULLUP_IO_3_Msk
#define PADI_IO_PULLUP_IO_4_Pos                             (3)
#define PADI_IO_PULLUP_IO_4_Msk                             (0x1UL << PADI_IO_PULLUP_IO_4_Pos)
#define PADI_IO_PULLUP_IO_4                                 PADI_IO_PULLUP_IO_4_Msk
#define PADI_IO_PULLUP_IO_5_Pos                             (4)
#define PADI_IO_PULLUP_IO_5_Msk                             (0x1UL << PADI_IO_PULLUP_IO_5_Pos)
#define PADI_IO_PULLUP_IO_5                                 PADI_IO_PULLUP_IO_5_Msk
#define PADI_IO_PULLUP_IO_6_Pos                             (5)
#define PADI_IO_PULLUP_IO_6_Msk                             (0x1UL << PADI_IO_PULLUP_IO_6_Pos)
#define PADI_IO_PULLUP_IO_6                                 PADI_IO_PULLUP_IO_6_Msk
#define PADI_IO_PULLUP_IO_7_Pos                             (6)
#define PADI_IO_PULLUP_IO_7_Msk                             (0x1UL << PADI_IO_PULLUP_IO_7_Pos)
#define PADI_IO_PULLUP_IO_7                                 PADI_IO_PULLUP_IO_7_Msk
#define PADI_IO_PULLUP_IO_8_Pos                             (7)
#define PADI_IO_PULLUP_IO_8_Msk                             (0x1UL << PADI_IO_PULLUP_IO_8_Pos)
#define PADI_IO_PULLUP_IO_8                                 PADI_IO_PULLUP_IO_8_Msk
#define PADI_IO_PULLUP_IO_9_Pos                             (8)
#define PADI_IO_PULLUP_IO_9_Msk                             (0x1UL << PADI_IO_PULLUP_IO_9_Pos)
#define PADI_IO_PULLUP_IO_9                                 PADI_IO_PULLUP_IO_9_Msk
#define PADI_IO_PULLUP_IO_10_Pos                            (9)
#define PADI_IO_PULLUP_IO_10_Msk                            (0x1UL << PADI_IO_PULLUP_IO_10_Pos)
#define PADI_IO_PULLUP_IO_10                                PADI_IO_PULLUP_IO_10_Msk
#define PADI_IO_PULLUP_IO_11_Pos                            (10)
#define PADI_IO_PULLUP_IO_11_Msk                            (0x1UL << PADI_IO_PULLUP_IO_11_Pos)
#define PADI_IO_PULLUP_IO_11                                PADI_IO_PULLUP_IO_11_Msk
#define PADI_IO_PULLUP_IO_12_Pos                            (11)
#define PADI_IO_PULLUP_IO_12_Msk                            (0x1UL << PADI_IO_PULLUP_IO_12_Pos)
#define PADI_IO_PULLUP_IO_12                                PADI_IO_PULLUP_IO_12_Msk
#define PADI_IO_PULLUP_IO_13_Pos                            (12)
#define PADI_IO_PULLUP_IO_13_Msk                            (0x1UL << PADI_IO_PULLUP_IO_13_Pos)
#define PADI_IO_PULLUP_IO_13                                PADI_IO_PULLUP_IO_13_Msk
#define PADI_IO_PULLUP_IO_14_Pos                            (13)
#define PADI_IO_PULLUP_IO_14_Msk                            (0x1UL << PADI_IO_PULLUP_IO_14_Pos)
#define PADI_IO_PULLUP_IO_14                                PADI_IO_PULLUP_IO_14_Msk
#define PADI_IO_PULLUP_IO_15_Pos                            (14)
#define PADI_IO_PULLUP_IO_15_Msk                            (0x1UL << PADI_IO_PULLUP_IO_15_Pos)
#define PADI_IO_PULLUP_IO_15                                PADI_IO_PULLUP_IO_15_Msk
#define PADI_IO_PULLUP_IO_16_Pos                            (15)
#define PADI_IO_PULLUP_IO_16_Msk                            (0x1UL << PADI_IO_PULLUP_IO_16_Pos)
#define PADI_IO_PULLUP_IO_16                                PADI_IO_PULLUP_IO_16_Msk
#define PADI_IO_PULLUP_IO_17_Pos                            (16)
#define PADI_IO_PULLUP_IO_17_Msk                            (0x1UL << PADI_IO_PULLUP_IO_17_Pos)
#define PADI_IO_PULLUP_IO_17                                PADI_IO_PULLUP_IO_17_Msk
#define PADI_IO_PULLUP_IO_18_Pos                            (17)
#define PADI_IO_PULLUP_IO_18_Msk                            (0x1UL << PADI_IO_PULLUP_IO_18_Pos)
#define PADI_IO_PULLUP_IO_18                                PADI_IO_PULLUP_IO_18_Msk
#define PADI_IO_PULLUP_IO_19_Pos                            (18)
#define PADI_IO_PULLUP_IO_19_Msk                            (0x1UL << PADI_IO_PULLUP_IO_19_Pos)
#define PADI_IO_PULLUP_IO_19                                PADI_IO_PULLUP_IO_19_Msk
#define PADI_IO_PULLUP_IO_20_Pos                            (19)
#define PADI_IO_PULLUP_IO_20_Msk                            (0x1UL << PADI_IO_PULLUP_IO_20_Pos)
#define PADI_IO_PULLUP_IO_20                                PADI_IO_PULLUP_IO_20_Msk
#define PADI_IO_PULLUP_IO_21_Pos                            (20)
#define PADI_IO_PULLUP_IO_21_Msk                            (0x1UL << PADI_IO_PULLUP_IO_21_Pos)
#define PADI_IO_PULLUP_IO_21                                PADI_IO_PULLUP_IO_21_Msk
#define PADI_IO_PULLUP_IO_22_Pos                            (21)
#define PADI_IO_PULLUP_IO_22_Msk                            (0x1UL << PADI_IO_PULLUP_IO_22_Pos)
#define PADI_IO_PULLUP_IO_22                                PADI_IO_PULLUP_IO_22_Msk
#define PADI_IO_PULLUP_IO_23_Pos                            (22)
#define PADI_IO_PULLUP_IO_23_Msk                            (0x1UL << PADI_IO_PULLUP_IO_23_Pos)
#define PADI_IO_PULLUP_IO_23                                PADI_IO_PULLUP_IO_23_Msk
#define PADI_IO_PULLUP_IO_24_Pos                            (23)
#define PADI_IO_PULLUP_IO_24_Msk                            (0x1UL << PADI_IO_PULLUP_IO_24_Pos)
#define PADI_IO_PULLUP_IO_24                                PADI_IO_PULLUP_IO_24_Msk
#define PADI_IO_PULLUP_IO_25_Pos                            (24)
#define PADI_IO_PULLUP_IO_25_Msk                            (0x1UL << PADI_IO_PULLUP_IO_25_Pos)
#define PADI_IO_PULLUP_IO_25                                PADI_IO_PULLUP_IO_25_Msk
#define PADI_IO_PULLUP_IO_26_Pos                            (25)
#define PADI_IO_PULLUP_IO_26_Msk                            (0x1UL << PADI_IO_PULLUP_IO_26_Pos)
#define PADI_IO_PULLUP_IO_26                                PADI_IO_PULLUP_IO_26_Msk
#define PADI_IO_PULLUP_IO_27_Pos                            (26)
#define PADI_IO_PULLUP_IO_27_Msk                            (0x1UL << PADI_IO_PULLUP_IO_27_Pos)
#define PADI_IO_PULLUP_IO_27                                PADI_IO_PULLUP_IO_27_Msk
#define PADI_IO_PULLUP_IO_28_Pos                            (27)
#define PADI_IO_PULLUP_IO_28_Msk                            (0x1UL << PADI_IO_PULLUP_IO_28_Pos)
#define PADI_IO_PULLUP_IO_28                                PADI_IO_PULLUP_IO_28_Msk
#define PADI_IO_PULLUP_IO_29_Pos                            (28)
#define PADI_IO_PULLUP_IO_29_Msk                            (0x1UL << PADI_IO_PULLUP_IO_29_Pos)
#define PADI_IO_PULLUP_IO_29                                PADI_IO_PULLUP_IO_29_Msk
#define PADI_IO_PULLUP_IO_30_Pos                            (29)
#define PADI_IO_PULLUP_IO_30_Msk                            (0x1UL << PADI_IO_PULLUP_IO_30_Pos)
#define PADI_IO_PULLUP_IO_30                                PADI_IO_PULLUP_IO_30_Msk
#define PADI_IO_PULLUP_IO_31_Pos                            (30)
#define PADI_IO_PULLUP_IO_31_Msk                            (0x1UL << PADI_IO_PULLUP_IO_31_Pos)
#define PADI_IO_PULLUP_IO_31                                PADI_IO_PULLUP_IO_31_Msk
#define PADI_IO_PULLUP_IO_32_Pos                            (31)
#define PADI_IO_PULLUP_IO_32_Msk                            (0x1UL << PADI_IO_PULLUP_IO_32_Pos)
#define PADI_IO_PULLUP_IO_32                                PADI_IO_PULLUP_IO_32_Msk

/*****************  Bits definition for PADI_IO_PULLUP_CFG_2  *****************/
#define PADI_IO_PULLUP_IO_33_Pos                            (0)
#define PADI_IO_PULLUP_IO_33_Msk                            (0x1UL << PADI_IO_PULLUP_IO_33_Pos)
#define PADI_IO_PULLUP_IO_33                                PADI_IO_PULLUP_IO_33_Msk
#define PADI_IO_PULLUP_IO_34_Pos                            (1)
#define PADI_IO_PULLUP_IO_34_Msk                            (0x1UL << PADI_IO_PULLUP_IO_34_Pos)
#define PADI_IO_PULLUP_IO_34                                PADI_IO_PULLUP_IO_34_Msk
#define PADI_IO_PULLUP_IO_35_Pos                            (2)
#define PADI_IO_PULLUP_IO_35_Msk                            (0x1UL << PADI_IO_PULLUP_IO_35_Pos)
#define PADI_IO_PULLUP_IO_35                                PADI_IO_PULLUP_IO_35_Msk
#define PADI_IO_PULLUP_IO_36_Pos                            (3)
#define PADI_IO_PULLUP_IO_36_Msk                            (0x1UL << PADI_IO_PULLUP_IO_36_Pos)
#define PADI_IO_PULLUP_IO_36                                PADI_IO_PULLUP_IO_36_Msk
#define PADI_IO_PULLUP_IO_37_Pos                            (4)
#define PADI_IO_PULLUP_IO_37_Msk                            (0x1UL << PADI_IO_PULLUP_IO_37_Pos)
#define PADI_IO_PULLUP_IO_37                                PADI_IO_PULLUP_IO_37_Msk
#define PADI_IO_PULLUP_IO_38_Pos                            (5)
#define PADI_IO_PULLUP_IO_38_Msk                            (0x1UL << PADI_IO_PULLUP_IO_38_Pos)
#define PADI_IO_PULLUP_IO_38                                PADI_IO_PULLUP_IO_38_Msk
#define PADI_IO_PULLUP_IO_39_Pos                            (6)
#define PADI_IO_PULLUP_IO_39_Msk                            (0x1UL << PADI_IO_PULLUP_IO_39_Pos)
#define PADI_IO_PULLUP_IO_39                                PADI_IO_PULLUP_IO_39_Msk
#define PADI_IO_PULLUP_IO_40_Pos                            (7)
#define PADI_IO_PULLUP_IO_40_Msk                            (0x1UL << PADI_IO_PULLUP_IO_40_Pos)
#define PADI_IO_PULLUP_IO_40                                PADI_IO_PULLUP_IO_40_Msk
#define PADI_IO_PULLUP_IO_41_Pos                            (8)
#define PADI_IO_PULLUP_IO_41_Msk                            (0x1UL << PADI_IO_PULLUP_IO_41_Pos)
#define PADI_IO_PULLUP_IO_41                                PADI_IO_PULLUP_IO_41_Msk
#define PADI_IO_PULLUP_IO_42_Pos                            (9)
#define PADI_IO_PULLUP_IO_42_Msk                            (0x1UL << PADI_IO_PULLUP_IO_42_Pos)
#define PADI_IO_PULLUP_IO_42                                PADI_IO_PULLUP_IO_42_Msk
#define PADI_IO_PULLUP_IO_43_Pos                            (10)
#define PADI_IO_PULLUP_IO_43_Msk                            (0x1UL << PADI_IO_PULLUP_IO_43_Pos)
#define PADI_IO_PULLUP_IO_43                                PADI_IO_PULLUP_IO_43_Msk
#define PADI_IO_PULLUP_IO_44_Pos                            (11)
#define PADI_IO_PULLUP_IO_44_Msk                            (0x1UL << PADI_IO_PULLUP_IO_44_Pos)
#define PADI_IO_PULLUP_IO_44                                PADI_IO_PULLUP_IO_44_Msk
#define PADI_IO_PULLUP_IO_45_Pos                            (12)
#define PADI_IO_PULLUP_IO_45_Msk                            (0x1UL << PADI_IO_PULLUP_IO_45_Pos)
#define PADI_IO_PULLUP_IO_45                                PADI_IO_PULLUP_IO_45_Msk
#define PADI_IO_PULLUP_IO_46_Pos                            (13)
#define PADI_IO_PULLUP_IO_46_Msk                            (0x1UL << PADI_IO_PULLUP_IO_46_Pos)
#define PADI_IO_PULLUP_IO_46                                PADI_IO_PULLUP_IO_46_Msk
#define PADI_IO_PULLUP_IO_47_Pos                            (14)
#define PADI_IO_PULLUP_IO_47_Msk                            (0x1UL << PADI_IO_PULLUP_IO_47_Pos)
#define PADI_IO_PULLUP_IO_47                                PADI_IO_PULLUP_IO_47_Msk
#define PADI_IO_PULLUP_IO_48_Pos                            (15)
#define PADI_IO_PULLUP_IO_48_Msk                            (0x1UL << PADI_IO_PULLUP_IO_48_Pos)
#define PADI_IO_PULLUP_IO_48                                PADI_IO_PULLUP_IO_48_Msk
#define PADI_IO_PULLUP_IO_49_Pos                            (16)
#define PADI_IO_PULLUP_IO_49_Msk                            (0x1UL << PADI_IO_PULLUP_IO_49_Pos)
#define PADI_IO_PULLUP_IO_49                                PADI_IO_PULLUP_IO_49_Msk
#define PADI_IO_PULLUP_IO_50_Pos                            (17)
#define PADI_IO_PULLUP_IO_50_Msk                            (0x1UL << PADI_IO_PULLUP_IO_50_Pos)
#define PADI_IO_PULLUP_IO_50                                PADI_IO_PULLUP_IO_50_Msk
#define PADI_IO_PULLUP_IO_51_Pos                            (18)
#define PADI_IO_PULLUP_IO_51_Msk                            (0x1UL << PADI_IO_PULLUP_IO_51_Pos)
#define PADI_IO_PULLUP_IO_51                                PADI_IO_PULLUP_IO_51_Msk
#define PADI_IO_PULLUP_IO_52_Pos                            (19)
#define PADI_IO_PULLUP_IO_52_Msk                            (0x1UL << PADI_IO_PULLUP_IO_52_Pos)
#define PADI_IO_PULLUP_IO_52                                PADI_IO_PULLUP_IO_52_Msk
#define PADI_IO_PULLUP_IO_53_Pos                            (20)
#define PADI_IO_PULLUP_IO_53_Msk                            (0x1UL << PADI_IO_PULLUP_IO_53_Pos)
#define PADI_IO_PULLUP_IO_53                                PADI_IO_PULLUP_IO_53_Msk
#define PADI_IO_PULLUP_IO_54_Pos                            (21)
#define PADI_IO_PULLUP_IO_54_Msk                            (0x1UL << PADI_IO_PULLUP_IO_54_Pos)
#define PADI_IO_PULLUP_IO_54                                PADI_IO_PULLUP_IO_54_Msk
#define PADI_IO_PULLUP_IO_55_Pos                            (22)
#define PADI_IO_PULLUP_IO_55_Msk                            (0x1UL << PADI_IO_PULLUP_IO_55_Pos)
#define PADI_IO_PULLUP_IO_55                                PADI_IO_PULLUP_IO_55_Msk
#define PADI_IO_PULLUP_IO_56_Pos                            (23)
#define PADI_IO_PULLUP_IO_56_Msk                            (0x1UL << PADI_IO_PULLUP_IO_56_Pos)
#define PADI_IO_PULLUP_IO_56                                PADI_IO_PULLUP_IO_56_Msk
#define PADI_IO_PULLUP_IO_57_Pos                            (24)
#define PADI_IO_PULLUP_IO_57_Msk                            (0x1UL << PADI_IO_PULLUP_IO_57_Pos)
#define PADI_IO_PULLUP_IO_57                                PADI_IO_PULLUP_IO_57_Msk
#define PADI_IO_PULLUP_IO_58_Pos                            (25)
#define PADI_IO_PULLUP_IO_58_Msk                            (0x1UL << PADI_IO_PULLUP_IO_58_Pos)
#define PADI_IO_PULLUP_IO_58                                PADI_IO_PULLUP_IO_58_Msk
#define PADI_IO_PULLUP_IO_59_Pos                            (26)
#define PADI_IO_PULLUP_IO_59_Msk                            (0x1UL << PADI_IO_PULLUP_IO_59_Pos)
#define PADI_IO_PULLUP_IO_59                                PADI_IO_PULLUP_IO_59_Msk
#define PADI_IO_PULLUP_IO_60_Pos                            (27)
#define PADI_IO_PULLUP_IO_60_Msk                            (0x1UL << PADI_IO_PULLUP_IO_60_Pos)
#define PADI_IO_PULLUP_IO_60                                PADI_IO_PULLUP_IO_60_Msk
#define PADI_IO_PULLUP_IO_61_Pos                            (28)
#define PADI_IO_PULLUP_IO_61_Msk                            (0x1UL << PADI_IO_PULLUP_IO_61_Pos)
#define PADI_IO_PULLUP_IO_61                                PADI_IO_PULLUP_IO_61_Msk
#define PADI_IO_PULLUP_IO_62_Pos                            (29)
#define PADI_IO_PULLUP_IO_62_Msk                            (0x1UL << PADI_IO_PULLUP_IO_62_Pos)
#define PADI_IO_PULLUP_IO_62                                PADI_IO_PULLUP_IO_62_Msk

/*****************  Bits definition for PADI_IO_PULLDW_CFG_1  *****************/
#define PADI_IO_PULLDW_IO_1_Pos                             (0)
#define PADI_IO_PULLDW_IO_1_Msk                             (0x1UL << PADI_IO_PULLDW_IO_1_Pos)
#define PADI_IO_PULLDW_IO_1                                 PADI_IO_PULLDW_IO_1_Msk
#define PADI_IO_PULLDW_IO_2_Pos                             (1)
#define PADI_IO_PULLDW_IO_2_Msk                             (0x1UL << PADI_IO_PULLDW_IO_2_Pos)
#define PADI_IO_PULLDW_IO_2                                 PADI_IO_PULLDW_IO_2_Msk
#define PADI_IO_PULLDW_IO_3_Pos                             (2)
#define PADI_IO_PULLDW_IO_3_Msk                             (0x1UL << PADI_IO_PULLDW_IO_3_Pos)
#define PADI_IO_PULLDW_IO_3                                 PADI_IO_PULLDW_IO_3_Msk
#define PADI_IO_PULLDW_IO_4_Pos                             (3)
#define PADI_IO_PULLDW_IO_4_Msk                             (0x1UL << PADI_IO_PULLDW_IO_4_Pos)
#define PADI_IO_PULLDW_IO_4                                 PADI_IO_PULLDW_IO_4_Msk
#define PADI_IO_PULLDW_IO_5_Pos                             (4)
#define PADI_IO_PULLDW_IO_5_Msk                             (0x1UL << PADI_IO_PULLDW_IO_5_Pos)
#define PADI_IO_PULLDW_IO_5                                 PADI_IO_PULLDW_IO_5_Msk
#define PADI_IO_PULLDW_IO_6_Pos                             (5)
#define PADI_IO_PULLDW_IO_6_Msk                             (0x1UL << PADI_IO_PULLDW_IO_6_Pos)
#define PADI_IO_PULLDW_IO_6                                 PADI_IO_PULLDW_IO_6_Msk
#define PADI_IO_PULLDW_IO_7_Pos                             (6)
#define PADI_IO_PULLDW_IO_7_Msk                             (0x1UL << PADI_IO_PULLDW_IO_7_Pos)
#define PADI_IO_PULLDW_IO_7                                 PADI_IO_PULLDW_IO_7_Msk
#define PADI_IO_PULLDW_IO_8_Pos                             (7)
#define PADI_IO_PULLDW_IO_8_Msk                             (0x1UL << PADI_IO_PULLDW_IO_8_Pos)
#define PADI_IO_PULLDW_IO_8                                 PADI_IO_PULLDW_IO_8_Msk
#define PADI_IO_PULLDW_IO_9_Pos                             (8)
#define PADI_IO_PULLDW_IO_9_Msk                             (0x1UL << PADI_IO_PULLDW_IO_9_Pos)
#define PADI_IO_PULLDW_IO_9                                 PADI_IO_PULLDW_IO_9_Msk
#define PADI_IO_PULLDW_IO_10_Pos                            (9)
#define PADI_IO_PULLDW_IO_10_Msk                            (0x1UL << PADI_IO_PULLDW_IO_10_Pos)
#define PADI_IO_PULLDW_IO_10                                PADI_IO_PULLDW_IO_10_Msk
#define PADI_IO_PULLDW_IO_11_Pos                            (10)
#define PADI_IO_PULLDW_IO_11_Msk                            (0x1UL << PADI_IO_PULLDW_IO_11_Pos)
#define PADI_IO_PULLDW_IO_11                                PADI_IO_PULLDW_IO_11_Msk
#define PADI_IO_PULLDW_IO_12_Pos                            (11)
#define PADI_IO_PULLDW_IO_12_Msk                            (0x1UL << PADI_IO_PULLDW_IO_12_Pos)
#define PADI_IO_PULLDW_IO_12                                PADI_IO_PULLDW_IO_12_Msk
#define PADI_IO_PULLDW_IO_13_Pos                            (12)
#define PADI_IO_PULLDW_IO_13_Msk                            (0x1UL << PADI_IO_PULLDW_IO_13_Pos)
#define PADI_IO_PULLDW_IO_13                                PADI_IO_PULLDW_IO_13_Msk
#define PADI_IO_PULLDW_IO_14_Pos                            (13)
#define PADI_IO_PULLDW_IO_14_Msk                            (0x1UL << PADI_IO_PULLDW_IO_14_Pos)
#define PADI_IO_PULLDW_IO_14                                PADI_IO_PULLDW_IO_14_Msk
#define PADI_IO_PULLDW_IO_15_Pos                            (14)
#define PADI_IO_PULLDW_IO_15_Msk                            (0x1UL << PADI_IO_PULLDW_IO_15_Pos)
#define PADI_IO_PULLDW_IO_15                                PADI_IO_PULLDW_IO_15_Msk
#define PADI_IO_PULLDW_IO_16_Pos                            (15)
#define PADI_IO_PULLDW_IO_16_Msk                            (0x1UL << PADI_IO_PULLDW_IO_16_Pos)
#define PADI_IO_PULLDW_IO_16                                PADI_IO_PULLDW_IO_16_Msk
#define PADI_IO_PULLDW_IO_17_Pos                            (16)
#define PADI_IO_PULLDW_IO_17_Msk                            (0x1UL << PADI_IO_PULLDW_IO_17_Pos)
#define PADI_IO_PULLDW_IO_17                                PADI_IO_PULLDW_IO_17_Msk
#define PADI_IO_PULLDW_IO_18_Pos                            (17)
#define PADI_IO_PULLDW_IO_18_Msk                            (0x1UL << PADI_IO_PULLDW_IO_18_Pos)
#define PADI_IO_PULLDW_IO_18                                PADI_IO_PULLDW_IO_18_Msk
#define PADI_IO_PULLDW_IO_19_Pos                            (18)
#define PADI_IO_PULLDW_IO_19_Msk                            (0x1UL << PADI_IO_PULLDW_IO_19_Pos)
#define PADI_IO_PULLDW_IO_19                                PADI_IO_PULLDW_IO_19_Msk
#define PADI_IO_PULLDW_IO_20_Pos                            (19)
#define PADI_IO_PULLDW_IO_20_Msk                            (0x1UL << PADI_IO_PULLDW_IO_20_Pos)
#define PADI_IO_PULLDW_IO_20                                PADI_IO_PULLDW_IO_20_Msk
#define PADI_IO_PULLDW_IO_21_Pos                            (20)
#define PADI_IO_PULLDW_IO_21_Msk                            (0x1UL << PADI_IO_PULLDW_IO_21_Pos)
#define PADI_IO_PULLDW_IO_21                                PADI_IO_PULLDW_IO_21_Msk
#define PADI_IO_PULLDW_IO_22_Pos                            (21)
#define PADI_IO_PULLDW_IO_22_Msk                            (0x1UL << PADI_IO_PULLDW_IO_22_Pos)
#define PADI_IO_PULLDW_IO_22                                PADI_IO_PULLDW_IO_22_Msk
#define PADI_IO_PULLDW_IO_23_Pos                            (22)
#define PADI_IO_PULLDW_IO_23_Msk                            (0x1UL << PADI_IO_PULLDW_IO_23_Pos)
#define PADI_IO_PULLDW_IO_23                                PADI_IO_PULLDW_IO_23_Msk
#define PADI_IO_PULLDW_IO_24_Pos                            (23)
#define PADI_IO_PULLDW_IO_24_Msk                            (0x1UL << PADI_IO_PULLDW_IO_24_Pos)
#define PADI_IO_PULLDW_IO_24                                PADI_IO_PULLDW_IO_24_Msk
#define PADI_IO_PULLDW_IO_25_Pos                            (24)
#define PADI_IO_PULLDW_IO_25_Msk                            (0x1UL << PADI_IO_PULLDW_IO_25_Pos)
#define PADI_IO_PULLDW_IO_25                                PADI_IO_PULLDW_IO_25_Msk
#define PADI_IO_PULLDW_IO_26_Pos                            (25)
#define PADI_IO_PULLDW_IO_26_Msk                            (0x1UL << PADI_IO_PULLDW_IO_26_Pos)
#define PADI_IO_PULLDW_IO_26                                PADI_IO_PULLDW_IO_26_Msk
#define PADI_IO_PULLDW_IO_27_Pos                            (26)
#define PADI_IO_PULLDW_IO_27_Msk                            (0x1UL << PADI_IO_PULLDW_IO_27_Pos)
#define PADI_IO_PULLDW_IO_27                                PADI_IO_PULLDW_IO_27_Msk
#define PADI_IO_PULLDW_IO_28_Pos                            (27)
#define PADI_IO_PULLDW_IO_28_Msk                            (0x1UL << PADI_IO_PULLDW_IO_28_Pos)
#define PADI_IO_PULLDW_IO_28                                PADI_IO_PULLDW_IO_28_Msk
#define PADI_IO_PULLDW_IO_29_Pos                            (28)
#define PADI_IO_PULLDW_IO_29_Msk                            (0x1UL << PADI_IO_PULLDW_IO_29_Pos)
#define PADI_IO_PULLDW_IO_29                                PADI_IO_PULLDW_IO_29_Msk
#define PADI_IO_PULLDW_IO_30_Pos                            (29)
#define PADI_IO_PULLDW_IO_30_Msk                            (0x1UL << PADI_IO_PULLDW_IO_30_Pos)
#define PADI_IO_PULLDW_IO_30                                PADI_IO_PULLDW_IO_30_Msk
#define PADI_IO_PULLDW_IO_31_Pos                            (30)
#define PADI_IO_PULLDW_IO_31_Msk                            (0x1UL << PADI_IO_PULLDW_IO_31_Pos)
#define PADI_IO_PULLDW_IO_31                                PADI_IO_PULLDW_IO_31_Msk
#define PADI_IO_PULLDW_IO_32_Pos                            (31)
#define PADI_IO_PULLDW_IO_32_Msk                            (0x1UL << PADI_IO_PULLDW_IO_32_Pos)
#define PADI_IO_PULLDW_IO_32                                PADI_IO_PULLDW_IO_32_Msk

/*****************  Bits definition for PADI_IO_PULLDW_CFG_2  *****************/
#define PADI_IO_PULLDW_IO_33_Pos                            (0)
#define PADI_IO_PULLDW_IO_33_Msk                            (0x1UL << PADI_IO_PULLDW_IO_33_Pos)
#define PADI_IO_PULLDW_IO_33                                PADI_IO_PULLDW_IO_33_Msk
#define PADI_IO_PULLDW_IO_34_Pos                            (1)
#define PADI_IO_PULLDW_IO_34_Msk                            (0x1UL << PADI_IO_PULLDW_IO_34_Pos)
#define PADI_IO_PULLDW_IO_34                                PADI_IO_PULLDW_IO_34_Msk
#define PADI_IO_PULLDW_IO_35_Pos                            (2)
#define PADI_IO_PULLDW_IO_35_Msk                            (0x1UL << PADI_IO_PULLDW_IO_35_Pos)
#define PADI_IO_PULLDW_IO_35                                PADI_IO_PULLDW_IO_35_Msk
#define PADI_IO_PULLDW_IO_36_Pos                            (3)
#define PADI_IO_PULLDW_IO_36_Msk                            (0x1UL << PADI_IO_PULLDW_IO_36_Pos)
#define PADI_IO_PULLDW_IO_36                                PADI_IO_PULLDW_IO_36_Msk
#define PADI_IO_PULLDW_IO_37_Pos                            (4)
#define PADI_IO_PULLDW_IO_37_Msk                            (0x1UL << PADI_IO_PULLDW_IO_37_Pos)
#define PADI_IO_PULLDW_IO_37                                PADI_IO_PULLDW_IO_37_Msk
#define PADI_IO_PULLDW_IO_38_Pos                            (5)
#define PADI_IO_PULLDW_IO_38_Msk                            (0x1UL << PADI_IO_PULLDW_IO_38_Pos)
#define PADI_IO_PULLDW_IO_38                                PADI_IO_PULLDW_IO_38_Msk
#define PADI_IO_PULLDW_IO_39_Pos                            (6)
#define PADI_IO_PULLDW_IO_39_Msk                            (0x1UL << PADI_IO_PULLDW_IO_39_Pos)
#define PADI_IO_PULLDW_IO_39                                PADI_IO_PULLDW_IO_39_Msk
#define PADI_IO_PULLDW_IO_40_Pos                            (7)
#define PADI_IO_PULLDW_IO_40_Msk                            (0x1UL << PADI_IO_PULLDW_IO_40_Pos)
#define PADI_IO_PULLDW_IO_40                                PADI_IO_PULLDW_IO_40_Msk
#define PADI_IO_PULLDW_IO_41_Pos                            (8)
#define PADI_IO_PULLDW_IO_41_Msk                            (0x1UL << PADI_IO_PULLDW_IO_41_Pos)
#define PADI_IO_PULLDW_IO_41                                PADI_IO_PULLDW_IO_41_Msk
#define PADI_IO_PULLDW_IO_42_Pos                            (9)
#define PADI_IO_PULLDW_IO_42_Msk                            (0x1UL << PADI_IO_PULLDW_IO_42_Pos)
#define PADI_IO_PULLDW_IO_42                                PADI_IO_PULLDW_IO_42_Msk
#define PADI_IO_PULLDW_IO_43_Pos                            (10)
#define PADI_IO_PULLDW_IO_43_Msk                            (0x1UL << PADI_IO_PULLDW_IO_43_Pos)
#define PADI_IO_PULLDW_IO_43                                PADI_IO_PULLDW_IO_43_Msk
#define PADI_IO_PULLDW_IO_44_Pos                            (11)
#define PADI_IO_PULLDW_IO_44_Msk                            (0x1UL << PADI_IO_PULLDW_IO_44_Pos)
#define PADI_IO_PULLDW_IO_44                                PADI_IO_PULLDW_IO_44_Msk
#define PADI_IO_PULLDW_IO_45_Pos                            (12)
#define PADI_IO_PULLDW_IO_45_Msk                            (0x1UL << PADI_IO_PULLDW_IO_45_Pos)
#define PADI_IO_PULLDW_IO_45                                PADI_IO_PULLDW_IO_45_Msk
#define PADI_IO_PULLDW_IO_46_Pos                            (13)
#define PADI_IO_PULLDW_IO_46_Msk                            (0x1UL << PADI_IO_PULLDW_IO_46_Pos)
#define PADI_IO_PULLDW_IO_46                                PADI_IO_PULLDW_IO_46_Msk
#define PADI_IO_PULLDW_IO_47_Pos                            (14)
#define PADI_IO_PULLDW_IO_47_Msk                            (0x1UL << PADI_IO_PULLDW_IO_47_Pos)
#define PADI_IO_PULLDW_IO_47                                PADI_IO_PULLDW_IO_47_Msk
#define PADI_IO_PULLDW_IO_48_Pos                            (15)
#define PADI_IO_PULLDW_IO_48_Msk                            (0x1UL << PADI_IO_PULLDW_IO_48_Pos)
#define PADI_IO_PULLDW_IO_48                                PADI_IO_PULLDW_IO_48_Msk
#define PADI_IO_PULLDW_IO_49_Pos                            (16)
#define PADI_IO_PULLDW_IO_49_Msk                            (0x1UL << PADI_IO_PULLDW_IO_49_Pos)
#define PADI_IO_PULLDW_IO_49                                PADI_IO_PULLDW_IO_49_Msk
#define PADI_IO_PULLDW_IO_50_Pos                            (17)
#define PADI_IO_PULLDW_IO_50_Msk                            (0x1UL << PADI_IO_PULLDW_IO_50_Pos)
#define PADI_IO_PULLDW_IO_50                                PADI_IO_PULLDW_IO_50_Msk
#define PADI_IO_PULLDW_IO_51_Pos                            (18)
#define PADI_IO_PULLDW_IO_51_Msk                            (0x1UL << PADI_IO_PULLDW_IO_51_Pos)
#define PADI_IO_PULLDW_IO_51                                PADI_IO_PULLDW_IO_51_Msk
#define PADI_IO_PULLDW_IO_52_Pos                            (19)
#define PADI_IO_PULLDW_IO_52_Msk                            (0x1UL << PADI_IO_PULLDW_IO_52_Pos)
#define PADI_IO_PULLDW_IO_52                                PADI_IO_PULLDW_IO_52_Msk
#define PADI_IO_PULLDW_IO_53_Pos                            (20)
#define PADI_IO_PULLDW_IO_53_Msk                            (0x1UL << PADI_IO_PULLDW_IO_53_Pos)
#define PADI_IO_PULLDW_IO_53                                PADI_IO_PULLDW_IO_53_Msk
#define PADI_IO_PULLDW_IO_54_Pos                            (21)
#define PADI_IO_PULLDW_IO_54_Msk                            (0x1UL << PADI_IO_PULLDW_IO_54_Pos)
#define PADI_IO_PULLDW_IO_54                                PADI_IO_PULLDW_IO_54_Msk
#define PADI_IO_PULLDW_IO_55_Pos                            (22)
#define PADI_IO_PULLDW_IO_55_Msk                            (0x1UL << PADI_IO_PULLDW_IO_55_Pos)
#define PADI_IO_PULLDW_IO_55                                PADI_IO_PULLDW_IO_55_Msk
#define PADI_IO_PULLDW_IO_56_Pos                            (23)
#define PADI_IO_PULLDW_IO_56_Msk                            (0x1UL << PADI_IO_PULLDW_IO_56_Pos)
#define PADI_IO_PULLDW_IO_56                                PADI_IO_PULLDW_IO_56_Msk
#define PADI_IO_PULLDW_IO_57_Pos                            (24)
#define PADI_IO_PULLDW_IO_57_Msk                            (0x1UL << PADI_IO_PULLDW_IO_57_Pos)
#define PADI_IO_PULLDW_IO_57                                PADI_IO_PULLDW_IO_57_Msk
#define PADI_IO_PULLDW_IO_58_Pos                            (25)
#define PADI_IO_PULLDW_IO_58_Msk                            (0x1UL << PADI_IO_PULLDW_IO_58_Pos)
#define PADI_IO_PULLDW_IO_58                                PADI_IO_PULLDW_IO_58_Msk
#define PADI_IO_PULLDW_IO_59_Pos                            (26)
#define PADI_IO_PULLDW_IO_59_Msk                            (0x1UL << PADI_IO_PULLDW_IO_59_Pos)
#define PADI_IO_PULLDW_IO_59                                PADI_IO_PULLDW_IO_59_Msk
#define PADI_IO_PULLDW_IO_60_Pos                            (27)
#define PADI_IO_PULLDW_IO_60_Msk                            (0x1UL << PADI_IO_PULLDW_IO_60_Pos)
#define PADI_IO_PULLDW_IO_60                                PADI_IO_PULLDW_IO_60_Msk
#define PADI_IO_PULLDW_IO_61_Pos                            (28)
#define PADI_IO_PULLDW_IO_61_Msk                            (0x1UL << PADI_IO_PULLDW_IO_61_Pos)
#define PADI_IO_PULLDW_IO_61                                PADI_IO_PULLDW_IO_61_Msk
#define PADI_IO_PULLDW_IO_62_Pos                            (29)
#define PADI_IO_PULLDW_IO_62_Msk                            (0x1UL << PADI_IO_PULLDW_IO_62_Pos)
#define PADI_IO_PULLDW_IO_62                                PADI_IO_PULLDW_IO_62_Msk

/*******************  Bits definition for PADI_IO_DS_CFG_1  *******************/
#define PADI_IO_DS_IO_1_Pos                                 (0)
#define PADI_IO_DS_IO_1_Msk                                 (0x1UL << PADI_IO_DS_IO_1_Pos)
#define PADI_IO_DS_IO_1                                     PADI_IO_DS_IO_1_Msk
#define PADI_IO_DS_IO_2_Pos                                 (1)
#define PADI_IO_DS_IO_2_Msk                                 (0x1UL << PADI_IO_DS_IO_2_Pos)
#define PADI_IO_DS_IO_2                                     PADI_IO_DS_IO_2_Msk
#define PADI_IO_DS_IO_3_Pos                                 (2)
#define PADI_IO_DS_IO_3_Msk                                 (0x1UL << PADI_IO_DS_IO_3_Pos)
#define PADI_IO_DS_IO_3                                     PADI_IO_DS_IO_3_Msk
#define PADI_IO_DS_IO_4_Pos                                 (3)
#define PADI_IO_DS_IO_4_Msk                                 (0x1UL << PADI_IO_DS_IO_4_Pos)
#define PADI_IO_DS_IO_4                                     PADI_IO_DS_IO_4_Msk
#define PADI_IO_DS_IO_5_Pos                                 (4)
#define PADI_IO_DS_IO_5_Msk                                 (0x1UL << PADI_IO_DS_IO_5_Pos)
#define PADI_IO_DS_IO_5                                     PADI_IO_DS_IO_5_Msk
#define PADI_IO_DS_IO_6_Pos                                 (5)
#define PADI_IO_DS_IO_6_Msk                                 (0x1UL << PADI_IO_DS_IO_6_Pos)
#define PADI_IO_DS_IO_6                                     PADI_IO_DS_IO_6_Msk
#define PADI_IO_DS_IO_7_Pos                                 (6)
#define PADI_IO_DS_IO_7_Msk                                 (0x1UL << PADI_IO_DS_IO_7_Pos)
#define PADI_IO_DS_IO_7                                     PADI_IO_DS_IO_7_Msk
#define PADI_IO_DS_IO_8_Pos                                 (7)
#define PADI_IO_DS_IO_8_Msk                                 (0x1UL << PADI_IO_DS_IO_8_Pos)
#define PADI_IO_DS_IO_8                                     PADI_IO_DS_IO_8_Msk
#define PADI_IO_DS_IO_9_Pos                                 (8)
#define PADI_IO_DS_IO_9_Msk                                 (0x1UL << PADI_IO_DS_IO_9_Pos)
#define PADI_IO_DS_IO_9                                     PADI_IO_DS_IO_9_Msk
#define PADI_IO_DS_IO_10_Pos                                (9)
#define PADI_IO_DS_IO_10_Msk                                (0x1UL << PADI_IO_DS_IO_10_Pos)
#define PADI_IO_DS_IO_10                                    PADI_IO_DS_IO_10_Msk
#define PADI_IO_DS_IO_11_Pos                                (10)
#define PADI_IO_DS_IO_11_Msk                                (0x1UL << PADI_IO_DS_IO_11_Pos)
#define PADI_IO_DS_IO_11                                    PADI_IO_DS_IO_11_Msk
#define PADI_IO_DS_IO_12_Pos                                (11)
#define PADI_IO_DS_IO_12_Msk                                (0x1UL << PADI_IO_DS_IO_12_Pos)
#define PADI_IO_DS_IO_12                                    PADI_IO_DS_IO_12_Msk
#define PADI_IO_DS_IO_13_Pos                                (12)
#define PADI_IO_DS_IO_13_Msk                                (0x1UL << PADI_IO_DS_IO_13_Pos)
#define PADI_IO_DS_IO_13                                    PADI_IO_DS_IO_13_Msk
#define PADI_IO_DS_IO_14_Pos                                (13)
#define PADI_IO_DS_IO_14_Msk                                (0x1UL << PADI_IO_DS_IO_14_Pos)
#define PADI_IO_DS_IO_14                                    PADI_IO_DS_IO_14_Msk
#define PADI_IO_DS_IO_15_Pos                                (14)
#define PADI_IO_DS_IO_15_Msk                                (0x1UL << PADI_IO_DS_IO_15_Pos)
#define PADI_IO_DS_IO_15                                    PADI_IO_DS_IO_15_Msk
#define PADI_IO_DS_IO_16_Pos                                (15)
#define PADI_IO_DS_IO_16_Msk                                (0x1UL << PADI_IO_DS_IO_16_Pos)
#define PADI_IO_DS_IO_16                                    PADI_IO_DS_IO_16_Msk
#define PADI_IO_DS_IO_17_Pos                                (16)
#define PADI_IO_DS_IO_17_Msk                                (0x1UL << PADI_IO_DS_IO_17_Pos)
#define PADI_IO_DS_IO_17                                    PADI_IO_DS_IO_17_Msk
#define PADI_IO_DS_IO_18_Pos                                (17)
#define PADI_IO_DS_IO_18_Msk                                (0x1UL << PADI_IO_DS_IO_18_Pos)
#define PADI_IO_DS_IO_18                                    PADI_IO_DS_IO_18_Msk
#define PADI_IO_DS_IO_19_Pos                                (18)
#define PADI_IO_DS_IO_19_Msk                                (0x1UL << PADI_IO_DS_IO_19_Pos)
#define PADI_IO_DS_IO_19                                    PADI_IO_DS_IO_19_Msk
#define PADI_IO_DS_IO_20_Pos                                (19)
#define PADI_IO_DS_IO_20_Msk                                (0x1UL << PADI_IO_DS_IO_20_Pos)
#define PADI_IO_DS_IO_20                                    PADI_IO_DS_IO_20_Msk
#define PADI_IO_DS_IO_21_Pos                                (20)
#define PADI_IO_DS_IO_21_Msk                                (0x1UL << PADI_IO_DS_IO_21_Pos)
#define PADI_IO_DS_IO_21                                    PADI_IO_DS_IO_21_Msk
#define PADI_IO_DS_IO_22_Pos                                (21)
#define PADI_IO_DS_IO_22_Msk                                (0x1UL << PADI_IO_DS_IO_22_Pos)
#define PADI_IO_DS_IO_22                                    PADI_IO_DS_IO_22_Msk
#define PADI_IO_DS_IO_23_Pos                                (22)
#define PADI_IO_DS_IO_23_Msk                                (0x1UL << PADI_IO_DS_IO_23_Pos)
#define PADI_IO_DS_IO_23                                    PADI_IO_DS_IO_23_Msk
#define PADI_IO_DS_IO_24_Pos                                (23)
#define PADI_IO_DS_IO_24_Msk                                (0x1UL << PADI_IO_DS_IO_24_Pos)
#define PADI_IO_DS_IO_24                                    PADI_IO_DS_IO_24_Msk
#define PADI_IO_DS_IO_25_Pos                                (24)
#define PADI_IO_DS_IO_25_Msk                                (0x1UL << PADI_IO_DS_IO_25_Pos)
#define PADI_IO_DS_IO_25                                    PADI_IO_DS_IO_25_Msk
#define PADI_IO_DS_IO_26_Pos                                (25)
#define PADI_IO_DS_IO_26_Msk                                (0x1UL << PADI_IO_DS_IO_26_Pos)
#define PADI_IO_DS_IO_26                                    PADI_IO_DS_IO_26_Msk
#define PADI_IO_DS_IO_27_Pos                                (26)
#define PADI_IO_DS_IO_27_Msk                                (0x1UL << PADI_IO_DS_IO_27_Pos)
#define PADI_IO_DS_IO_27                                    PADI_IO_DS_IO_27_Msk
#define PADI_IO_DS_IO_28_Pos                                (27)
#define PADI_IO_DS_IO_28_Msk                                (0x1UL << PADI_IO_DS_IO_28_Pos)
#define PADI_IO_DS_IO_28                                    PADI_IO_DS_IO_28_Msk
#define PADI_IO_DS_IO_29_Pos                                (28)
#define PADI_IO_DS_IO_29_Msk                                (0x1UL << PADI_IO_DS_IO_29_Pos)
#define PADI_IO_DS_IO_29                                    PADI_IO_DS_IO_29_Msk
#define PADI_IO_DS_IO_30_Pos                                (29)
#define PADI_IO_DS_IO_30_Msk                                (0x1UL << PADI_IO_DS_IO_30_Pos)
#define PADI_IO_DS_IO_30                                    PADI_IO_DS_IO_30_Msk
#define PADI_IO_DS_IO_31_Pos                                (30)
#define PADI_IO_DS_IO_31_Msk                                (0x1UL << PADI_IO_DS_IO_31_Pos)
#define PADI_IO_DS_IO_31                                    PADI_IO_DS_IO_31_Msk
#define PADI_IO_DS_IO_32_Pos                                (31)
#define PADI_IO_DS_IO_32_Msk                                (0x1UL << PADI_IO_DS_IO_32_Pos)
#define PADI_IO_DS_IO_32                                    PADI_IO_DS_IO_32_Msk

/*******************  Bits definition for PADI_IO_DS_CFG_2  *******************/
#define PADI_IO_DS_IO_33_Pos                                (0)
#define PADI_IO_DS_IO_33_Msk                                (0x1UL << PADI_IO_DS_IO_33_Pos)
#define PADI_IO_DS_IO_33                                    PADI_IO_DS_IO_33_Msk
#define PADI_IO_DS_IO_34_Pos                                (1)
#define PADI_IO_DS_IO_34_Msk                                (0x1UL << PADI_IO_DS_IO_34_Pos)
#define PADI_IO_DS_IO_34                                    PADI_IO_DS_IO_34_Msk
#define PADI_IO_DS_IO_35_Pos                                (2)
#define PADI_IO_DS_IO_35_Msk                                (0x1UL << PADI_IO_DS_IO_35_Pos)
#define PADI_IO_DS_IO_35                                    PADI_IO_DS_IO_35_Msk
#define PADI_IO_DS_IO_36_Pos                                (3)
#define PADI_IO_DS_IO_36_Msk                                (0x1UL << PADI_IO_DS_IO_36_Pos)
#define PADI_IO_DS_IO_36                                    PADI_IO_DS_IO_36_Msk
#define PADI_IO_DS_IO_37_Pos                                (4)
#define PADI_IO_DS_IO_37_Msk                                (0x1UL << PADI_IO_DS_IO_37_Pos)
#define PADI_IO_DS_IO_37                                    PADI_IO_DS_IO_37_Msk
#define PADI_IO_DS_IO_38_Pos                                (5)
#define PADI_IO_DS_IO_38_Msk                                (0x1UL << PADI_IO_DS_IO_38_Pos)
#define PADI_IO_DS_IO_38                                    PADI_IO_DS_IO_38_Msk
#define PADI_IO_DS_IO_39_Pos                                (6)
#define PADI_IO_DS_IO_39_Msk                                (0x1UL << PADI_IO_DS_IO_39_Pos)
#define PADI_IO_DS_IO_39                                    PADI_IO_DS_IO_39_Msk
#define PADI_IO_DS_IO_40_Pos                                (7)
#define PADI_IO_DS_IO_40_Msk                                (0x1UL << PADI_IO_DS_IO_40_Pos)
#define PADI_IO_DS_IO_40                                    PADI_IO_DS_IO_40_Msk
#define PADI_IO_DS_IO_41_Pos                                (8)
#define PADI_IO_DS_IO_41_Msk                                (0x1UL << PADI_IO_DS_IO_41_Pos)
#define PADI_IO_DS_IO_41                                    PADI_IO_DS_IO_41_Msk
#define PADI_IO_DS_IO_42_Pos                                (9)
#define PADI_IO_DS_IO_42_Msk                                (0x1UL << PADI_IO_DS_IO_42_Pos)
#define PADI_IO_DS_IO_42                                    PADI_IO_DS_IO_42_Msk
#define PADI_IO_DS_IO_43_Pos                                (10)
#define PADI_IO_DS_IO_43_Msk                                (0x1UL << PADI_IO_DS_IO_43_Pos)
#define PADI_IO_DS_IO_43                                    PADI_IO_DS_IO_43_Msk
#define PADI_IO_DS_IO_44_Pos                                (11)
#define PADI_IO_DS_IO_44_Msk                                (0x1UL << PADI_IO_DS_IO_44_Pos)
#define PADI_IO_DS_IO_44                                    PADI_IO_DS_IO_44_Msk
#define PADI_IO_DS_IO_45_Pos                                (12)
#define PADI_IO_DS_IO_45_Msk                                (0x1UL << PADI_IO_DS_IO_45_Pos)
#define PADI_IO_DS_IO_45                                    PADI_IO_DS_IO_45_Msk
#define PADI_IO_DS_IO_46_Pos                                (13)
#define PADI_IO_DS_IO_46_Msk                                (0x1UL << PADI_IO_DS_IO_46_Pos)
#define PADI_IO_DS_IO_46                                    PADI_IO_DS_IO_46_Msk
#define PADI_IO_DS_IO_47_Pos                                (14)
#define PADI_IO_DS_IO_47_Msk                                (0x1UL << PADI_IO_DS_IO_47_Pos)
#define PADI_IO_DS_IO_47                                    PADI_IO_DS_IO_47_Msk
#define PADI_IO_DS_IO_48_Pos                                (15)
#define PADI_IO_DS_IO_48_Msk                                (0x1UL << PADI_IO_DS_IO_48_Pos)
#define PADI_IO_DS_IO_48                                    PADI_IO_DS_IO_48_Msk
#define PADI_IO_DS_IO_49_Pos                                (16)
#define PADI_IO_DS_IO_49_Msk                                (0x1UL << PADI_IO_DS_IO_49_Pos)
#define PADI_IO_DS_IO_49                                    PADI_IO_DS_IO_49_Msk
#define PADI_IO_DS_IO_50_Pos                                (17)
#define PADI_IO_DS_IO_50_Msk                                (0x1UL << PADI_IO_DS_IO_50_Pos)
#define PADI_IO_DS_IO_50                                    PADI_IO_DS_IO_50_Msk
#define PADI_IO_DS_IO_51_Pos                                (18)
#define PADI_IO_DS_IO_51_Msk                                (0x1UL << PADI_IO_DS_IO_51_Pos)
#define PADI_IO_DS_IO_51                                    PADI_IO_DS_IO_51_Msk
#define PADI_IO_DS_IO_52_Pos                                (19)
#define PADI_IO_DS_IO_52_Msk                                (0x1UL << PADI_IO_DS_IO_52_Pos)
#define PADI_IO_DS_IO_52                                    PADI_IO_DS_IO_52_Msk
#define PADI_IO_DS_IO_53_Pos                                (20)
#define PADI_IO_DS_IO_53_Msk                                (0x1UL << PADI_IO_DS_IO_53_Pos)
#define PADI_IO_DS_IO_53                                    PADI_IO_DS_IO_53_Msk
#define PADI_IO_DS_IO_54_Pos                                (21)
#define PADI_IO_DS_IO_54_Msk                                (0x1UL << PADI_IO_DS_IO_54_Pos)
#define PADI_IO_DS_IO_54                                    PADI_IO_DS_IO_54_Msk
#define PADI_IO_DS_IO_55_Pos                                (22)
#define PADI_IO_DS_IO_55_Msk                                (0x1UL << PADI_IO_DS_IO_55_Pos)
#define PADI_IO_DS_IO_55                                    PADI_IO_DS_IO_55_Msk
#define PADI_IO_DS_IO_56_Pos                                (23)
#define PADI_IO_DS_IO_56_Msk                                (0x1UL << PADI_IO_DS_IO_56_Pos)
#define PADI_IO_DS_IO_56                                    PADI_IO_DS_IO_56_Msk
#define PADI_IO_DS_IO_57_Pos                                (24)
#define PADI_IO_DS_IO_57_Msk                                (0x1UL << PADI_IO_DS_IO_57_Pos)
#define PADI_IO_DS_IO_57                                    PADI_IO_DS_IO_57_Msk
#define PADI_IO_DS_IO_58_Pos                                (25)
#define PADI_IO_DS_IO_58_Msk                                (0x1UL << PADI_IO_DS_IO_58_Pos)
#define PADI_IO_DS_IO_58                                    PADI_IO_DS_IO_58_Msk
#define PADI_IO_DS_IO_59_Pos                                (26)
#define PADI_IO_DS_IO_59_Msk                                (0x1UL << PADI_IO_DS_IO_59_Pos)
#define PADI_IO_DS_IO_59                                    PADI_IO_DS_IO_59_Msk
#define PADI_IO_DS_IO_60_Pos                                (27)
#define PADI_IO_DS_IO_60_Msk                                (0x1UL << PADI_IO_DS_IO_60_Pos)
#define PADI_IO_DS_IO_60                                    PADI_IO_DS_IO_60_Msk
#define PADI_IO_DS_IO_61_Pos                                (28)
#define PADI_IO_DS_IO_61_Msk                                (0x1UL << PADI_IO_DS_IO_61_Pos)
#define PADI_IO_DS_IO_61                                    PADI_IO_DS_IO_61_Msk
#define PADI_IO_DS_IO_62_Pos                                (29)
#define PADI_IO_DS_IO_62_Msk                                (0x1UL << PADI_IO_DS_IO_62_Pos)
#define PADI_IO_DS_IO_62                                    PADI_IO_DS_IO_62_Msk

/******************************************************************************/
/*                                                                            */
/*                                   RTC                                      */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for RTC_CCVR  ***********************/
#define RTC_CCVR_CCVR_Pos                                   (0)
#define RTC_CCVR_CCVR_Msk                                   (0xffffffffUL << RTC_CCVR_CCVR_Pos)
#define RTC_CCVR_CCVR                                       RTC_CCVR_CCVR_Msk

/***********************  Bits definition for RTC_CMR  ************************/
#define RTC_CMR_CMR_Pos                                     (0)
#define RTC_CMR_CMR_Msk                                     (0xffffffffUL << RTC_CMR_CMR_Pos)
#define RTC_CMR_CMR                                         RTC_CMR_CMR_Msk

/***********************  Bits definition for RTC_CLR  ************************/
#define RTC_CLR_CLR_Pos                                     (0)
#define RTC_CLR_CLR_Msk                                     (0xffffffffUL << RTC_CLR_CLR_Pos)
#define RTC_CLR_CLR                                         RTC_CLR_CLR_Msk

/***********************  Bits definition for RTC_CCR  ************************/
#define RTC_CCR_IEN_Pos                                     (0)
#define RTC_CCR_IEN_Msk                                     (0x1UL << RTC_CCR_IEN_Pos)
#define RTC_CCR_IEN                                         RTC_CCR_IEN_Msk
#define RTC_CCR_MASK_Pos                                    (1)
#define RTC_CCR_MASK_Msk                                    (0x1UL << RTC_CCR_MASK_Pos)
#define RTC_CCR_MASK                                        RTC_CCR_MASK_Msk
#define RTC_CCR_EN_Pos                                      (2)
#define RTC_CCR_EN_Msk                                      (0x1UL << RTC_CCR_EN_Pos)
#define RTC_CCR_EN                                          RTC_CCR_EN_Msk
#define RTC_CCR_WEN_Pos                                     (3)
#define RTC_CCR_WEN_Msk                                     (0x1UL << RTC_CCR_WEN_Pos)
#define RTC_CCR_WEN                                         RTC_CCR_WEN_Msk

/***********************  Bits definition for RTC_STAT  ***********************/
#define RTC_STAT_STAT_Pos                                   (0)
#define RTC_STAT_STAT_Msk                                   (0x1UL << RTC_STAT_STAT_Pos)
#define RTC_STAT_STAT                                       RTC_STAT_STAT_Msk

/**********************  Bits definition for RTC_RSTAT  ***********************/
#define RTC_RSTAT_STAT_Pos                                  (0)
#define RTC_RSTAT_STAT_Msk                                  (0x1UL << RTC_RSTAT_STAT_Pos)
#define RTC_RSTAT_STAT                                      RTC_RSTAT_STAT_Msk

/***********************  Bits definition for RTC_EOI  ************************/
#define RTC_EOI_EOI_Pos                                     (0)
#define RTC_EOI_EOI_Msk                                     (0x1UL << RTC_EOI_EOI_Pos)
#define RTC_EOI_EOI                                         RTC_EOI_EOI_Msk

/******************************************************************************/
/*                                                                            */
/*                                   SPI                                      */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for SPI_CTRLR0  **********************/
#define SPI_CTRLR0_DFS_Pos                                  (0)
#define SPI_CTRLR0_DFS_Msk                                  (0xfUL << SPI_CTRLR0_DFS_Pos)
#define SPI_CTRLR0_DFS                                      SPI_CTRLR0_DFS_Msk
#define SPI_CTRLR0_DFS_0                                    (0x1UL << SPI_CTRLR0_DFS_Pos)
#define SPI_CTRLR0_DFS_1                                    (0x2UL << SPI_CTRLR0_DFS_Pos)
#define SPI_CTRLR0_DFS_2                                    (0x4UL << SPI_CTRLR0_DFS_Pos)
#define SPI_CTRLR0_DFS_3                                    (0x8UL << SPI_CTRLR0_DFS_Pos)
#define SPI_CTRLR0_FRF_Pos                                  (4)
#define SPI_CTRLR0_FRF_Msk                                  (0x3UL << SPI_CTRLR0_FRF_Pos)
#define SPI_CTRLR0_FRF                                      SPI_CTRLR0_FRF_Msk
#define SPI_CTRLR0_FRF_0                                    (0x1UL << SPI_CTRLR0_FRF_Pos)
#define SPI_CTRLR0_FRF_1                                    (0x2UL << SPI_CTRLR0_FRF_Pos)
#define SPI_CTRLR0_SCPH_Pos                                 (6)
#define SPI_CTRLR0_SCPH_Msk                                 (0x1UL << SPI_CTRLR0_SCPH_Pos)
#define SPI_CTRLR0_SCPH                                     SPI_CTRLR0_SCPH_Msk
#define SPI_CTRLR0_SCPOL_Pos                                (7)
#define SPI_CTRLR0_SCPOL_Msk                                (0x1UL << SPI_CTRLR0_SCPOL_Pos)
#define SPI_CTRLR0_SCPOL                                    SPI_CTRLR0_SCPOL_Msk
#define SPI_CTRLR0_TMOD_Pos                                 (8)
#define SPI_CTRLR0_TMOD_Msk                                 (0x3UL << SPI_CTRLR0_TMOD_Pos)
#define SPI_CTRLR0_TMOD                                     SPI_CTRLR0_TMOD_Msk
#define SPI_CTRLR0_TMOD_0                                   (0x1UL << SPI_CTRLR0_TMOD_Pos)
#define SPI_CTRLR0_TMOD_1                                   (0x2UL << SPI_CTRLR0_TMOD_Pos)
#define SPI_CTRLR0_SLVOE_Pos                                (10)
#define SPI_CTRLR0_SLVOE_Msk                                (0x1UL << SPI_CTRLR0_SLVOE_Pos)
#define SPI_CTRLR0_SLVOE                                    SPI_CTRLR0_SLVOE_Msk
#define SPI_CTRLR0_SRL_Pos                                  (11)
#define SPI_CTRLR0_SRL_Msk                                  (0x1UL << SPI_CTRLR0_SRL_Pos)
#define SPI_CTRLR0_SRL                                      SPI_CTRLR0_SRL_Msk
#define SPI_CTRLR0_CFS_Pos                                  (12)
#define SPI_CTRLR0_CFS_Msk                                  (0xfUL << SPI_CTRLR0_CFS_Pos)
#define SPI_CTRLR0_CFS                                      SPI_CTRLR0_CFS_Msk
#define SPI_CTRLR0_CFS_0                                    (0x1UL << SPI_CTRLR0_CFS_Pos)
#define SPI_CTRLR0_CFS_1                                    (0x2UL << SPI_CTRLR0_CFS_Pos)
#define SPI_CTRLR0_CFS_2                                    (0x4UL << SPI_CTRLR0_CFS_Pos)
#define SPI_CTRLR0_CFS_3                                    (0x8UL << SPI_CTRLR0_CFS_Pos)

/**********************  Bits definition for SPI_CTRLR1  **********************/
#define SPI_CTRLR1_NDF_Pos                                  (0)
#define SPI_CTRLR1_NDF_Msk                                  (0xffffUL << SPI_CTRLR1_NDF_Pos)
#define SPI_CTRLR1_NDF                                      SPI_CTRLR1_NDF_Msk

/**********************  Bits definition for SPI_SSIENR  **********************/
#define SPI_SSIENR_SSIEN_Pos                                (0)
#define SPI_SSIENR_SSIEN_Msk                                (0x1UL << SPI_SSIENR_SSIEN_Pos)
#define SPI_SSIENR_SSIEN                                    SPI_SSIENR_SSIEN_Msk

/***********************  Bits definition for SPI_MWCR  ***********************/
#define SPI_MWCR_MWMOD_Pos                                  (0)
#define SPI_MWCR_MWMOD_Msk                                  (0x1UL << SPI_MWCR_MWMOD_Pos)
#define SPI_MWCR_MWMOD                                      SPI_MWCR_MWMOD_Msk
#define SPI_MWCR_MDD_Pos                                    (1)
#define SPI_MWCR_MDD_Msk                                    (0x1UL << SPI_MWCR_MDD_Pos)
#define SPI_MWCR_MDD                                        SPI_MWCR_MDD_Msk
#define SPI_MWCR_MHS_Pos                                    (2)
#define SPI_MWCR_MHS_Msk                                    (0x1UL << SPI_MWCR_MHS_Pos)
#define SPI_MWCR_MHS                                        SPI_MWCR_MHS_Msk

/***********************  Bits definition for SPI_SER  ************************/
#define SPI_SER_SER_Pos                                     (0)
#define SPI_SER_SER_Msk                                     (0x1UL << SPI_SER_SER_Pos)
#define SPI_SER_SER                                         SPI_SER_SER_Msk

/**********************  Bits definition for SPI_BAUDR  ***********************/
#define SPI_BAUDR_SCKDV_Pos                                 (0)
#define SPI_BAUDR_SCKDV_Msk                                 (0xffffUL << SPI_BAUDR_SCKDV_Pos)
#define SPI_BAUDR_SCKDV                                     SPI_BAUDR_SCKDV_Msk

/**********************  Bits definition for SPI_TXFTLR  **********************/
#define SPI_TXFTLR_TFT_Pos                                  (0)
#define SPI_TXFTLR_TFT_Msk                                  (0x7UL << SPI_TXFTLR_TFT_Pos)
#define SPI_TXFTLR_TFT                                      SPI_TXFTLR_TFT_Msk
#define SPI_TXFTLR_TFT_0                                    (0x1UL << SPI_TXFTLR_TFT_Pos)
#define SPI_TXFTLR_TFT_1                                    (0x2UL << SPI_TXFTLR_TFT_Pos)
#define SPI_TXFTLR_TFT_2                                    (0x4UL << SPI_TXFTLR_TFT_Pos)

/**********************  Bits definition for SPI_RXFTLR  **********************/
#define SPI_RXFTLR_RFT_Pos                                  (0)
#define SPI_RXFTLR_RFT_Msk                                  (0x7UL << SPI_RXFTLR_RFT_Pos)
#define SPI_RXFTLR_RFT                                      SPI_RXFTLR_RFT_Msk
#define SPI_RXFTLR_RFT_0                                    (0x1UL << SPI_RXFTLR_RFT_Pos)
#define SPI_RXFTLR_RFT_1                                    (0x2UL << SPI_RXFTLR_RFT_Pos)
#define SPI_RXFTLR_RFT_2                                    (0x4UL << SPI_RXFTLR_RFT_Pos)

/**********************  Bits definition for SPI_TXFLR  ***********************/
#define SPI_TXFLR_TFL_Pos                                   (0)
#define SPI_TXFLR_TFL_Msk                                   (0xfUL << SPI_TXFLR_TFL_Pos)
#define SPI_TXFLR_TFL                                       SPI_TXFLR_TFL_Msk
#define SPI_TXFLR_TFL_0                                     (0x1UL << SPI_TXFLR_TFL_Pos)
#define SPI_TXFLR_TFL_1                                     (0x2UL << SPI_TXFLR_TFL_Pos)
#define SPI_TXFLR_TFL_2                                     (0x4UL << SPI_TXFLR_TFL_Pos)
#define SPI_TXFLR_TFL_3                                     (0x8UL << SPI_TXFLR_TFL_Pos)

/**********************  Bits definition for SPI_RXFLR  ***********************/
#define SPI_RXFLR_RFL_Pos                                   (0)
#define SPI_RXFLR_RFL_Msk                                   (0xfUL << SPI_RXFLR_RFL_Pos)
#define SPI_RXFLR_RFL                                       SPI_RXFLR_RFL_Msk
#define SPI_RXFLR_RFL_0                                     (0x1UL << SPI_RXFLR_RFL_Pos)
#define SPI_RXFLR_RFL_1                                     (0x2UL << SPI_RXFLR_RFL_Pos)
#define SPI_RXFLR_RFL_2                                     (0x4UL << SPI_RXFLR_RFL_Pos)
#define SPI_RXFLR_RFL_3                                     (0x8UL << SPI_RXFLR_RFL_Pos)

/************************  Bits definition for SPI_SR  ************************/
#define SPI_SR_BUSY_Pos                                     (0)
#define SPI_SR_BUSY_Msk                                     (0x1UL << SPI_SR_BUSY_Pos)
#define SPI_SR_BUSY                                         SPI_SR_BUSY_Msk
#define SPI_SR_TFNF_Pos                                     (1)
#define SPI_SR_TFNF_Msk                                     (0x1UL << SPI_SR_TFNF_Pos)
#define SPI_SR_TFNF                                         SPI_SR_TFNF_Msk
#define SPI_SR_TFE_Pos                                      (2)
#define SPI_SR_TFE_Msk                                      (0x1UL << SPI_SR_TFE_Pos)
#define SPI_SR_TFE                                          SPI_SR_TFE_Msk
#define SPI_SR_RFNE_Pos                                     (3)
#define SPI_SR_RFNE_Msk                                     (0x1UL << SPI_SR_RFNE_Pos)
#define SPI_SR_RFNE                                         SPI_SR_RFNE_Msk
#define SPI_SR_RFF_Pos                                      (4)
#define SPI_SR_RFF_Msk                                      (0x1UL << SPI_SR_RFF_Pos)
#define SPI_SR_RFF                                          SPI_SR_RFF_Msk
#define SPI_SR_TXE_Pos                                      (5)
#define SPI_SR_TXE_Msk                                      (0x1UL << SPI_SR_TXE_Pos)
#define SPI_SR_TXE                                          SPI_SR_TXE_Msk
#define SPI_SR_DCOL_Pos                                     (6)
#define SPI_SR_DCOL_Msk                                     (0x1UL << SPI_SR_DCOL_Pos)
#define SPI_SR_DCOL                                         SPI_SR_DCOL_Msk

/***********************  Bits definition for SPI_IMR  ************************/
#define SPI_IMR_TXEIM_Pos                                   (0)
#define SPI_IMR_TXEIM_Msk                                   (0x1UL << SPI_IMR_TXEIM_Pos)
#define SPI_IMR_TXEIM                                       SPI_IMR_TXEIM_Msk
#define SPI_IMR_TXOIM_Pos                                   (1)
#define SPI_IMR_TXOIM_Msk                                   (0x1UL << SPI_IMR_TXOIM_Pos)
#define SPI_IMR_TXOIM                                       SPI_IMR_TXOIM_Msk
#define SPI_IMR_RXUIM_Pos                                   (2)
#define SPI_IMR_RXUIM_Msk                                   (0x1UL << SPI_IMR_RXUIM_Pos)
#define SPI_IMR_RXUIM                                       SPI_IMR_RXUIM_Msk
#define SPI_IMR_RXOIM_Pos                                   (3)
#define SPI_IMR_RXOIM_Msk                                   (0x1UL << SPI_IMR_RXOIM_Pos)
#define SPI_IMR_RXOIM                                       SPI_IMR_RXOIM_Msk
#define SPI_IMR_RXFIM_Pos                                   (4)
#define SPI_IMR_RXFIM_Msk                                   (0x1UL << SPI_IMR_RXFIM_Pos)
#define SPI_IMR_RXFIM                                       SPI_IMR_RXFIM_Msk
#define SPI_IMR_MSTIM_Pos                                   (5)
#define SPI_IMR_MSTIM_Msk                                   (0x1UL << SPI_IMR_MSTIM_Pos)
#define SPI_IMR_MSTIM                                       SPI_IMR_MSTIM_Msk

/***********************  Bits definition for SPI_ISR  ************************/
#define SPI_ISR_TXEIS_Pos                                   (0)
#define SPI_ISR_TXEIS_Msk                                   (0x1UL << SPI_ISR_TXEIS_Pos)
#define SPI_ISR_TXEIS                                       SPI_ISR_TXEIS_Msk
#define SPI_ISR_TXOIS_Pos                                   (1)
#define SPI_ISR_TXOIS_Msk                                   (0x1UL << SPI_ISR_TXOIS_Pos)
#define SPI_ISR_TXOIS                                       SPI_ISR_TXOIS_Msk
#define SPI_ISR_RXUIS_Pos                                   (2)
#define SPI_ISR_RXUIS_Msk                                   (0x1UL << SPI_ISR_RXUIS_Pos)
#define SPI_ISR_RXUIS                                       SPI_ISR_RXUIS_Msk
#define SPI_ISR_RXOIS_Pos                                   (3)
#define SPI_ISR_RXOIS_Msk                                   (0x1UL << SPI_ISR_RXOIS_Pos)
#define SPI_ISR_RXOIS                                       SPI_ISR_RXOIS_Msk
#define SPI_ISR_RXFIS_Pos                                   (4)
#define SPI_ISR_RXFIS_Msk                                   (0x1UL << SPI_ISR_RXFIS_Pos)
#define SPI_ISR_RXFIS                                       SPI_ISR_RXFIS_Msk
#define SPI_ISR_MSTIS_Pos                                   (5)
#define SPI_ISR_MSTIS_Msk                                   (0x1UL << SPI_ISR_MSTIS_Pos)
#define SPI_ISR_MSTIS                                       SPI_ISR_MSTIS_Msk

/***********************  Bits definition for SPI_RISR  ***********************/
#define SPI_RISR_TXEIR_Pos                                  (0)
#define SPI_RISR_TXEIR_Msk                                  (0x1UL << SPI_RISR_TXEIR_Pos)
#define SPI_RISR_TXEIR                                      SPI_RISR_TXEIR_Msk
#define SPI_RISR_TXOIR_Pos                                  (1)
#define SPI_RISR_TXOIR_Msk                                  (0x1UL << SPI_RISR_TXOIR_Pos)
#define SPI_RISR_TXOIR                                      SPI_RISR_TXOIR_Msk
#define SPI_RISR_RXUIR_Pos                                  (2)
#define SPI_RISR_RXUIR_Msk                                  (0x1UL << SPI_RISR_RXUIR_Pos)
#define SPI_RISR_RXUIR                                      SPI_RISR_RXUIR_Msk
#define SPI_RISR_RXOIR_Pos                                  (3)
#define SPI_RISR_RXOIR_Msk                                  (0x1UL << SPI_RISR_RXOIR_Pos)
#define SPI_RISR_RXOIR                                      SPI_RISR_RXOIR_Msk
#define SPI_RISR_RXFIR_Pos                                  (4)
#define SPI_RISR_RXFIR_Msk                                  (0x1UL << SPI_RISR_RXFIR_Pos)
#define SPI_RISR_RXFIR                                      SPI_RISR_RXFIR_Msk
#define SPI_RISR_MSTIR_Pos                                  (5)
#define SPI_RISR_MSTIR_Msk                                  (0x1UL << SPI_RISR_MSTIR_Pos)
#define SPI_RISR_MSTIR                                      SPI_RISR_MSTIR_Msk

/**********************  Bits definition for SPI_TXOICR  **********************/
#define SPI_TXOICR_TXOICR_Pos                               (0)
#define SPI_TXOICR_TXOICR_Msk                               (0x1UL << SPI_TXOICR_TXOICR_Pos)
#define SPI_TXOICR_TXOICR                                   SPI_TXOICR_TXOICR_Msk

/**********************  Bits definition for SPI_RXOICR  **********************/
#define SPI_RXOICR_RXOICR_Pos                               (0)
#define SPI_RXOICR_RXOICR_Msk                               (0x1UL << SPI_RXOICR_RXOICR_Pos)
#define SPI_RXOICR_RXOICR                                   SPI_RXOICR_RXOICR_Msk

/**********************  Bits definition for SPI_RXUICR  **********************/
#define SPI_RXUICR_RXUICR_Pos                               (0)
#define SPI_RXUICR_RXUICR_Msk                               (0x1UL << SPI_RXUICR_RXUICR_Pos)
#define SPI_RXUICR_RXUICR                                   SPI_RXUICR_RXUICR_Msk

/**********************  Bits definition for SPI_MSTICR  **********************/
#define SPI_MSTICR_MSTICR_Pos                               (0)
#define SPI_MSTICR_MSTICR_Msk                               (0x1UL << SPI_MSTICR_MSTICR_Pos)
#define SPI_MSTICR_MSTICR                                   SPI_MSTICR_MSTICR_Msk

/***********************  Bits definition for SPI_ICR  ************************/
#define SPI_ICR_ICR_Pos                                     (0)
#define SPI_ICR_ICR_Msk                                     (0x1UL << SPI_ICR_ICR_Pos)
#define SPI_ICR_ICR                                         SPI_ICR_ICR_Msk

/**********************  Bits definition for SPI_DMACR  ***********************/
#define SPI_DMACR_RDMAE_Pos                                 (0)
#define SPI_DMACR_RDMAE_Msk                                 (0x1UL << SPI_DMACR_RDMAE_Pos)
#define SPI_DMACR_RDMAE                                     SPI_DMACR_RDMAE_Msk
#define SPI_DMACR_TDMAE_Pos                                 (1)
#define SPI_DMACR_TDMAE_Msk                                 (0x1UL << SPI_DMACR_TDMAE_Pos)
#define SPI_DMACR_TDMAE                                     SPI_DMACR_TDMAE_Msk

/*********************  Bits definition for SPI_DMATDLR  **********************/
#define SPI_DMATDLR_TDL_Pos                                 (0)
#define SPI_DMATDLR_TDL_Msk                                 (0x7UL << SPI_DMATDLR_TDL_Pos)
#define SPI_DMATDLR_TDL                                     SPI_DMATDLR_TDL_Msk
#define SPI_DMATDLR_TDL_0                                   (0x1UL << SPI_DMATDLR_TDL_Pos)
#define SPI_DMATDLR_TDL_1                                   (0x2UL << SPI_DMATDLR_TDL_Pos)
#define SPI_DMATDLR_TDL_2                                   (0x4UL << SPI_DMATDLR_TDL_Pos)

/*********************  Bits definition for SPI_DMARDLR  **********************/
#define SPI_DMARDLR_RDL_Pos                                 (0)
#define SPI_DMARDLR_RDL_Msk                                 (0x7UL << SPI_DMARDLR_RDL_Pos)
#define SPI_DMARDLR_RDL                                     SPI_DMARDLR_RDL_Msk
#define SPI_DMARDLR_RDL_0                                   (0x1UL << SPI_DMARDLR_RDL_Pos)
#define SPI_DMARDLR_RDL_1                                   (0x2UL << SPI_DMARDLR_RDL_Pos)
#define SPI_DMARDLR_RDL_2                                   (0x4UL << SPI_DMARDLR_RDL_Pos)

/************************  Bits definition for SPI_DR  ************************/
#define SPI_DR_DR_Pos                                       (0)
#define SPI_DR_DR_Msk                                       (0xffffUL << SPI_DR_DR_Pos)
#define SPI_DR_DR                                           SPI_DR_DR_Msk

/******************************************************************************/
/*                                                                            */
/*                                 SYSCFG                                     */
/*                                                                            */
/******************************************************************************/

/********************  Bits definition for SYSCFG_ROM_CFG  ********************/
#define SYSCFG_ROM_CFG_LS_Pos                               (0)
#define SYSCFG_ROM_CFG_LS_Msk                               (0x1UL << SYSCFG_ROM_CFG_LS_Pos)
#define SYSCFG_ROM_CFG_LS                                   SYSCFG_ROM_CFG_LS_Msk
#define SYSCFG_ROM_CFG_RME_Pos                              (1)
#define SYSCFG_ROM_CFG_RME_Msk                              (0x1UL << SYSCFG_ROM_CFG_RME_Pos)
#define SYSCFG_ROM_CFG_RME                                  SYSCFG_ROM_CFG_RME_Msk
#define SYSCFG_ROM_CFG_RME1_Pos                             (4)
#define SYSCFG_ROM_CFG_RME1_Msk                             (0xfUL << SYSCFG_ROM_CFG_RME1_Pos)
#define SYSCFG_ROM_CFG_RME1                                 SYSCFG_ROM_CFG_RME1_Msk
#define SYSCFG_ROM_CFG_RME1_0                               (0x1UL << SYSCFG_ROM_CFG_RME1_Pos)
#define SYSCFG_ROM_CFG_RME1_1                               (0x2UL << SYSCFG_ROM_CFG_RME1_Pos)
#define SYSCFG_ROM_CFG_RME1_2                               (0x4UL << SYSCFG_ROM_CFG_RME1_Pos)
#define SYSCFG_ROM_CFG_RME1_3                               (0x8UL << SYSCFG_ROM_CFG_RME1_Pos)

/******************  Bits definition for SYSCFG_PVD_INT_CFG  ******************/
#define SYSCFG_PVD_INT_CFG_INT_EN_Pos                       (24)
#define SYSCFG_PVD_INT_CFG_INT_EN_Msk                       (0x1UL << SYSCFG_PVD_INT_CFG_INT_EN_Pos)
#define SYSCFG_PVD_INT_CFG_INT_EN                           SYSCFG_PVD_INT_CFG_INT_EN_Msk
#define SYSCFG_PVD_INT_CFG_INT_POL_Pos                      (25)
#define SYSCFG_PVD_INT_CFG_INT_POL_Msk                      (0x1UL << SYSCFG_PVD_INT_CFG_INT_POL_Pos)
#define SYSCFG_PVD_INT_CFG_INT_POL                          SYSCFG_PVD_INT_CFG_INT_POL_Msk
#define SYSCFG_PVD_INT_CFG_INT_FLAG_Pos                     (26)
#define SYSCFG_PVD_INT_CFG_INT_FLAG_Msk                     (0x1UL << SYSCFG_PVD_INT_CFG_INT_FLAG_Pos)
#define SYSCFG_PVD_INT_CFG_INT_FLAG                         SYSCFG_PVD_INT_CFG_INT_FLAG_Msk
#define SYSCFG_PVD_INT_CFG_BP_FLT_Pos                       (27)
#define SYSCFG_PVD_INT_CFG_BP_FLT_Msk                       (0x1UL << SYSCFG_PVD_INT_CFG_BP_FLT_Pos)
#define SYSCFG_PVD_INT_CFG_BP_FLT                           SYSCFG_PVD_INT_CFG_BP_FLT_Msk

/******************  Bits definition for SYSCFG_SRAM_CTRL_1  ******************/
#define SYSCFG_SRAM_CTRL_1_TEST_Pos                         (0)
#define SYSCFG_SRAM_CTRL_1_TEST_Msk                         (0x1UL << SYSCFG_SRAM_CTRL_1_TEST_Pos)
#define SYSCFG_SRAM_CTRL_1_TEST                             SYSCFG_SRAM_CTRL_1_TEST_Msk
#define SYSCFG_SRAM_CTRL_1_RME_Pos                          (1)
#define SYSCFG_SRAM_CTRL_1_RME_Msk                          (0x1UL << SYSCFG_SRAM_CTRL_1_RME_Pos)
#define SYSCFG_SRAM_CTRL_1_RME                              SYSCFG_SRAM_CTRL_1_RME_Msk
#define SYSCFG_SRAM_CTRL_1_RME1_Pos                         (4)
#define SYSCFG_SRAM_CTRL_1_RME1_Msk                         (0xfUL << SYSCFG_SRAM_CTRL_1_RME1_Pos)
#define SYSCFG_SRAM_CTRL_1_RME1                             SYSCFG_SRAM_CTRL_1_RME1_Msk
#define SYSCFG_SRAM_CTRL_1_RME1_0                           (0x1UL << SYSCFG_SRAM_CTRL_1_RME1_Pos)
#define SYSCFG_SRAM_CTRL_1_RME1_1                           (0x2UL << SYSCFG_SRAM_CTRL_1_RME1_Pos)
#define SYSCFG_SRAM_CTRL_1_RME1_2                           (0x4UL << SYSCFG_SRAM_CTRL_1_RME1_Pos)
#define SYSCFG_SRAM_CTRL_1_RME1_3                           (0x8UL << SYSCFG_SRAM_CTRL_1_RME1_Pos)
#define SYSCFG_SRAM_CTRL_1_RA_Pos                           (8)
#define SYSCFG_SRAM_CTRL_1_RA_Msk                           (0x3UL << SYSCFG_SRAM_CTRL_1_RA_Pos)
#define SYSCFG_SRAM_CTRL_1_RA                               SYSCFG_SRAM_CTRL_1_RA_Msk
#define SYSCFG_SRAM_CTRL_1_RA_0                             (0x1UL << SYSCFG_SRAM_CTRL_1_RA_Pos)
#define SYSCFG_SRAM_CTRL_1_RA_1                             (0x2UL << SYSCFG_SRAM_CTRL_1_RA_Pos)
#define SYSCFG_SRAM_CTRL_1_WA_Pos                           (12)
#define SYSCFG_SRAM_CTRL_1_WA_Msk                           (0x7UL << SYSCFG_SRAM_CTRL_1_WA_Pos)
#define SYSCFG_SRAM_CTRL_1_WA                               SYSCFG_SRAM_CTRL_1_WA_Msk
#define SYSCFG_SRAM_CTRL_1_WA_0                             (0x1UL << SYSCFG_SRAM_CTRL_1_WA_Pos)
#define SYSCFG_SRAM_CTRL_1_WA_1                             (0x2UL << SYSCFG_SRAM_CTRL_1_WA_Pos)
#define SYSCFG_SRAM_CTRL_1_WA_2                             (0x4UL << SYSCFG_SRAM_CTRL_1_WA_Pos)
#define SYSCFG_SRAM_CTRL_1_WPULSE_Pos                       (16)
#define SYSCFG_SRAM_CTRL_1_WPULSE_Msk                       (0x7UL << SYSCFG_SRAM_CTRL_1_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_1_WPULSE                           SYSCFG_SRAM_CTRL_1_WPULSE_Msk
#define SYSCFG_SRAM_CTRL_1_WPULSE_0                         (0x1UL << SYSCFG_SRAM_CTRL_1_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_1_WPULSE_1                         (0x2UL << SYSCFG_SRAM_CTRL_1_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_1_WPULSE_2                         (0x4UL << SYSCFG_SRAM_CTRL_1_WPULSE_Pos)

/******************  Bits definition for SYSCFG_SRAM_CTRL_2  ******************/
#define SYSCFG_SRAM_CTRL_2_TEST_Pos                         (0)
#define SYSCFG_SRAM_CTRL_2_TEST_Msk                         (0x1UL << SYSCFG_SRAM_CTRL_2_TEST_Pos)
#define SYSCFG_SRAM_CTRL_2_TEST                             SYSCFG_SRAM_CTRL_2_TEST_Msk
#define SYSCFG_SRAM_CTRL_2_RME_Pos                          (1)
#define SYSCFG_SRAM_CTRL_2_RME_Msk                          (0x1UL << SYSCFG_SRAM_CTRL_2_RME_Pos)
#define SYSCFG_SRAM_CTRL_2_RME                              SYSCFG_SRAM_CTRL_2_RME_Msk
#define SYSCFG_SRAM_CTRL_2_RME1_Pos                         (4)
#define SYSCFG_SRAM_CTRL_2_RME1_Msk                         (0xfUL << SYSCFG_SRAM_CTRL_2_RME1_Pos)
#define SYSCFG_SRAM_CTRL_2_RME1                             SYSCFG_SRAM_CTRL_2_RME1_Msk
#define SYSCFG_SRAM_CTRL_2_RME1_0                           (0x1UL << SYSCFG_SRAM_CTRL_2_RME1_Pos)
#define SYSCFG_SRAM_CTRL_2_RME1_1                           (0x2UL << SYSCFG_SRAM_CTRL_2_RME1_Pos)
#define SYSCFG_SRAM_CTRL_2_RME1_2                           (0x4UL << SYSCFG_SRAM_CTRL_2_RME1_Pos)
#define SYSCFG_SRAM_CTRL_2_RME1_3                           (0x8UL << SYSCFG_SRAM_CTRL_2_RME1_Pos)
#define SYSCFG_SRAM_CTRL_2_RA_Pos                           (8)
#define SYSCFG_SRAM_CTRL_2_RA_Msk                           (0x3UL << SYSCFG_SRAM_CTRL_2_RA_Pos)
#define SYSCFG_SRAM_CTRL_2_RA                               SYSCFG_SRAM_CTRL_2_RA_Msk
#define SYSCFG_SRAM_CTRL_2_RA_0                             (0x1UL << SYSCFG_SRAM_CTRL_2_RA_Pos)
#define SYSCFG_SRAM_CTRL_2_RA_1                             (0x2UL << SYSCFG_SRAM_CTRL_2_RA_Pos)
#define SYSCFG_SRAM_CTRL_2_WA_Pos                           (12)
#define SYSCFG_SRAM_CTRL_2_WA_Msk                           (0x7UL << SYSCFG_SRAM_CTRL_2_WA_Pos)
#define SYSCFG_SRAM_CTRL_2_WA                               SYSCFG_SRAM_CTRL_2_WA_Msk
#define SYSCFG_SRAM_CTRL_2_WA_0                             (0x1UL << SYSCFG_SRAM_CTRL_2_WA_Pos)
#define SYSCFG_SRAM_CTRL_2_WA_1                             (0x2UL << SYSCFG_SRAM_CTRL_2_WA_Pos)
#define SYSCFG_SRAM_CTRL_2_WA_2                             (0x4UL << SYSCFG_SRAM_CTRL_2_WA_Pos)
#define SYSCFG_SRAM_CTRL_2_WPULSE_Pos                       (16)
#define SYSCFG_SRAM_CTRL_2_WPULSE_Msk                       (0x7UL << SYSCFG_SRAM_CTRL_2_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_2_WPULSE                           SYSCFG_SRAM_CTRL_2_WPULSE_Msk
#define SYSCFG_SRAM_CTRL_2_WPULSE_0                         (0x1UL << SYSCFG_SRAM_CTRL_2_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_2_WPULSE_1                         (0x2UL << SYSCFG_SRAM_CTRL_2_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_2_WPULSE_2                         (0x4UL << SYSCFG_SRAM_CTRL_2_WPULSE_Pos)

/******************  Bits definition for SYSCFG_SRAM_CTRL_3  ******************/
#define SYSCFG_SRAM_CTRL_3_TEST_Pos                         (0)
#define SYSCFG_SRAM_CTRL_3_TEST_Msk                         (0x1UL << SYSCFG_SRAM_CTRL_3_TEST_Pos)
#define SYSCFG_SRAM_CTRL_3_TEST                             SYSCFG_SRAM_CTRL_3_TEST_Msk
#define SYSCFG_SRAM_CTRL_3_RME_Pos                          (1)
#define SYSCFG_SRAM_CTRL_3_RME_Msk                          (0x1UL << SYSCFG_SRAM_CTRL_3_RME_Pos)
#define SYSCFG_SRAM_CTRL_3_RME                              SYSCFG_SRAM_CTRL_3_RME_Msk
#define SYSCFG_SRAM_CTRL_3_RME1_Pos                         (4)
#define SYSCFG_SRAM_CTRL_3_RME1_Msk                         (0xfUL << SYSCFG_SRAM_CTRL_3_RME1_Pos)
#define SYSCFG_SRAM_CTRL_3_RME1                             SYSCFG_SRAM_CTRL_3_RME1_Msk
#define SYSCFG_SRAM_CTRL_3_RME1_0                           (0x1UL << SYSCFG_SRAM_CTRL_3_RME1_Pos)
#define SYSCFG_SRAM_CTRL_3_RME1_1                           (0x2UL << SYSCFG_SRAM_CTRL_3_RME1_Pos)
#define SYSCFG_SRAM_CTRL_3_RME1_2                           (0x4UL << SYSCFG_SRAM_CTRL_3_RME1_Pos)
#define SYSCFG_SRAM_CTRL_3_RME1_3                           (0x8UL << SYSCFG_SRAM_CTRL_3_RME1_Pos)
#define SYSCFG_SRAM_CTRL_3_RA_Pos                           (8)
#define SYSCFG_SRAM_CTRL_3_RA_Msk                           (0x3UL << SYSCFG_SRAM_CTRL_3_RA_Pos)
#define SYSCFG_SRAM_CTRL_3_RA                               SYSCFG_SRAM_CTRL_3_RA_Msk
#define SYSCFG_SRAM_CTRL_3_RA_0                             (0x1UL << SYSCFG_SRAM_CTRL_3_RA_Pos)
#define SYSCFG_SRAM_CTRL_3_RA_1                             (0x2UL << SYSCFG_SRAM_CTRL_3_RA_Pos)
#define SYSCFG_SRAM_CTRL_3_WA_Pos                           (12)
#define SYSCFG_SRAM_CTRL_3_WA_Msk                           (0x7UL << SYSCFG_SRAM_CTRL_3_WA_Pos)
#define SYSCFG_SRAM_CTRL_3_WA                               SYSCFG_SRAM_CTRL_3_WA_Msk
#define SYSCFG_SRAM_CTRL_3_WA_0                             (0x1UL << SYSCFG_SRAM_CTRL_3_WA_Pos)
#define SYSCFG_SRAM_CTRL_3_WA_1                             (0x2UL << SYSCFG_SRAM_CTRL_3_WA_Pos)
#define SYSCFG_SRAM_CTRL_3_WA_2                             (0x4UL << SYSCFG_SRAM_CTRL_3_WA_Pos)
#define SYSCFG_SRAM_CTRL_3_WPULSE_Pos                       (16)
#define SYSCFG_SRAM_CTRL_3_WPULSE_Msk                       (0x7UL << SYSCFG_SRAM_CTRL_3_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_3_WPULSE                           SYSCFG_SRAM_CTRL_3_WPULSE_Msk
#define SYSCFG_SRAM_CTRL_3_WPULSE_0                         (0x1UL << SYSCFG_SRAM_CTRL_3_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_3_WPULSE_1                         (0x2UL << SYSCFG_SRAM_CTRL_3_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_3_WPULSE_2                         (0x4UL << SYSCFG_SRAM_CTRL_3_WPULSE_Pos)

/******************  Bits definition for SYSCFG_SRAM_CTRL_4  ******************/
#define SYSCFG_SRAM_CTRL_4_TEST_Pos                         (0)
#define SYSCFG_SRAM_CTRL_4_TEST_Msk                         (0x1UL << SYSCFG_SRAM_CTRL_4_TEST_Pos)
#define SYSCFG_SRAM_CTRL_4_TEST                             SYSCFG_SRAM_CTRL_4_TEST_Msk
#define SYSCFG_SRAM_CTRL_4_RME_Pos                          (1)
#define SYSCFG_SRAM_CTRL_4_RME_Msk                          (0x1UL << SYSCFG_SRAM_CTRL_4_RME_Pos)
#define SYSCFG_SRAM_CTRL_4_RME                              SYSCFG_SRAM_CTRL_4_RME_Msk
#define SYSCFG_SRAM_CTRL_4_RME1_Pos                         (4)
#define SYSCFG_SRAM_CTRL_4_RME1_Msk                         (0xfUL << SYSCFG_SRAM_CTRL_4_RME1_Pos)
#define SYSCFG_SRAM_CTRL_4_RME1                             SYSCFG_SRAM_CTRL_4_RME1_Msk
#define SYSCFG_SRAM_CTRL_4_RME1_0                           (0x1UL << SYSCFG_SRAM_CTRL_4_RME1_Pos)
#define SYSCFG_SRAM_CTRL_4_RME1_1                           (0x2UL << SYSCFG_SRAM_CTRL_4_RME1_Pos)
#define SYSCFG_SRAM_CTRL_4_RME1_2                           (0x4UL << SYSCFG_SRAM_CTRL_4_RME1_Pos)
#define SYSCFG_SRAM_CTRL_4_RME1_3                           (0x8UL << SYSCFG_SRAM_CTRL_4_RME1_Pos)
#define SYSCFG_SRAM_CTRL_4_RA_Pos                           (8)
#define SYSCFG_SRAM_CTRL_4_RA_Msk                           (0x3UL << SYSCFG_SRAM_CTRL_4_RA_Pos)
#define SYSCFG_SRAM_CTRL_4_RA                               SYSCFG_SRAM_CTRL_4_RA_Msk
#define SYSCFG_SRAM_CTRL_4_RA_0                             (0x1UL << SYSCFG_SRAM_CTRL_4_RA_Pos)
#define SYSCFG_SRAM_CTRL_4_RA_1                             (0x2UL << SYSCFG_SRAM_CTRL_4_RA_Pos)
#define SYSCFG_SRAM_CTRL_4_WA_Pos                           (12)
#define SYSCFG_SRAM_CTRL_4_WA_Msk                           (0x7UL << SYSCFG_SRAM_CTRL_4_WA_Pos)
#define SYSCFG_SRAM_CTRL_4_WA                               SYSCFG_SRAM_CTRL_4_WA_Msk
#define SYSCFG_SRAM_CTRL_4_WA_0                             (0x1UL << SYSCFG_SRAM_CTRL_4_WA_Pos)
#define SYSCFG_SRAM_CTRL_4_WA_1                             (0x2UL << SYSCFG_SRAM_CTRL_4_WA_Pos)
#define SYSCFG_SRAM_CTRL_4_WA_2                             (0x4UL << SYSCFG_SRAM_CTRL_4_WA_Pos)
#define SYSCFG_SRAM_CTRL_4_WPULSE_Pos                       (16)
#define SYSCFG_SRAM_CTRL_4_WPULSE_Msk                       (0x7UL << SYSCFG_SRAM_CTRL_4_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_4_WPULSE                           SYSCFG_SRAM_CTRL_4_WPULSE_Msk
#define SYSCFG_SRAM_CTRL_4_WPULSE_0                         (0x1UL << SYSCFG_SRAM_CTRL_4_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_4_WPULSE_1                         (0x2UL << SYSCFG_SRAM_CTRL_4_WPULSE_Pos)
#define SYSCFG_SRAM_CTRL_4_WPULSE_2                         (0x4UL << SYSCFG_SRAM_CTRL_4_WPULSE_Pos)

/*****************  Bits definition for SYSCFG_SRAM_CTRL_PD  ******************/
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_1_Pos                    (0)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_1_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_LSLEEP_1_Pos)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_1                        SYSCFG_SRAM_CTRL_PD_LSLEEP_1_Msk
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_1_Pos                    (1)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_1_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_DSLEEP_1_Pos)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_1                        SYSCFG_SRAM_CTRL_PD_DSLEEP_1_Msk
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_1_Pos                  (2)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_1_Msk                  (0x1UL << SYSCFG_SRAM_CTRL_PD_SHUTDOWN_1_Pos)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_1                      SYSCFG_SRAM_CTRL_PD_SHUTDOWN_1_Msk
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_2_Pos                    (8)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_2_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_LSLEEP_2_Pos)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_2                        SYSCFG_SRAM_CTRL_PD_LSLEEP_2_Msk
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_2_Pos                    (9)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_2_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_DSLEEP_2_Pos)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_2                        SYSCFG_SRAM_CTRL_PD_DSLEEP_2_Msk
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_2_Pos                  (10)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_2_Msk                  (0x1UL << SYSCFG_SRAM_CTRL_PD_SHUTDOWN_2_Pos)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_2                      SYSCFG_SRAM_CTRL_PD_SHUTDOWN_2_Msk
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_3_Pos                    (16)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_3_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_LSLEEP_3_Pos)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_3                        SYSCFG_SRAM_CTRL_PD_LSLEEP_3_Msk
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_3_Pos                    (17)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_3_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_DSLEEP_3_Pos)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_3                        SYSCFG_SRAM_CTRL_PD_DSLEEP_3_Msk
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_3_Pos                  (18)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_3_Msk                  (0x1UL << SYSCFG_SRAM_CTRL_PD_SHUTDOWN_3_Pos)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_3                      SYSCFG_SRAM_CTRL_PD_SHUTDOWN_3_Msk
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_4_Pos                    (24)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_4_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_LSLEEP_4_Pos)
#define SYSCFG_SRAM_CTRL_PD_LSLEEP_4                        SYSCFG_SRAM_CTRL_PD_LSLEEP_4_Msk
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_4_Pos                    (25)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_4_Msk                    (0x1UL << SYSCFG_SRAM_CTRL_PD_DSLEEP_4_Pos)
#define SYSCFG_SRAM_CTRL_PD_DSLEEP_4                        SYSCFG_SRAM_CTRL_PD_DSLEEP_4_Msk
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_4_Pos                  (26)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_4_Msk                  (0x1UL << SYSCFG_SRAM_CTRL_PD_SHUTDOWN_4_Pos)
#define SYSCFG_SRAM_CTRL_PD_SHUTDOWN_4                      SYSCFG_SRAM_CTRL_PD_SHUTDOWN_4_Msk

/*****************  Bits definition for SYSCFG_SRAM_CTRL_WM  ******************/
#define SYSCFG_SRAM_CTRL_WM_BITMASK_Pos                     (0)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_Msk                     (0xffffffffUL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK                         SYSCFG_SRAM_CTRL_WM_BITMASK_Msk
#define SYSCFG_SRAM_CTRL_WM_BITMASK_0                       (0x1UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_1                       (0x2UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_2                       (0x4UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_3                       (0x8UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_4                       (0x10UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_5                       (0x20UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_6                       (0x40UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_7                       (0x80UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_8                       (0x100UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_9                       (0x200UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_10                      (0x400UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_11                      (0x800UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_12                      (0x1000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_13                      (0x2000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_14                      (0x4000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_15                      (0x8000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_16                      (0x10000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_17                      (0x20000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_18                      (0x40000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_19                      (0x80000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_20                      (0x100000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_21                      (0x200000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_22                      (0x400000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_23                      (0x800000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_24                      (0x1000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_25                      (0x2000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_26                      (0x4000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_27                      (0x8000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_28                      (0x10000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_29                      (0x20000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_30                      (0x40000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)
#define SYSCFG_SRAM_CTRL_WM_BITMASK_31                      (0x80000000UL << SYSCFG_SRAM_CTRL_WM_BITMASK_Pos)

/********************  Bits definition for SYSCFG_SYS_CFG  ********************/
#define SYSCFG_SYS_CFG_SPI1_MODE_Pos                        (0)
#define SYSCFG_SYS_CFG_SPI1_MODE_Msk                        (0x1UL << SYSCFG_SYS_CFG_SPI1_MODE_Pos)
#define SYSCFG_SYS_CFG_SPI1_MODE                            SYSCFG_SYS_CFG_SPI1_MODE_Msk
#define SYSCFG_SYS_CFG_SPI2_MODE_Pos                        (1)
#define SYSCFG_SYS_CFG_SPI2_MODE_Msk                        (0x1UL << SYSCFG_SYS_CFG_SPI2_MODE_Pos)
#define SYSCFG_SYS_CFG_SPI2_MODE                            SYSCFG_SYS_CFG_SPI2_MODE_Msk
#define SYSCFG_SYS_CFG_HDIV_EN_Pos                          (3)
#define SYSCFG_SYS_CFG_HDIV_EN_Msk                          (0x1UL << SYSCFG_SYS_CFG_HDIV_EN_Pos)
#define SYSCFG_SYS_CFG_HDIV_EN                              SYSCFG_SYS_CFG_HDIV_EN_Msk
#define SYSCFG_SYS_CFG_UART1_MODE_Pos                       (8)
#define SYSCFG_SYS_CFG_UART1_MODE_Msk                       (0x1UL << SYSCFG_SYS_CFG_UART1_MODE_Pos)
#define SYSCFG_SYS_CFG_UART1_MODE                           SYSCFG_SYS_CFG_UART1_MODE_Msk
#define SYSCFG_SYS_CFG_UART2_MODE_Pos                       (9)
#define SYSCFG_SYS_CFG_UART2_MODE_Msk                       (0x1UL << SYSCFG_SYS_CFG_UART2_MODE_Pos)
#define SYSCFG_SYS_CFG_UART2_MODE                           SYSCFG_SYS_CFG_UART2_MODE_Msk
#define SYSCFG_SYS_CFG_UART3_MODE_Pos                       (10)
#define SYSCFG_SYS_CFG_UART3_MODE_Msk                       (0x1UL << SYSCFG_SYS_CFG_UART3_MODE_Pos)
#define SYSCFG_SYS_CFG_UART3_MODE                           SYSCFG_SYS_CFG_UART3_MODE_Msk
#define SYSCFG_SYS_CFG_UART4_MODE_Pos                       (11)
#define SYSCFG_SYS_CFG_UART4_MODE_Msk                       (0x1UL << SYSCFG_SYS_CFG_UART4_MODE_Pos)
#define SYSCFG_SYS_CFG_UART4_MODE                           SYSCFG_SYS_CFG_UART4_MODE_Msk
#define SYSCFG_SYS_CFG_SPI1_TXDA_Pos                        (16)
#define SYSCFG_SYS_CFG_SPI1_TXDA_Msk                        (0x3UL << SYSCFG_SYS_CFG_SPI1_TXDA_Pos)
#define SYSCFG_SYS_CFG_SPI1_TXDA                            SYSCFG_SYS_CFG_SPI1_TXDA_Msk
#define SYSCFG_SYS_CFG_SPI1_TXDA_0                          (0x1UL << SYSCFG_SYS_CFG_SPI1_TXDA_Pos)
#define SYSCFG_SYS_CFG_SPI1_TXDA_1                          (0x2UL << SYSCFG_SYS_CFG_SPI1_TXDA_Pos)
#define SYSCFG_SYS_CFG_SPI1_RXDA_Pos                        (18)
#define SYSCFG_SYS_CFG_SPI1_RXDA_Msk                        (0x3UL << SYSCFG_SYS_CFG_SPI1_RXDA_Pos)
#define SYSCFG_SYS_CFG_SPI1_RXDA                            SYSCFG_SYS_CFG_SPI1_RXDA_Msk
#define SYSCFG_SYS_CFG_SPI1_RXDA_0                          (0x1UL << SYSCFG_SYS_CFG_SPI1_RXDA_Pos)
#define SYSCFG_SYS_CFG_SPI1_RXDA_1                          (0x2UL << SYSCFG_SYS_CFG_SPI1_RXDA_Pos)
#define SYSCFG_SYS_CFG_I2C1_TXDA_Pos                        (20)
#define SYSCFG_SYS_CFG_I2C1_TXDA_Msk                        (0x3UL << SYSCFG_SYS_CFG_I2C1_TXDA_Pos)
#define SYSCFG_SYS_CFG_I2C1_TXDA                            SYSCFG_SYS_CFG_I2C1_TXDA_Msk
#define SYSCFG_SYS_CFG_I2C1_TXDA_0                          (0x1UL << SYSCFG_SYS_CFG_I2C1_TXDA_Pos)
#define SYSCFG_SYS_CFG_I2C1_TXDA_1                          (0x2UL << SYSCFG_SYS_CFG_I2C1_TXDA_Pos)
#define SYSCFG_SYS_CFG_I2C1_RXDA_Pos                        (22)
#define SYSCFG_SYS_CFG_I2C1_RXDA_Msk                        (0x3UL << SYSCFG_SYS_CFG_I2C1_RXDA_Pos)
#define SYSCFG_SYS_CFG_I2C1_RXDA                            SYSCFG_SYS_CFG_I2C1_RXDA_Msk
#define SYSCFG_SYS_CFG_I2C1_RXDA_0                          (0x1UL << SYSCFG_SYS_CFG_I2C1_RXDA_Pos)
#define SYSCFG_SYS_CFG_I2C1_RXDA_1                          (0x2UL << SYSCFG_SYS_CFG_I2C1_RXDA_Pos)
#define SYSCFG_SYS_CFG_SPI2_TXDA_Pos                        (24)
#define SYSCFG_SYS_CFG_SPI2_TXDA_Msk                        (0x3UL << SYSCFG_SYS_CFG_SPI2_TXDA_Pos)
#define SYSCFG_SYS_CFG_SPI2_TXDA                            SYSCFG_SYS_CFG_SPI2_TXDA_Msk
#define SYSCFG_SYS_CFG_SPI2_TXDA_0                          (0x1UL << SYSCFG_SYS_CFG_SPI2_TXDA_Pos)
#define SYSCFG_SYS_CFG_SPI2_TXDA_1                          (0x2UL << SYSCFG_SYS_CFG_SPI2_TXDA_Pos)
#define SYSCFG_SYS_CFG_SPI2_RXDA_Pos                        (26)
#define SYSCFG_SYS_CFG_SPI2_RXDA_Msk                        (0x3UL << SYSCFG_SYS_CFG_SPI2_RXDA_Pos)
#define SYSCFG_SYS_CFG_SPI2_RXDA                            SYSCFG_SYS_CFG_SPI2_RXDA_Msk
#define SYSCFG_SYS_CFG_SPI2_RXDA_0                          (0x1UL << SYSCFG_SYS_CFG_SPI2_RXDA_Pos)
#define SYSCFG_SYS_CFG_SPI2_RXDA_1                          (0x2UL << SYSCFG_SYS_CFG_SPI2_RXDA_Pos)
#define SYSCFG_SYS_CFG_BOOT_MODE_Pos                        (28)
#define SYSCFG_SYS_CFG_BOOT_MODE_Msk                        (0x3UL << SYSCFG_SYS_CFG_BOOT_MODE_Pos)
#define SYSCFG_SYS_CFG_BOOT_MODE                            SYSCFG_SYS_CFG_BOOT_MODE_Msk
#define SYSCFG_SYS_CFG_BOOT_MODE_0                          (0x1UL << SYSCFG_SYS_CFG_BOOT_MODE_Pos)
#define SYSCFG_SYS_CFG_BOOT_MODE_1                          (0x2UL << SYSCFG_SYS_CFG_BOOT_MODE_Pos)
#define SYSCFG_SYS_CFG_FLASHDMA_Pos                         (30)
#define SYSCFG_SYS_CFG_FLASHDMA_Msk                         (0x1UL << SYSCFG_SYS_CFG_FLASHDMA_Pos)
#define SYSCFG_SYS_CFG_FLASHDMA                             SYSCFG_SYS_CFG_FLASHDMA_Msk
#define SYSCFG_SYS_CFG_BOOTCTRL_Pos                         (31)
#define SYSCFG_SYS_CFG_BOOTCTRL_Msk                         (0x1UL << SYSCFG_SYS_CFG_BOOTCTRL_Pos)
#define SYSCFG_SYS_CFG_BOOTCTRL                             SYSCFG_SYS_CFG_BOOTCTRL_Msk

/*******************  Bits definition for SYSCFG_IRQ_CFG_1  *******************/
#define SYSCFG_IRQ_CFG_IRQ_0_Pos                            (0)
#define SYSCFG_IRQ_CFG_IRQ_0_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_0_Pos)
#define SYSCFG_IRQ_CFG_IRQ_0                                SYSCFG_IRQ_CFG_IRQ_0_Msk
#define SYSCFG_IRQ_CFG_IRQ_1_Pos                            (1)
#define SYSCFG_IRQ_CFG_IRQ_1_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_1_Pos)
#define SYSCFG_IRQ_CFG_IRQ_1                                SYSCFG_IRQ_CFG_IRQ_1_Msk
#define SYSCFG_IRQ_CFG_IRQ_2_Pos                            (2)
#define SYSCFG_IRQ_CFG_IRQ_2_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_2_Pos)
#define SYSCFG_IRQ_CFG_IRQ_2                                SYSCFG_IRQ_CFG_IRQ_2_Msk
#define SYSCFG_IRQ_CFG_IRQ_3_Pos                            (3)
#define SYSCFG_IRQ_CFG_IRQ_3_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_3_Pos)
#define SYSCFG_IRQ_CFG_IRQ_3                                SYSCFG_IRQ_CFG_IRQ_3_Msk
#define SYSCFG_IRQ_CFG_IRQ_4_Pos                            (4)
#define SYSCFG_IRQ_CFG_IRQ_4_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_4_Pos)
#define SYSCFG_IRQ_CFG_IRQ_4                                SYSCFG_IRQ_CFG_IRQ_4_Msk
#define SYSCFG_IRQ_CFG_IRQ_5_Pos                            (5)
#define SYSCFG_IRQ_CFG_IRQ_5_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_5_Pos)
#define SYSCFG_IRQ_CFG_IRQ_5                                SYSCFG_IRQ_CFG_IRQ_5_Msk
#define SYSCFG_IRQ_CFG_IRQ_6_Pos                            (6)
#define SYSCFG_IRQ_CFG_IRQ_6_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_6_Pos)
#define SYSCFG_IRQ_CFG_IRQ_6                                SYSCFG_IRQ_CFG_IRQ_6_Msk
#define SYSCFG_IRQ_CFG_IRQ_7_Pos                            (7)
#define SYSCFG_IRQ_CFG_IRQ_7_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_7_Pos)
#define SYSCFG_IRQ_CFG_IRQ_7                                SYSCFG_IRQ_CFG_IRQ_7_Msk
#define SYSCFG_IRQ_CFG_IRQ_8_Pos                            (8)
#define SYSCFG_IRQ_CFG_IRQ_8_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_8_Pos)
#define SYSCFG_IRQ_CFG_IRQ_8                                SYSCFG_IRQ_CFG_IRQ_8_Msk
#define SYSCFG_IRQ_CFG_IRQ_9_Pos                            (9)
#define SYSCFG_IRQ_CFG_IRQ_9_Msk                            (0x1UL << SYSCFG_IRQ_CFG_IRQ_9_Pos)
#define SYSCFG_IRQ_CFG_IRQ_9                                SYSCFG_IRQ_CFG_IRQ_9_Msk
#define SYSCFG_IRQ_CFG_IRQ_10_Pos                           (10)
#define SYSCFG_IRQ_CFG_IRQ_10_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_10_Pos)
#define SYSCFG_IRQ_CFG_IRQ_10                               SYSCFG_IRQ_CFG_IRQ_10_Msk
#define SYSCFG_IRQ_CFG_IRQ_11_Pos                           (11)
#define SYSCFG_IRQ_CFG_IRQ_11_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_11_Pos)
#define SYSCFG_IRQ_CFG_IRQ_11                               SYSCFG_IRQ_CFG_IRQ_11_Msk
#define SYSCFG_IRQ_CFG_IRQ_12_Pos                           (12)
#define SYSCFG_IRQ_CFG_IRQ_12_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_12_Pos)
#define SYSCFG_IRQ_CFG_IRQ_12                               SYSCFG_IRQ_CFG_IRQ_12_Msk
#define SYSCFG_IRQ_CFG_IRQ_13_Pos                           (13)
#define SYSCFG_IRQ_CFG_IRQ_13_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_13_Pos)
#define SYSCFG_IRQ_CFG_IRQ_13                               SYSCFG_IRQ_CFG_IRQ_13_Msk
#define SYSCFG_IRQ_CFG_IRQ_14_Pos                           (14)
#define SYSCFG_IRQ_CFG_IRQ_14_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_14_Pos)
#define SYSCFG_IRQ_CFG_IRQ_14                               SYSCFG_IRQ_CFG_IRQ_14_Msk
#define SYSCFG_IRQ_CFG_IRQ_15_Pos                           (15)
#define SYSCFG_IRQ_CFG_IRQ_15_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_15_Pos)
#define SYSCFG_IRQ_CFG_IRQ_15                               SYSCFG_IRQ_CFG_IRQ_15_Msk
#define SYSCFG_IRQ_CFG_IRQ_16_Pos                           (16)
#define SYSCFG_IRQ_CFG_IRQ_16_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_16_Pos)
#define SYSCFG_IRQ_CFG_IRQ_16                               SYSCFG_IRQ_CFG_IRQ_16_Msk
#define SYSCFG_IRQ_CFG_IRQ_17_Pos                           (17)
#define SYSCFG_IRQ_CFG_IRQ_17_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_17_Pos)
#define SYSCFG_IRQ_CFG_IRQ_17                               SYSCFG_IRQ_CFG_IRQ_17_Msk
#define SYSCFG_IRQ_CFG_IRQ_18_Pos                           (18)
#define SYSCFG_IRQ_CFG_IRQ_18_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_18_Pos)
#define SYSCFG_IRQ_CFG_IRQ_18                               SYSCFG_IRQ_CFG_IRQ_18_Msk
#define SYSCFG_IRQ_CFG_IRQ_19_Pos                           (19)
#define SYSCFG_IRQ_CFG_IRQ_19_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_19_Pos)
#define SYSCFG_IRQ_CFG_IRQ_19                               SYSCFG_IRQ_CFG_IRQ_19_Msk
#define SYSCFG_IRQ_CFG_IRQ_20_Pos                           (20)
#define SYSCFG_IRQ_CFG_IRQ_20_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_20_Pos)
#define SYSCFG_IRQ_CFG_IRQ_20                               SYSCFG_IRQ_CFG_IRQ_20_Msk
#define SYSCFG_IRQ_CFG_IRQ_21_Pos                           (21)
#define SYSCFG_IRQ_CFG_IRQ_21_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_21_Pos)
#define SYSCFG_IRQ_CFG_IRQ_21                               SYSCFG_IRQ_CFG_IRQ_21_Msk
#define SYSCFG_IRQ_CFG_IRQ_22_Pos                           (22)
#define SYSCFG_IRQ_CFG_IRQ_22_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_22_Pos)
#define SYSCFG_IRQ_CFG_IRQ_22                               SYSCFG_IRQ_CFG_IRQ_22_Msk
#define SYSCFG_IRQ_CFG_IRQ_23_Pos                           (23)
#define SYSCFG_IRQ_CFG_IRQ_23_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_23_Pos)
#define SYSCFG_IRQ_CFG_IRQ_23                               SYSCFG_IRQ_CFG_IRQ_23_Msk
#define SYSCFG_IRQ_CFG_IRQ_24_Pos                           (24)
#define SYSCFG_IRQ_CFG_IRQ_24_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_24_Pos)
#define SYSCFG_IRQ_CFG_IRQ_24                               SYSCFG_IRQ_CFG_IRQ_24_Msk
#define SYSCFG_IRQ_CFG_IRQ_25_Pos                           (25)
#define SYSCFG_IRQ_CFG_IRQ_25_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_25_Pos)
#define SYSCFG_IRQ_CFG_IRQ_25                               SYSCFG_IRQ_CFG_IRQ_25_Msk
#define SYSCFG_IRQ_CFG_IRQ_26_Pos                           (26)
#define SYSCFG_IRQ_CFG_IRQ_26_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_26_Pos)
#define SYSCFG_IRQ_CFG_IRQ_26                               SYSCFG_IRQ_CFG_IRQ_26_Msk
#define SYSCFG_IRQ_CFG_IRQ_27_Pos                           (27)
#define SYSCFG_IRQ_CFG_IRQ_27_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_27_Pos)
#define SYSCFG_IRQ_CFG_IRQ_27                               SYSCFG_IRQ_CFG_IRQ_27_Msk
#define SYSCFG_IRQ_CFG_IRQ_28_Pos                           (28)
#define SYSCFG_IRQ_CFG_IRQ_28_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_28_Pos)
#define SYSCFG_IRQ_CFG_IRQ_28                               SYSCFG_IRQ_CFG_IRQ_28_Msk
#define SYSCFG_IRQ_CFG_IRQ_29_Pos                           (29)
#define SYSCFG_IRQ_CFG_IRQ_29_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_29_Pos)
#define SYSCFG_IRQ_CFG_IRQ_29                               SYSCFG_IRQ_CFG_IRQ_29_Msk
#define SYSCFG_IRQ_CFG_IRQ_30_Pos                           (30)
#define SYSCFG_IRQ_CFG_IRQ_30_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_30_Pos)
#define SYSCFG_IRQ_CFG_IRQ_30                               SYSCFG_IRQ_CFG_IRQ_30_Msk
#define SYSCFG_IRQ_CFG_IRQ_31_Pos                           (31)
#define SYSCFG_IRQ_CFG_IRQ_31_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_31_Pos)
#define SYSCFG_IRQ_CFG_IRQ_31                               SYSCFG_IRQ_CFG_IRQ_31_Msk

/*******************  Bits definition for SYSCFG_IRQ_CFG_2  *******************/
#define SYSCFG_IRQ_CFG_IRQ_32_Pos                           (0)
#define SYSCFG_IRQ_CFG_IRQ_32_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_32_Pos)
#define SYSCFG_IRQ_CFG_IRQ_32                               SYSCFG_IRQ_CFG_IRQ_32_Msk
#define SYSCFG_IRQ_CFG_IRQ_33_Pos                           (1)
#define SYSCFG_IRQ_CFG_IRQ_33_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_33_Pos)
#define SYSCFG_IRQ_CFG_IRQ_33                               SYSCFG_IRQ_CFG_IRQ_33_Msk
#define SYSCFG_IRQ_CFG_IRQ_34_Pos                           (2)
#define SYSCFG_IRQ_CFG_IRQ_34_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_34_Pos)
#define SYSCFG_IRQ_CFG_IRQ_34                               SYSCFG_IRQ_CFG_IRQ_34_Msk
#define SYSCFG_IRQ_CFG_IRQ_35_Pos                           (3)
#define SYSCFG_IRQ_CFG_IRQ_35_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_35_Pos)
#define SYSCFG_IRQ_CFG_IRQ_35                               SYSCFG_IRQ_CFG_IRQ_35_Msk
#define SYSCFG_IRQ_CFG_IRQ_36_Pos                           (4)
#define SYSCFG_IRQ_CFG_IRQ_36_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_36_Pos)
#define SYSCFG_IRQ_CFG_IRQ_36                               SYSCFG_IRQ_CFG_IRQ_36_Msk
#define SYSCFG_IRQ_CFG_IRQ_37_Pos                           (5)
#define SYSCFG_IRQ_CFG_IRQ_37_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_37_Pos)
#define SYSCFG_IRQ_CFG_IRQ_37                               SYSCFG_IRQ_CFG_IRQ_37_Msk
#define SYSCFG_IRQ_CFG_IRQ_38_Pos                           (6)
#define SYSCFG_IRQ_CFG_IRQ_38_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_38_Pos)
#define SYSCFG_IRQ_CFG_IRQ_38                               SYSCFG_IRQ_CFG_IRQ_38_Msk
#define SYSCFG_IRQ_CFG_IRQ_39_Pos                           (7)
#define SYSCFG_IRQ_CFG_IRQ_39_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_39_Pos)
#define SYSCFG_IRQ_CFG_IRQ_39                               SYSCFG_IRQ_CFG_IRQ_39_Msk
#define SYSCFG_IRQ_CFG_IRQ_40_Pos                           (8)
#define SYSCFG_IRQ_CFG_IRQ_40_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_40_Pos)
#define SYSCFG_IRQ_CFG_IRQ_40                               SYSCFG_IRQ_CFG_IRQ_40_Msk
#define SYSCFG_IRQ_CFG_IRQ_41_Pos                           (9)
#define SYSCFG_IRQ_CFG_IRQ_41_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_41_Pos)
#define SYSCFG_IRQ_CFG_IRQ_41                               SYSCFG_IRQ_CFG_IRQ_41_Msk
#define SYSCFG_IRQ_CFG_IRQ_42_Pos                           (10)
#define SYSCFG_IRQ_CFG_IRQ_42_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_42_Pos)
#define SYSCFG_IRQ_CFG_IRQ_42                               SYSCFG_IRQ_CFG_IRQ_42_Msk
#define SYSCFG_IRQ_CFG_IRQ_43_Pos                           (11)
#define SYSCFG_IRQ_CFG_IRQ_43_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_43_Pos)
#define SYSCFG_IRQ_CFG_IRQ_43                               SYSCFG_IRQ_CFG_IRQ_43_Msk
#define SYSCFG_IRQ_CFG_IRQ_44_Pos                           (12)
#define SYSCFG_IRQ_CFG_IRQ_44_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_44_Pos)
#define SYSCFG_IRQ_CFG_IRQ_44                               SYSCFG_IRQ_CFG_IRQ_44_Msk
#define SYSCFG_IRQ_CFG_IRQ_45_Pos                           (13)
#define SYSCFG_IRQ_CFG_IRQ_45_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_45_Pos)
#define SYSCFG_IRQ_CFG_IRQ_45                               SYSCFG_IRQ_CFG_IRQ_45_Msk
#define SYSCFG_IRQ_CFG_IRQ_46_Pos                           (14)
#define SYSCFG_IRQ_CFG_IRQ_46_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_46_Pos)
#define SYSCFG_IRQ_CFG_IRQ_46                               SYSCFG_IRQ_CFG_IRQ_46_Msk
#define SYSCFG_IRQ_CFG_IRQ_47_Pos                           (15)
#define SYSCFG_IRQ_CFG_IRQ_47_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_47_Pos)
#define SYSCFG_IRQ_CFG_IRQ_47                               SYSCFG_IRQ_CFG_IRQ_47_Msk
#define SYSCFG_IRQ_CFG_IRQ_48_Pos                           (16)
#define SYSCFG_IRQ_CFG_IRQ_48_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_48_Pos)
#define SYSCFG_IRQ_CFG_IRQ_48                               SYSCFG_IRQ_CFG_IRQ_48_Msk
#define SYSCFG_IRQ_CFG_IRQ_49_Pos                           (17)
#define SYSCFG_IRQ_CFG_IRQ_49_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_49_Pos)
#define SYSCFG_IRQ_CFG_IRQ_49                               SYSCFG_IRQ_CFG_IRQ_49_Msk
#define SYSCFG_IRQ_CFG_IRQ_50_Pos                           (18)
#define SYSCFG_IRQ_CFG_IRQ_50_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_50_Pos)
#define SYSCFG_IRQ_CFG_IRQ_50                               SYSCFG_IRQ_CFG_IRQ_50_Msk
#define SYSCFG_IRQ_CFG_IRQ_51_Pos                           (19)
#define SYSCFG_IRQ_CFG_IRQ_51_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_51_Pos)
#define SYSCFG_IRQ_CFG_IRQ_51                               SYSCFG_IRQ_CFG_IRQ_51_Msk
#define SYSCFG_IRQ_CFG_IRQ_52_Pos                           (20)
#define SYSCFG_IRQ_CFG_IRQ_52_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_52_Pos)
#define SYSCFG_IRQ_CFG_IRQ_52                               SYSCFG_IRQ_CFG_IRQ_52_Msk
#define SYSCFG_IRQ_CFG_IRQ_53_Pos                           (21)
#define SYSCFG_IRQ_CFG_IRQ_53_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_53_Pos)
#define SYSCFG_IRQ_CFG_IRQ_53                               SYSCFG_IRQ_CFG_IRQ_53_Msk
#define SYSCFG_IRQ_CFG_IRQ_54_Pos                           (22)
#define SYSCFG_IRQ_CFG_IRQ_54_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_54_Pos)
#define SYSCFG_IRQ_CFG_IRQ_54                               SYSCFG_IRQ_CFG_IRQ_54_Msk
#define SYSCFG_IRQ_CFG_IRQ_55_Pos                           (23)
#define SYSCFG_IRQ_CFG_IRQ_55_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_55_Pos)
#define SYSCFG_IRQ_CFG_IRQ_55                               SYSCFG_IRQ_CFG_IRQ_55_Msk
#define SYSCFG_IRQ_CFG_IRQ_56_Pos                           (24)
#define SYSCFG_IRQ_CFG_IRQ_56_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_56_Pos)
#define SYSCFG_IRQ_CFG_IRQ_56                               SYSCFG_IRQ_CFG_IRQ_56_Msk
#define SYSCFG_IRQ_CFG_IRQ_57_Pos                           (25)
#define SYSCFG_IRQ_CFG_IRQ_57_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_57_Pos)
#define SYSCFG_IRQ_CFG_IRQ_57                               SYSCFG_IRQ_CFG_IRQ_57_Msk
#define SYSCFG_IRQ_CFG_IRQ_58_Pos                           (26)
#define SYSCFG_IRQ_CFG_IRQ_58_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_58_Pos)
#define SYSCFG_IRQ_CFG_IRQ_58                               SYSCFG_IRQ_CFG_IRQ_58_Msk
#define SYSCFG_IRQ_CFG_IRQ_59_Pos                           (27)
#define SYSCFG_IRQ_CFG_IRQ_59_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_59_Pos)
#define SYSCFG_IRQ_CFG_IRQ_59                               SYSCFG_IRQ_CFG_IRQ_59_Msk
#define SYSCFG_IRQ_CFG_IRQ_60_Pos                           (28)
#define SYSCFG_IRQ_CFG_IRQ_60_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_60_Pos)
#define SYSCFG_IRQ_CFG_IRQ_60                               SYSCFG_IRQ_CFG_IRQ_60_Msk
#define SYSCFG_IRQ_CFG_IRQ_61_Pos                           (29)
#define SYSCFG_IRQ_CFG_IRQ_61_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_61_Pos)
#define SYSCFG_IRQ_CFG_IRQ_61                               SYSCFG_IRQ_CFG_IRQ_61_Msk
#define SYSCFG_IRQ_CFG_IRQ_62_Pos                           (30)
#define SYSCFG_IRQ_CFG_IRQ_62_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_62_Pos)
#define SYSCFG_IRQ_CFG_IRQ_62                               SYSCFG_IRQ_CFG_IRQ_62_Msk
#define SYSCFG_IRQ_CFG_IRQ_63_Pos                           (31)
#define SYSCFG_IRQ_CFG_IRQ_63_Msk                           (0x1UL << SYSCFG_IRQ_CFG_IRQ_63_Pos)
#define SYSCFG_IRQ_CFG_IRQ_63                               SYSCFG_IRQ_CFG_IRQ_63_Msk

/********************  Bits definition for SYSCFG_DMA_CFG  ********************/
#define SYSCFG_DMA_CFG_HWCH0_Pos                            (0)
#define SYSCFG_DMA_CFG_HWCH0_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH0_Pos)
#define SYSCFG_DMA_CFG_HWCH0                                SYSCFG_DMA_CFG_HWCH0_Msk
#define SYSCFG_DMA_CFG_HWCH0_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH0_Pos)
#define SYSCFG_DMA_CFG_HWCH0_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH0_Pos)
#define SYSCFG_DMA_CFG_HWCH1_Pos                            (2)
#define SYSCFG_DMA_CFG_HWCH1_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH1_Pos)
#define SYSCFG_DMA_CFG_HWCH1                                SYSCFG_DMA_CFG_HWCH1_Msk
#define SYSCFG_DMA_CFG_HWCH1_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH1_Pos)
#define SYSCFG_DMA_CFG_HWCH1_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH1_Pos)
#define SYSCFG_DMA_CFG_HWCH2_Pos                            (4)
#define SYSCFG_DMA_CFG_HWCH2_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH2_Pos)
#define SYSCFG_DMA_CFG_HWCH2                                SYSCFG_DMA_CFG_HWCH2_Msk
#define SYSCFG_DMA_CFG_HWCH2_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH2_Pos)
#define SYSCFG_DMA_CFG_HWCH2_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH2_Pos)
#define SYSCFG_DMA_CFG_HWCH3_Pos                            (6)
#define SYSCFG_DMA_CFG_HWCH3_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH3_Pos)
#define SYSCFG_DMA_CFG_HWCH3                                SYSCFG_DMA_CFG_HWCH3_Msk
#define SYSCFG_DMA_CFG_HWCH3_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH3_Pos)
#define SYSCFG_DMA_CFG_HWCH3_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH3_Pos)
#define SYSCFG_DMA_CFG_HWCH4_Pos                            (8)
#define SYSCFG_DMA_CFG_HWCH4_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH4_Pos)
#define SYSCFG_DMA_CFG_HWCH4                                SYSCFG_DMA_CFG_HWCH4_Msk
#define SYSCFG_DMA_CFG_HWCH4_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH4_Pos)
#define SYSCFG_DMA_CFG_HWCH4_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH4_Pos)
#define SYSCFG_DMA_CFG_HWCH5_Pos                            (10)
#define SYSCFG_DMA_CFG_HWCH5_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH5_Pos)
#define SYSCFG_DMA_CFG_HWCH5                                SYSCFG_DMA_CFG_HWCH5_Msk
#define SYSCFG_DMA_CFG_HWCH5_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH5_Pos)
#define SYSCFG_DMA_CFG_HWCH5_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH5_Pos)
#define SYSCFG_DMA_CFG_HWCH6_Pos                            (12)
#define SYSCFG_DMA_CFG_HWCH6_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH6_Pos)
#define SYSCFG_DMA_CFG_HWCH6                                SYSCFG_DMA_CFG_HWCH6_Msk
#define SYSCFG_DMA_CFG_HWCH6_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH6_Pos)
#define SYSCFG_DMA_CFG_HWCH6_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH6_Pos)
#define SYSCFG_DMA_CFG_HWCH7_Pos                            (14)
#define SYSCFG_DMA_CFG_HWCH7_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH7_Pos)
#define SYSCFG_DMA_CFG_HWCH7                                SYSCFG_DMA_CFG_HWCH7_Msk
#define SYSCFG_DMA_CFG_HWCH7_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH7_Pos)
#define SYSCFG_DMA_CFG_HWCH7_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH7_Pos)
#define SYSCFG_DMA_CFG_HWCH8_Pos                            (16)
#define SYSCFG_DMA_CFG_HWCH8_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH8_Pos)
#define SYSCFG_DMA_CFG_HWCH8                                SYSCFG_DMA_CFG_HWCH8_Msk
#define SYSCFG_DMA_CFG_HWCH8_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH8_Pos)
#define SYSCFG_DMA_CFG_HWCH8_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH8_Pos)
#define SYSCFG_DMA_CFG_HWCH9_Pos                            (18)
#define SYSCFG_DMA_CFG_HWCH9_Msk                            (0x3UL << SYSCFG_DMA_CFG_HWCH9_Pos)
#define SYSCFG_DMA_CFG_HWCH9                                SYSCFG_DMA_CFG_HWCH9_Msk
#define SYSCFG_DMA_CFG_HWCH9_0                              (0x1UL << SYSCFG_DMA_CFG_HWCH9_Pos)
#define SYSCFG_DMA_CFG_HWCH9_1                              (0x2UL << SYSCFG_DMA_CFG_HWCH9_Pos)
#define SYSCFG_DMA_CFG_HWCH10_Pos                           (20)
#define SYSCFG_DMA_CFG_HWCH10_Msk                           (0x3UL << SYSCFG_DMA_CFG_HWCH10_Pos)
#define SYSCFG_DMA_CFG_HWCH10                               SYSCFG_DMA_CFG_HWCH10_Msk
#define SYSCFG_DMA_CFG_HWCH10_0                             (0x1UL << SYSCFG_DMA_CFG_HWCH10_Pos)
#define SYSCFG_DMA_CFG_HWCH10_1                             (0x2UL << SYSCFG_DMA_CFG_HWCH10_Pos)
#define SYSCFG_DMA_CFG_HWCH11_Pos                           (22)
#define SYSCFG_DMA_CFG_HWCH11_Msk                           (0x3UL << SYSCFG_DMA_CFG_HWCH11_Pos)
#define SYSCFG_DMA_CFG_HWCH11                               SYSCFG_DMA_CFG_HWCH11_Msk
#define SYSCFG_DMA_CFG_HWCH11_0                             (0x1UL << SYSCFG_DMA_CFG_HWCH11_Pos)
#define SYSCFG_DMA_CFG_HWCH11_1                             (0x2UL << SYSCFG_DMA_CFG_HWCH11_Pos)
#define SYSCFG_DMA_CFG_HWCH12_Pos                           (24)
#define SYSCFG_DMA_CFG_HWCH12_Msk                           (0x3UL << SYSCFG_DMA_CFG_HWCH12_Pos)
#define SYSCFG_DMA_CFG_HWCH12                               SYSCFG_DMA_CFG_HWCH12_Msk
#define SYSCFG_DMA_CFG_HWCH12_0                             (0x1UL << SYSCFG_DMA_CFG_HWCH12_Pos)
#define SYSCFG_DMA_CFG_HWCH12_1                             (0x2UL << SYSCFG_DMA_CFG_HWCH12_Pos)
#define SYSCFG_DMA_CFG_HWCH13_Pos                           (26)
#define SYSCFG_DMA_CFG_HWCH13_Msk                           (0x3UL << SYSCFG_DMA_CFG_HWCH13_Pos)
#define SYSCFG_DMA_CFG_HWCH13                               SYSCFG_DMA_CFG_HWCH13_Msk
#define SYSCFG_DMA_CFG_HWCH13_0                             (0x1UL << SYSCFG_DMA_CFG_HWCH13_Pos)
#define SYSCFG_DMA_CFG_HWCH13_1                             (0x2UL << SYSCFG_DMA_CFG_HWCH13_Pos)
#define SYSCFG_DMA_CFG_HWCH14_Pos                           (28)
#define SYSCFG_DMA_CFG_HWCH14_Msk                           (0x3UL << SYSCFG_DMA_CFG_HWCH14_Pos)
#define SYSCFG_DMA_CFG_HWCH14                               SYSCFG_DMA_CFG_HWCH14_Msk
#define SYSCFG_DMA_CFG_HWCH14_0                             (0x1UL << SYSCFG_DMA_CFG_HWCH14_Pos)
#define SYSCFG_DMA_CFG_HWCH14_1                             (0x2UL << SYSCFG_DMA_CFG_HWCH14_Pos)
#define SYSCFG_DMA_CFG_HWCH15_Pos                           (30)
#define SYSCFG_DMA_CFG_HWCH15_Msk                           (0x3UL << SYSCFG_DMA_CFG_HWCH15_Pos)
#define SYSCFG_DMA_CFG_HWCH15                               SYSCFG_DMA_CFG_HWCH15_Msk
#define SYSCFG_DMA_CFG_HWCH15_0                             (0x1UL << SYSCFG_DMA_CFG_HWCH15_Pos)
#define SYSCFG_DMA_CFG_HWCH15_1                             (0x2UL << SYSCFG_DMA_CFG_HWCH15_Pos)

/********************  Bits definition for SYSCFG_WDT_CFG  ********************/
#define SYSCFG_WDTW_CFG_EXTCLK_Pos                          (0)
#define SYSCFG_WDTW_CFG_EXTCLK_Msk                          (0x1UL << SYSCFG_WDTW_CFG_EXTCLK_Pos)
#define SYSCFG_WDTW_CFG_EXTCLK                              SYSCFG_WDTW_CFG_EXTCLK_Msk
#define SYSCFG_WDTW_CFG_SPD_Pos                             (1)
#define SYSCFG_WDTW_CFG_SPD_Msk                             (0x1UL << SYSCFG_WDTW_CFG_SPD_Pos)
#define SYSCFG_WDTW_CFG_SPD                                 SYSCFG_WDTW_CFG_SPD_Msk
#define SYSCFG_WDTW_CFG_RST_Pos                             (31)
#define SYSCFG_WDTW_CFG_RST_Msk                             (0x1UL << SYSCFG_WDTW_CFG_RST_Pos)
#define SYSCFG_WDTW_CFG_RST                                 SYSCFG_WDTW_CFG_RST_Msk

/******************  Bits definition for SYSCFG_SW_RST_CFG  *******************/
#define SYSCFG_RST_CFG_UART1_Pos                            (0)
#define SYSCFG_RST_CFG_UART1_Msk                            (0x1UL << SYSCFG_RST_CFG_UART1_Pos)
#define SYSCFG_RST_CFG_UART1                                SYSCFG_RST_CFG_UART1_Msk
#define SYSCFG_RST_CFG_UART2_Pos                            (1)
#define SYSCFG_RST_CFG_UART2_Msk                            (0x1UL << SYSCFG_RST_CFG_UART2_Pos)
#define SYSCFG_RST_CFG_UART2                                SYSCFG_RST_CFG_UART2_Msk
#define SYSCFG_RST_CFG_UART3_Pos                            (2)
#define SYSCFG_RST_CFG_UART3_Msk                            (0x1UL << SYSCFG_RST_CFG_UART3_Pos)
#define SYSCFG_RST_CFG_UART3                                SYSCFG_RST_CFG_UART3_Msk
#define SYSCFG_RST_CFG_UART4_Pos                            (3)
#define SYSCFG_RST_CFG_UART4_Msk                            (0x1UL << SYSCFG_RST_CFG_UART4_Pos)
#define SYSCFG_RST_CFG_UART4                                SYSCFG_RST_CFG_UART4_Msk
#define SYSCFG_RST_CFG_I2C1_Pos                             (4)
#define SYSCFG_RST_CFG_I2C1_Msk                             (0x1UL << SYSCFG_RST_CFG_I2C1_Pos)
#define SYSCFG_RST_CFG_I2C1                                 SYSCFG_RST_CFG_I2C1_Msk
#define SYSCFG_RST_CFG_I2C2_Pos                             (5)
#define SYSCFG_RST_CFG_I2C2_Msk                             (0x1UL << SYSCFG_RST_CFG_I2C2_Pos)
#define SYSCFG_RST_CFG_I2C2                                 SYSCFG_RST_CFG_I2C2_Msk
#define SYSCFG_RST_CFG_TIMB11_Pos                           (6)
#define SYSCFG_RST_CFG_TIMB11_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB11_Pos)
#define SYSCFG_RST_CFG_TIMB11                               SYSCFG_RST_CFG_TIMB11_Msk
#define SYSCFG_RST_CFG_TIMB12_Pos                           (7)
#define SYSCFG_RST_CFG_TIMB12_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB12_Pos)
#define SYSCFG_RST_CFG_TIMB12                               SYSCFG_RST_CFG_TIMB12_Msk
#define SYSCFG_RST_CFG_TIMB13_Pos                           (8)
#define SYSCFG_RST_CFG_TIMB13_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB13_Pos)
#define SYSCFG_RST_CFG_TIMB13                               SYSCFG_RST_CFG_TIMB13_Msk
#define SYSCFG_RST_CFG_TIMB14_Pos                           (9)
#define SYSCFG_RST_CFG_TIMB14_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB14_Pos)
#define SYSCFG_RST_CFG_TIMB14                               SYSCFG_RST_CFG_TIMB14_Msk
#define SYSCFG_RST_CFG_TIMB21_Pos                           (10)
#define SYSCFG_RST_CFG_TIMB21_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB21_Pos)
#define SYSCFG_RST_CFG_TIMB21                               SYSCFG_RST_CFG_TIMB21_Msk
#define SYSCFG_RST_CFG_TIMB22_Pos                           (11)
#define SYSCFG_RST_CFG_TIMB22_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB22_Pos)
#define SYSCFG_RST_CFG_TIMB22                               SYSCFG_RST_CFG_TIMB22_Msk
#define SYSCFG_RST_CFG_TIMB23_Pos                           (12)
#define SYSCFG_RST_CFG_TIMB23_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB23_Pos)
#define SYSCFG_RST_CFG_TIMB23                               SYSCFG_RST_CFG_TIMB23_Msk
#define SYSCFG_RST_CFG_TIMB24_Pos                           (13)
#define SYSCFG_RST_CFG_TIMB24_Msk                           (0x1UL << SYSCFG_RST_CFG_TIMB24_Pos)
#define SYSCFG_RST_CFG_TIMB24                               SYSCFG_RST_CFG_TIMB24_Msk
#define SYSCFG_RST_CFG_SPI1_Pos                             (14)
#define SYSCFG_RST_CFG_SPI1_Msk                             (0x1UL << SYSCFG_RST_CFG_SPI1_Pos)
#define SYSCFG_RST_CFG_SPI1                                 SYSCFG_RST_CFG_SPI1_Msk
#define SYSCFG_RST_CFG_SPI2_Pos                             (15)
#define SYSCFG_RST_CFG_SPI2_Msk                             (0x1UL << SYSCFG_RST_CFG_SPI2_Pos)
#define SYSCFG_RST_CFG_SPI2                                 SYSCFG_RST_CFG_SPI2_Msk
#define SYSCFG_RST_CFG_GPIO_Pos                             (16)
#define SYSCFG_RST_CFG_GPIO_Msk                             (0x1UL << SYSCFG_RST_CFG_GPIO_Pos)
#define SYSCFG_RST_CFG_GPIO                                 SYSCFG_RST_CFG_GPIO_Msk
#define SYSCFG_RST_CFG_TIMA1_Pos                            (17)
#define SYSCFG_RST_CFG_TIMA1_Msk                            (0x1UL << SYSCFG_RST_CFG_TIMA1_Pos)
#define SYSCFG_RST_CFG_TIMA1                                SYSCFG_RST_CFG_TIMA1_Msk
#define SYSCFG_RST_CFG_TIMG1_Pos                            (18)
#define SYSCFG_RST_CFG_TIMG1_Msk                            (0x1UL << SYSCFG_RST_CFG_TIMG1_Pos)
#define SYSCFG_RST_CFG_TIMG1                                SYSCFG_RST_CFG_TIMG1_Msk
#define SYSCFG_RST_CFG_TIMA2_Pos                            (19)
#define SYSCFG_RST_CFG_TIMA2_Msk                            (0x1UL << SYSCFG_RST_CFG_TIMA2_Pos)
#define SYSCFG_RST_CFG_TIMA2                                SYSCFG_RST_CFG_TIMA2_Msk
#define SYSCFG_RST_CFG_TIMG2_Pos                            (20)
#define SYSCFG_RST_CFG_TIMG2_Msk                            (0x1UL << SYSCFG_RST_CFG_TIMG2_Pos)
#define SYSCFG_RST_CFG_TIMG2                                SYSCFG_RST_CFG_TIMG2_Msk
#define SYSCFG_RST_CFG_TIMG3_Pos                            (21)
#define SYSCFG_RST_CFG_TIMG3_Msk                            (0x1UL << SYSCFG_RST_CFG_TIMG3_Pos)
#define SYSCFG_RST_CFG_TIMG3                                SYSCFG_RST_CFG_TIMG3_Msk
#define SYSCFG_RST_CFG_TIMG4_Pos                            (22)
#define SYSCFG_RST_CFG_TIMG4_Msk                            (0x1UL << SYSCFG_RST_CFG_TIMG4_Pos)
#define SYSCFG_RST_CFG_TIMG4                                SYSCFG_RST_CFG_TIMG4_Msk

/*******************  Bits definition for SYSCFG_DMA_CFG_2  *******************/
#define SYSCFG_DMA_CFG_2_HWCH0_Pos                          (0)
#define SYSCFG_DMA_CFG_2_HWCH0_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH0_Pos)
#define SYSCFG_DMA_CFG_2_HWCH0                              SYSCFG_DMA_CFG_2_HWCH0_Msk
#define SYSCFG_DMA_CFG_2_HWCH0_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH0_Pos)
#define SYSCFG_DMA_CFG_2_HWCH0_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH0_Pos)
#define SYSCFG_DMA_CFG_2_HWCH1_Pos                          (2)
#define SYSCFG_DMA_CFG_2_HWCH1_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH1_Pos)
#define SYSCFG_DMA_CFG_2_HWCH1                              SYSCFG_DMA_CFG_2_HWCH1_Msk
#define SYSCFG_DMA_CFG_2_HWCH1_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH1_Pos)
#define SYSCFG_DMA_CFG_2_HWCH1_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH1_Pos)
#define SYSCFG_DMA_CFG_2_HWCH2_Pos                          (4)
#define SYSCFG_DMA_CFG_2_HWCH2_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH2_Pos)
#define SYSCFG_DMA_CFG_2_HWCH2                              SYSCFG_DMA_CFG_2_HWCH2_Msk
#define SYSCFG_DMA_CFG_2_HWCH2_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH2_Pos)
#define SYSCFG_DMA_CFG_2_HWCH2_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH2_Pos)
#define SYSCFG_DMA_CFG_2_HWCH3_Pos                          (6)
#define SYSCFG_DMA_CFG_2_HWCH3_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH3_Pos)
#define SYSCFG_DMA_CFG_2_HWCH3                              SYSCFG_DMA_CFG_2_HWCH3_Msk
#define SYSCFG_DMA_CFG_2_HWCH3_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH3_Pos)
#define SYSCFG_DMA_CFG_2_HWCH3_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH3_Pos)
#define SYSCFG_DMA_CFG_2_HWCH4_Pos                          (8)
#define SYSCFG_DMA_CFG_2_HWCH4_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH4_Pos)
#define SYSCFG_DMA_CFG_2_HWCH4                              SYSCFG_DMA_CFG_2_HWCH4_Msk
#define SYSCFG_DMA_CFG_2_HWCH4_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH4_Pos)
#define SYSCFG_DMA_CFG_2_HWCH4_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH4_Pos)
#define SYSCFG_DMA_CFG_2_HWCH5_Pos                          (10)
#define SYSCFG_DMA_CFG_2_HWCH5_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH5_Pos)
#define SYSCFG_DMA_CFG_2_HWCH5                              SYSCFG_DMA_CFG_2_HWCH5_Msk
#define SYSCFG_DMA_CFG_2_HWCH5_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH5_Pos)
#define SYSCFG_DMA_CFG_2_HWCH5_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH5_Pos)
#define SYSCFG_DMA_CFG_2_HWCH6_Pos                          (12)
#define SYSCFG_DMA_CFG_2_HWCH6_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH6_Pos)
#define SYSCFG_DMA_CFG_2_HWCH6                              SYSCFG_DMA_CFG_2_HWCH6_Msk
#define SYSCFG_DMA_CFG_2_HWCH6_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH6_Pos)
#define SYSCFG_DMA_CFG_2_HWCH6_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH6_Pos)
#define SYSCFG_DMA_CFG_2_HWCH7_Pos                          (14)
#define SYSCFG_DMA_CFG_2_HWCH7_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH7_Pos)
#define SYSCFG_DMA_CFG_2_HWCH7                              SYSCFG_DMA_CFG_2_HWCH7_Msk
#define SYSCFG_DMA_CFG_2_HWCH7_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH7_Pos)
#define SYSCFG_DMA_CFG_2_HWCH7_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH7_Pos)
#define SYSCFG_DMA_CFG_2_HWCH8_Pos                          (16)
#define SYSCFG_DMA_CFG_2_HWCH8_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH8_Pos)
#define SYSCFG_DMA_CFG_2_HWCH8                              SYSCFG_DMA_CFG_2_HWCH8_Msk
#define SYSCFG_DMA_CFG_2_HWCH8_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH8_Pos)
#define SYSCFG_DMA_CFG_2_HWCH8_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH8_Pos)
#define SYSCFG_DMA_CFG_2_HWCH9_Pos                          (18)
#define SYSCFG_DMA_CFG_2_HWCH9_Msk                          (0x3UL << SYSCFG_DMA_CFG_2_HWCH9_Pos)
#define SYSCFG_DMA_CFG_2_HWCH9                              SYSCFG_DMA_CFG_2_HWCH9_Msk
#define SYSCFG_DMA_CFG_2_HWCH9_0                            (0x1UL << SYSCFG_DMA_CFG_2_HWCH9_Pos)
#define SYSCFG_DMA_CFG_2_HWCH9_1                            (0x2UL << SYSCFG_DMA_CFG_2_HWCH9_Pos)
#define SYSCFG_DMA_CFG_2_HWCH10_Pos                         (20)
#define SYSCFG_DMA_CFG_2_HWCH10_Msk                         (0x3UL << SYSCFG_DMA_CFG_2_HWCH10_Pos)
#define SYSCFG_DMA_CFG_2_HWCH10                             SYSCFG_DMA_CFG_2_HWCH10_Msk
#define SYSCFG_DMA_CFG_2_HWCH10_0                           (0x1UL << SYSCFG_DMA_CFG_2_HWCH10_Pos)
#define SYSCFG_DMA_CFG_2_HWCH10_1                           (0x2UL << SYSCFG_DMA_CFG_2_HWCH10_Pos)
#define SYSCFG_DMA_CFG_2_HWCH11_Pos                         (22)
#define SYSCFG_DMA_CFG_2_HWCH11_Msk                         (0x3UL << SYSCFG_DMA_CFG_2_HWCH11_Pos)
#define SYSCFG_DMA_CFG_2_HWCH11                             SYSCFG_DMA_CFG_2_HWCH11_Msk
#define SYSCFG_DMA_CFG_2_HWCH11_0                           (0x1UL << SYSCFG_DMA_CFG_2_HWCH11_Pos)
#define SYSCFG_DMA_CFG_2_HWCH11_1                           (0x2UL << SYSCFG_DMA_CFG_2_HWCH11_Pos)
#define SYSCFG_DMA_CFG_2_HWCH12_Pos                         (24)
#define SYSCFG_DMA_CFG_2_HWCH12_Msk                         (0x3UL << SYSCFG_DMA_CFG_2_HWCH12_Pos)
#define SYSCFG_DMA_CFG_2_HWCH12                             SYSCFG_DMA_CFG_2_HWCH12_Msk
#define SYSCFG_DMA_CFG_2_HWCH12_0                           (0x1UL << SYSCFG_DMA_CFG_2_HWCH12_Pos)
#define SYSCFG_DMA_CFG_2_HWCH12_1                           (0x2UL << SYSCFG_DMA_CFG_2_HWCH12_Pos)
#define SYSCFG_DMA_CFG_2_HWCH13_Pos                         (26)
#define SYSCFG_DMA_CFG_2_HWCH13_Msk                         (0x3UL << SYSCFG_DMA_CFG_2_HWCH13_Pos)
#define SYSCFG_DMA_CFG_2_HWCH13                             SYSCFG_DMA_CFG_2_HWCH13_Msk
#define SYSCFG_DMA_CFG_2_HWCH13_0                           (0x1UL << SYSCFG_DMA_CFG_2_HWCH13_Pos)
#define SYSCFG_DMA_CFG_2_HWCH13_1                           (0x2UL << SYSCFG_DMA_CFG_2_HWCH13_Pos)
#define SYSCFG_DMA_CFG_2_HWCH14_Pos                         (28)
#define SYSCFG_DMA_CFG_2_HWCH14_Msk                         (0x3UL << SYSCFG_DMA_CFG_2_HWCH14_Pos)
#define SYSCFG_DMA_CFG_2_HWCH14                             SYSCFG_DMA_CFG_2_HWCH14_Msk
#define SYSCFG_DMA_CFG_2_HWCH14_0                           (0x1UL << SYSCFG_DMA_CFG_2_HWCH14_Pos)
#define SYSCFG_DMA_CFG_2_HWCH14_1                           (0x2UL << SYSCFG_DMA_CFG_2_HWCH14_Pos)
#define SYSCFG_DMA_CFG_2_HWCH15_Pos                         (30)
#define SYSCFG_DMA_CFG_2_HWCH15_Msk                         (0x3UL << SYSCFG_DMA_CFG_2_HWCH15_Pos)
#define SYSCFG_DMA_CFG_2_HWCH15                             SYSCFG_DMA_CFG_2_HWCH15_Msk
#define SYSCFG_DMA_CFG_2_HWCH15_0                           (0x1UL << SYSCFG_DMA_CFG_2_HWCH15_Pos)
#define SYSCFG_DMA_CFG_2_HWCH15_1                           (0x2UL << SYSCFG_DMA_CFG_2_HWCH15_Pos)

/*****************  Bits definition for SYSCFG_TIMER_ADV_CFG  *****************/
#define SYSCFG_TACFG_LKE_Pos                                (0)
#define SYSCFG_TACFG_LKE_Msk                                (0x1UL << SYSCFG_TACFG_LKE_Pos)
#define SYSCFG_TACFG_LKE                                    SYSCFG_TACFG_LKE_Msk
#define SYSCFG_TACFG_VOLDET_Pos                             (1)
#define SYSCFG_TACFG_VOLDET_Msk                             (0x1UL << SYSCFG_TACFG_VOLDET_Pos)
#define SYSCFG_TACFG_VOLDET                                 SYSCFG_TACFG_VOLDET_Msk
#define SYSCFG_TACFG_PARCHK_Pos                             (2)
#define SYSCFG_TACFG_PARCHK_Msk                             (0x1UL << SYSCFG_TACFG_PARCHK_Pos)
#define SYSCFG_TACFG_PARCHK                                 SYSCFG_TACFG_PARCHK_Msk
#define SYSCFG_TACFG_ECCERR_Pos                             (3)
#define SYSCFG_TACFG_ECCERR_Msk                             (0x1UL << SYSCFG_TACFG_ECCERR_Pos)
#define SYSCFG_TACFG_ECCERR                                 SYSCFG_TACFG_ECCERR_Msk

/*****************  Bits definition for SYSCFG_GPIO_ENAUX_A  ******************/
#define SYSCFG_GPIOAUX_A_Pos                                (0)
#define SYSCFG_GPIOAUX_A_Msk                                (0xffffffffUL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A                                    SYSCFG_GPIOAUX_A_Msk
#define SYSCFG_GPIOAUX_A_0                                  (0x1UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_1                                  (0x2UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_2                                  (0x4UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_3                                  (0x8UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_4                                  (0x10UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_5                                  (0x20UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_6                                  (0x40UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_7                                  (0x80UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_8                                  (0x100UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_9                                  (0x200UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_10                                 (0x400UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_11                                 (0x800UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_12                                 (0x1000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_13                                 (0x2000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_14                                 (0x4000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_15                                 (0x8000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_16                                 (0x10000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_17                                 (0x20000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_18                                 (0x40000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_19                                 (0x80000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_20                                 (0x100000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_21                                 (0x200000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_22                                 (0x400000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_23                                 (0x800000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_24                                 (0x1000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_25                                 (0x2000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_26                                 (0x4000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_27                                 (0x8000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_28                                 (0x10000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_29                                 (0x20000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_30                                 (0x40000000UL << SYSCFG_GPIOAUX_A_Pos)
#define SYSCFG_GPIOAUX_A_31                                 (0x80000000UL << SYSCFG_GPIOAUX_A_Pos)

/*****************  Bits definition for SYSCFG_GPIO_ENAUX_B  ******************/
#define SYSCFG_GPIOAUX_B_Pos                                (0)
#define SYSCFG_GPIOAUX_B_Msk                                (0xffffffffUL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B                                    SYSCFG_GPIOAUX_B_Msk
#define SYSCFG_GPIOAUX_B_0                                  (0x1UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_1                                  (0x2UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_2                                  (0x4UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_3                                  (0x8UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_4                                  (0x10UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_5                                  (0x20UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_6                                  (0x40UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_7                                  (0x80UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_8                                  (0x100UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_9                                  (0x200UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_10                                 (0x400UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_11                                 (0x800UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_12                                 (0x1000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_13                                 (0x2000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_14                                 (0x4000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_15                                 (0x8000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_16                                 (0x10000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_17                                 (0x20000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_18                                 (0x40000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_19                                 (0x80000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_20                                 (0x100000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_21                                 (0x200000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_22                                 (0x400000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_23                                 (0x800000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_24                                 (0x1000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_25                                 (0x2000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_26                                 (0x4000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_27                                 (0x8000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_28                                 (0x10000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_29                                 (0x20000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_30                                 (0x40000000UL << SYSCFG_GPIOAUX_B_Pos)
#define SYSCFG_GPIOAUX_B_31                                 (0x80000000UL << SYSCFG_GPIOAUX_B_Pos)

/*****************  Bits definition for SYSCFG_GPIO_ENAUX_C  ******************/
#define SYSCFG_GPIOAUX_C_Pos                                (0)
#define SYSCFG_GPIOAUX_C_Msk                                (0xffffffffUL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C                                    SYSCFG_GPIOAUX_C_Msk
#define SYSCFG_GPIOAUX_C_0                                  (0x1UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_1                                  (0x2UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_2                                  (0x4UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_3                                  (0x8UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_4                                  (0x10UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_5                                  (0x20UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_6                                  (0x40UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_7                                  (0x80UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_8                                  (0x100UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_9                                  (0x200UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_10                                 (0x400UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_11                                 (0x800UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_12                                 (0x1000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_13                                 (0x2000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_14                                 (0x4000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_15                                 (0x8000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_16                                 (0x10000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_17                                 (0x20000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_18                                 (0x40000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_19                                 (0x80000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_20                                 (0x100000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_21                                 (0x200000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_22                                 (0x400000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_23                                 (0x800000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_24                                 (0x1000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_25                                 (0x2000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_26                                 (0x4000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_27                                 (0x8000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_28                                 (0x10000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_29                                 (0x20000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_30                                 (0x40000000UL << SYSCFG_GPIOAUX_C_Pos)
#define SYSCFG_GPIOAUX_C_31                                 (0x80000000UL << SYSCFG_GPIOAUX_C_Pos)

/*****************  Bits definition for SYSCFG_GPIO_ENAUX_D  ******************/
#define SYSCFG_GPIOAUX_D_Pos                                (0)
#define SYSCFG_GPIOAUX_D_Msk                                (0xffffffffUL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D                                    SYSCFG_GPIOAUX_D_Msk
#define SYSCFG_GPIOAUX_D_0                                  (0x1UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_1                                  (0x2UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_2                                  (0x4UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_3                                  (0x8UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_4                                  (0x10UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_5                                  (0x20UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_6                                  (0x40UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_7                                  (0x80UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_8                                  (0x100UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_9                                  (0x200UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_10                                 (0x400UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_11                                 (0x800UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_12                                 (0x1000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_13                                 (0x2000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_14                                 (0x4000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_15                                 (0x8000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_16                                 (0x10000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_17                                 (0x20000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_18                                 (0x40000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_19                                 (0x80000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_20                                 (0x100000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_21                                 (0x200000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_22                                 (0x400000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_23                                 (0x800000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_24                                 (0x1000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_25                                 (0x2000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_26                                 (0x4000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_27                                 (0x8000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_28                                 (0x10000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_29                                 (0x20000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_30                                 (0x40000000UL << SYSCFG_GPIOAUX_D_Pos)
#define SYSCFG_GPIOAUX_D_31                                 (0x80000000UL << SYSCFG_GPIOAUX_D_Pos)

/*******************  Bits definition for SYSCFG_UID_REG_1  *******************/
#define SYSCFG_UID_REG_1_UID_Pos                            (0)
#define SYSCFG_UID_REG_1_UID_Msk                            (0xffffffffUL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID                                SYSCFG_UID_REG_1_UID_Msk
#define SYSCFG_UID_REG_1_UID_0                              (0x1UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_1                              (0x2UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_2                              (0x4UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_3                              (0x8UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_4                              (0x10UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_5                              (0x20UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_6                              (0x40UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_7                              (0x80UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_8                              (0x100UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_9                              (0x200UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_10                             (0x400UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_11                             (0x800UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_12                             (0x1000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_13                             (0x2000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_14                             (0x4000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_15                             (0x8000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_16                             (0x10000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_17                             (0x20000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_18                             (0x40000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_19                             (0x80000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_20                             (0x100000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_21                             (0x200000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_22                             (0x400000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_23                             (0x800000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_24                             (0x1000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_25                             (0x2000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_26                             (0x4000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_27                             (0x8000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_28                             (0x10000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_29                             (0x20000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_30                             (0x40000000UL << SYSCFG_UID_REG_1_UID_Pos)
#define SYSCFG_UID_REG_1_UID_31                             (0x80000000UL << SYSCFG_UID_REG_1_UID_Pos)

/*******************  Bits definition for SYSCFG_UID_REG_2  *******************/
#define SYSCFG_UID_REG_2_UID_Pos                            (0)
#define SYSCFG_UID_REG_2_UID_Msk                            (0xffffffffUL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID                                SYSCFG_UID_REG_2_UID_Msk
#define SYSCFG_UID_REG_2_UID_0                              (0x1UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_1                              (0x2UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_2                              (0x4UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_3                              (0x8UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_4                              (0x10UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_5                              (0x20UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_6                              (0x40UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_7                              (0x80UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_8                              (0x100UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_9                              (0x200UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_10                             (0x400UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_11                             (0x800UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_12                             (0x1000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_13                             (0x2000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_14                             (0x4000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_15                             (0x8000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_16                             (0x10000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_17                             (0x20000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_18                             (0x40000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_19                             (0x80000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_20                             (0x100000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_21                             (0x200000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_22                             (0x400000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_23                             (0x800000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_24                             (0x1000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_25                             (0x2000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_26                             (0x4000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_27                             (0x8000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_28                             (0x10000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_29                             (0x20000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_30                             (0x40000000UL << SYSCFG_UID_REG_2_UID_Pos)
#define SYSCFG_UID_REG_2_UID_31                             (0x80000000UL << SYSCFG_UID_REG_2_UID_Pos)

/*******************  Bits definition for SYSCFG_UID_REG_3  *******************/
#define SYSCFG_UID_REG_3_UID_Pos                            (0)
#define SYSCFG_UID_REG_3_UID_Msk                            (0xffffffffUL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID                                SYSCFG_UID_REG_3_UID_Msk
#define SYSCFG_UID_REG_3_UID_0                              (0x1UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_1                              (0x2UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_2                              (0x4UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_3                              (0x8UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_4                              (0x10UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_5                              (0x20UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_6                              (0x40UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_7                              (0x80UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_8                              (0x100UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_9                              (0x200UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_10                             (0x400UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_11                             (0x800UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_12                             (0x1000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_13                             (0x2000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_14                             (0x4000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_15                             (0x8000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_16                             (0x10000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_17                             (0x20000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_18                             (0x40000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_19                             (0x80000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_20                             (0x100000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_21                             (0x200000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_22                             (0x400000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_23                             (0x800000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_24                             (0x1000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_25                             (0x2000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_26                             (0x4000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_27                             (0x8000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_28                             (0x10000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_29                             (0x20000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_30                             (0x40000000UL << SYSCFG_UID_REG_3_UID_Pos)
#define SYSCFG_UID_REG_3_UID_31                             (0x80000000UL << SYSCFG_UID_REG_3_UID_Pos)

/******************  Bits definition for SYSCFG_UART_ADCFG  *******************/
#define SYSCFG_UART1_ADCFG_EN_Pos                           (0)
#define SYSCFG_UART1_ADCFG_EN_Msk                           (0x1UL << SYSCFG_UART1_ADCFG_EN_Pos)
#define SYSCFG_UART1_ADCFG_EN                               SYSCFG_UART1_ADCFG_EN_Msk
#define SYSCFG_UART1_ADCFG_IE_Pos                           (1)
#define SYSCFG_UART1_ADCFG_IE_Msk                           (0x1UL << SYSCFG_UART1_ADCFG_IE_Pos)
#define SYSCFG_UART1_ADCFG_IE                               SYSCFG_UART1_ADCFG_IE_Msk
#define SYSCFG_UART1_ADCFG_CLR_Pos                          (2)
#define SYSCFG_UART1_ADCFG_CLR_Msk                          (0x1UL << SYSCFG_UART1_ADCFG_CLR_Pos)
#define SYSCFG_UART1_ADCFG_CLR                              SYSCFG_UART1_ADCFG_CLR_Msk
#define SYSCFG_UART2_ADCFG_EN_Pos                           (8)
#define SYSCFG_UART2_ADCFG_EN_Msk                           (0x1UL << SYSCFG_UART2_ADCFG_EN_Pos)
#define SYSCFG_UART2_ADCFG_EN                               SYSCFG_UART2_ADCFG_EN_Msk
#define SYSCFG_UART2_ADCFG_IE_Pos                           (9)
#define SYSCFG_UART2_ADCFG_IE_Msk                           (0x1UL << SYSCFG_UART2_ADCFG_IE_Pos)
#define SYSCFG_UART2_ADCFG_IE                               SYSCFG_UART2_ADCFG_IE_Msk
#define SYSCFG_UART2_ADCFG_CLR_Pos                          (10)
#define SYSCFG_UART2_ADCFG_CLR_Msk                          (0x1UL << SYSCFG_UART2_ADCFG_CLR_Pos)
#define SYSCFG_UART2_ADCFG_CLR                              SYSCFG_UART2_ADCFG_CLR_Msk
#define SYSCFG_UART3_ADCFG_EN_Pos                           (16)
#define SYSCFG_UART3_ADCFG_EN_Msk                           (0x1UL << SYSCFG_UART3_ADCFG_EN_Pos)
#define SYSCFG_UART3_ADCFG_EN                               SYSCFG_UART3_ADCFG_EN_Msk
#define SYSCFG_UART3_ADCFG_IE_Pos                           (17)
#define SYSCFG_UART3_ADCFG_IE_Msk                           (0x1UL << SYSCFG_UART3_ADCFG_IE_Pos)
#define SYSCFG_UART3_ADCFG_IE                               SYSCFG_UART3_ADCFG_IE_Msk
#define SYSCFG_UART3_ADCFG_CLR_Pos                          (18)
#define SYSCFG_UART3_ADCFG_CLR_Msk                          (0x1UL << SYSCFG_UART3_ADCFG_CLR_Pos)
#define SYSCFG_UART3_ADCFG_CLR                              SYSCFG_UART3_ADCFG_CLR_Msk
#define SYSCFG_UART4_ADCFG_EN_Pos                           (24)
#define SYSCFG_UART4_ADCFG_EN_Msk                           (0x1UL << SYSCFG_UART4_ADCFG_EN_Pos)
#define SYSCFG_UART4_ADCFG_EN                               SYSCFG_UART4_ADCFG_EN_Msk
#define SYSCFG_UART4_ADCFG_IE_Pos                           (25)
#define SYSCFG_UART4_ADCFG_IE_Msk                           (0x1UL << SYSCFG_UART4_ADCFG_IE_Pos)
#define SYSCFG_UART4_ADCFG_IE                               SYSCFG_UART4_ADCFG_IE_Msk
#define SYSCFG_UART4_ADCFG_CLR_Pos                          (26)
#define SYSCFG_UART4_ADCFG_CLR_Msk                          (0x1UL << SYSCFG_UART4_ADCFG_CLR_Pos)
#define SYSCFG_UART4_ADCFG_CLR                              SYSCFG_UART4_ADCFG_CLR_Msk

/******************  Bits definition for SYSCFG_UART_ADFLG  *******************/
#define SYSCFG_UART1_ADFLG_Pos                              (0)
#define SYSCFG_UART1_ADFLG_Msk                              (0x1UL << SYSCFG_UART1_ADFLG_Pos)
#define SYSCFG_UART1_ADFLG                                  SYSCFG_UART1_ADFLG_Msk
#define SYSCFG_UART2_ADFLG_Pos                              (1)
#define SYSCFG_UART2_ADFLG_Msk                              (0x1UL << SYSCFG_UART2_ADFLG_Pos)
#define SYSCFG_UART2_ADFLG                                  SYSCFG_UART2_ADFLG_Msk
#define SYSCFG_UART3_ADFLG_Pos                              (2)
#define SYSCFG_UART3_ADFLG_Msk                              (0x1UL << SYSCFG_UART3_ADFLG_Pos)
#define SYSCFG_UART3_ADFLG                                  SYSCFG_UART3_ADFLG_Msk
#define SYSCFG_UART4_ADFLG_Pos                              (3)
#define SYSCFG_UART4_ADFLG_Msk                              (0x1UL << SYSCFG_UART4_ADFLG_Pos)
#define SYSCFG_UART4_ADFLG                                  SYSCFG_UART4_ADFLG_Msk

/******************  Bits definition for SYSCFG_UART1_ADBR  *******************/
#define SYSCFG_UART1_ADBR_Pos                               (0)
#define SYSCFG_UART1_ADBR_Msk                               (0xffffffffUL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR                                   SYSCFG_UART1_ADBR_Msk
#define SYSCFG_UART1_ADBR_0                                 (0x1UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_1                                 (0x2UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_2                                 (0x4UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_3                                 (0x8UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_4                                 (0x10UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_5                                 (0x20UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_6                                 (0x40UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_7                                 (0x80UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_8                                 (0x100UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_9                                 (0x200UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_10                                (0x400UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_11                                (0x800UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_12                                (0x1000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_13                                (0x2000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_14                                (0x4000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_15                                (0x8000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_16                                (0x10000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_17                                (0x20000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_18                                (0x40000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_19                                (0x80000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_20                                (0x100000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_21                                (0x200000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_22                                (0x400000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_23                                (0x800000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_24                                (0x1000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_25                                (0x2000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_26                                (0x4000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_27                                (0x8000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_28                                (0x10000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_29                                (0x20000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_30                                (0x40000000UL << SYSCFG_UART1_ADBR_Pos)
#define SYSCFG_UART1_ADBR_31                                (0x80000000UL << SYSCFG_UART1_ADBR_Pos)

/******************  Bits definition for SYSCFG_UART2_ADBR  *******************/
#define SYSCFG_UART2_ADBR_Pos                               (0)
#define SYSCFG_UART2_ADBR_Msk                               (0xffffffffUL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR                                   SYSCFG_UART2_ADBR_Msk
#define SYSCFG_UART2_ADBR_0                                 (0x1UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_1                                 (0x2UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_2                                 (0x4UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_3                                 (0x8UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_4                                 (0x10UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_5                                 (0x20UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_6                                 (0x40UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_7                                 (0x80UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_8                                 (0x100UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_9                                 (0x200UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_10                                (0x400UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_11                                (0x800UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_12                                (0x1000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_13                                (0x2000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_14                                (0x4000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_15                                (0x8000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_16                                (0x10000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_17                                (0x20000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_18                                (0x40000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_19                                (0x80000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_20                                (0x100000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_21                                (0x200000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_22                                (0x400000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_23                                (0x800000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_24                                (0x1000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_25                                (0x2000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_26                                (0x4000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_27                                (0x8000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_28                                (0x10000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_29                                (0x20000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_30                                (0x40000000UL << SYSCFG_UART2_ADBR_Pos)
#define SYSCFG_UART2_ADBR_31                                (0x80000000UL << SYSCFG_UART2_ADBR_Pos)

/******************  Bits definition for SYSCFG_UART3_ADBR  *******************/
#define SYSCFG_UART3_ADBR_Pos                               (0)
#define SYSCFG_UART3_ADBR_Msk                               (0xffffffffUL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR                                   SYSCFG_UART3_ADBR_Msk
#define SYSCFG_UART3_ADBR_0                                 (0x1UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_1                                 (0x2UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_2                                 (0x4UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_3                                 (0x8UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_4                                 (0x10UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_5                                 (0x20UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_6                                 (0x40UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_7                                 (0x80UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_8                                 (0x100UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_9                                 (0x200UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_10                                (0x400UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_11                                (0x800UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_12                                (0x1000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_13                                (0x2000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_14                                (0x4000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_15                                (0x8000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_16                                (0x10000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_17                                (0x20000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_18                                (0x40000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_19                                (0x80000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_20                                (0x100000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_21                                (0x200000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_22                                (0x400000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_23                                (0x800000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_24                                (0x1000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_25                                (0x2000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_26                                (0x4000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_27                                (0x8000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_28                                (0x10000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_29                                (0x20000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_30                                (0x40000000UL << SYSCFG_UART3_ADBR_Pos)
#define SYSCFG_UART3_ADBR_31                                (0x80000000UL << SYSCFG_UART3_ADBR_Pos)

/******************  Bits definition for SYSCFG_UART4_ADBR  *******************/
#define SYSCFG_UART4_ADBR_Pos                               (0)
#define SYSCFG_UART4_ADBR_Msk                               (0xffffffffUL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR                                   SYSCFG_UART4_ADBR_Msk
#define SYSCFG_UART4_ADBR_0                                 (0x1UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_1                                 (0x2UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_2                                 (0x4UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_3                                 (0x8UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_4                                 (0x10UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_5                                 (0x20UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_6                                 (0x40UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_7                                 (0x80UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_8                                 (0x100UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_9                                 (0x200UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_10                                (0x400UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_11                                (0x800UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_12                                (0x1000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_13                                (0x2000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_14                                (0x4000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_15                                (0x8000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_16                                (0x10000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_17                                (0x20000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_18                                (0x40000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_19                                (0x80000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_20                                (0x100000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_21                                (0x200000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_22                                (0x400000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_23                                (0x800000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_24                                (0x1000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_25                                (0x2000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_26                                (0x4000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_27                                (0x8000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_28                                (0x10000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_29                                (0x20000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_30                                (0x40000000UL << SYSCFG_UART4_ADBR_Pos)
#define SYSCFG_UART4_ADBR_31                                (0x80000000UL << SYSCFG_UART4_ADBR_Pos)

/*******************  Bits definition for SYSCFG_CTSM_CTRL  *******************/
#define SYSCFG_CTSM_CTRL_EN_Pos                             (0)
#define SYSCFG_CTSM_CTRL_EN_Msk                             (0x1UL << SYSCFG_CTSM_CTRL_EN_Pos)
#define SYSCFG_CTSM_CTRL_EN                                 SYSCFG_CTSM_CTRL_EN_Msk
#define SYSCFG_CTSM_CTRL_CLRINT_Pos                         (4)
#define SYSCFG_CTSM_CTRL_CLRINT_Msk                         (0x1UL << SYSCFG_CTSM_CTRL_CLRINT_Pos)
#define SYSCFG_CTSM_CTRL_CLRINT                             SYSCFG_CTSM_CTRL_CLRINT_Msk

/*******************  Bits definition for SYSCFG_CTSM_INT  ********************/
#define SYSCFG_CTSM_INT_MSTOP_Pos                           (0)
#define SYSCFG_CTSM_INT_MSTOP_Msk                           (0x1UL << SYSCFG_CTSM_INT_MSTOP_Pos)
#define SYSCFG_CTSM_INT_MSTOP                               SYSCFG_CTSM_INT_MSTOP_Msk
#define SYSCFG_CTSM_INT_MSTRT_Pos                           (1)
#define SYSCFG_CTSM_INT_MSTRT_Msk                           (0x1UL << SYSCFG_CTSM_INT_MSTRT_Pos)
#define SYSCFG_CTSM_INT_MSTRT                               SYSCFG_CTSM_INT_MSTRT_Msk
#define SYSCFG_CTSM_INT_CSTRT_Pos                           (2)
#define SYSCFG_CTSM_INT_CSTRT_Msk                           (0x1UL << SYSCFG_CTSM_INT_CSTRT_Pos)
#define SYSCFG_CTSM_INT_CSTRT                               SYSCFG_CTSM_INT_CSTRT_Msk
#define SYSCFG_CTSM_INT_DCSTRT_Pos                          (3)
#define SYSCFG_CTSM_INT_DCSTRT_Msk                          (0x1UL << SYSCFG_CTSM_INT_DCSTRT_Pos)
#define SYSCFG_CTSM_INT_DCSTRT                              SYSCFG_CTSM_INT_DCSTRT_Msk
#define SYSCFG_CTSM_INT_DIASTRT_Pos                         (4)
#define SYSCFG_CTSM_INT_DIASTRT_Msk                         (0x1UL << SYSCFG_CTSM_INT_DIASTRT_Pos)
#define SYSCFG_CTSM_INT_DIASTRT                             SYSCFG_CTSM_INT_DIASTRT_Msk
#define SYSCFG_CTSM_INT_TCSTRT_Pos                          (5)
#define SYSCFG_CTSM_INT_TCSTRT_Msk                          (0x1UL << SYSCFG_CTSM_INT_TCSTRT_Pos)
#define SYSCFG_CTSM_INT_TCSTRT                              SYSCFG_CTSM_INT_TCSTRT_Msk
#define SYSCFG_CTSM_INT_IDCSTRT_Pos                         (6)
#define SYSCFG_CTSM_INT_IDCSTRT_Msk                         (0x1UL << SYSCFG_CTSM_INT_IDCSTRT_Pos)
#define SYSCFG_CTSM_INT_IDCSTRT                             SYSCFG_CTSM_INT_IDCSTRT_Msk
#define SYSCFG_CTSM_INT_JINIT_Pos                           (12)
#define SYSCFG_CTSM_INT_JINIT_Msk                           (0x1UL << SYSCFG_CTSM_INT_JINIT_Pos)
#define SYSCFG_CTSM_INT_JINIT                               SYSCFG_CTSM_INT_JINIT_Msk
#define SYSCFG_CTSM_INT_GETST_Pos                           (13)
#define SYSCFG_CTSM_INT_GETST_Msk                           (0x1UL << SYSCFG_CTSM_INT_GETST_Pos)
#define SYSCFG_CTSM_INT_GETST                               SYSCFG_CTSM_INT_GETST_Msk
#define SYSCFG_CTSM_INT_AFC_Pos                             (14)
#define SYSCFG_CTSM_INT_AFC_Msk                             (0x1UL << SYSCFG_CTSM_INT_AFC_Pos)
#define SYSCFG_CTSM_INT_AFC                                 SYSCFG_CTSM_INT_AFC_Msk
#define SYSCFG_CTSM_INT_MSCAN_Pos                           (15)
#define SYSCFG_CTSM_INT_MSCAN_Msk                           (0x1UL << SYSCFG_CTSM_INT_MSCAN_Pos)
#define SYSCFG_CTSM_INT_MSCAN                               SYSCFG_CTSM_INT_MSCAN_Msk
#define SYSCFG_CTSM_INT_SOINIT_Pos                          (16)
#define SYSCFG_CTSM_INT_SOINIT_Msk                          (0x1UL << SYSCFG_CTSM_INT_SOINIT_Pos)
#define SYSCFG_CTSM_INT_SOINIT                              SYSCFG_CTSM_INT_SOINIT_Msk
#define SYSCFG_CTSM_INT_INTGEN_Pos                          (31)
#define SYSCFG_CTSM_INT_INTGEN_Msk                          (0x1UL << SYSCFG_CTSM_INT_INTGEN_Pos)
#define SYSCFG_CTSM_INT_INTGEN                              SYSCFG_CTSM_INT_INTGEN_Msk

/********************  Bits definition for SYSCFG_CTSM_SR  ********************/
#define SYSCFG_CTSM_SR_MRRD_Pos                             (0)
#define SYSCFG_CTSM_SR_MRRD_Msk                             (0x1UL << SYSCFG_CTSM_SR_MRRD_Pos)
#define SYSCFG_CTSM_SR_MRRD                                 SYSCFG_CTSM_SR_MRRD_Msk
#define SYSCFG_CTSM_SR_MARRD_Pos                            (1)
#define SYSCFG_CTSM_SR_MARRD_Msk                            (0x1UL << SYSCFG_CTSM_SR_MARRD_Pos)
#define SYSCFG_CTSM_SR_MARRD                                SYSCFG_CTSM_SR_MARRD_Msk
#define SYSCFG_CTSM_SR_JRRD_Pos                             (2)
#define SYSCFG_CTSM_SR_JRRD_Msk                             (0x1UL << SYSCFG_CTSM_SR_JRRD_Pos)
#define SYSCFG_CTSM_SR_JRRD                                 SYSCFG_CTSM_SR_JRRD_Msk
#define SYSCFG_CTSM_SR_BUSY_Pos                             (3)
#define SYSCFG_CTSM_SR_BUSY_Msk                             (0x1UL << SYSCFG_CTSM_SR_BUSY_Pos)
#define SYSCFG_CTSM_SR_BUSY                                 SYSCFG_CTSM_SR_BUSY_Msk
#define SYSCFG_CTSM_SR_MCPLT_Pos                            (4)
#define SYSCFG_CTSM_SR_MCPLT_Msk                            (0x1UL << SYSCFG_CTSM_SR_MCPLT_Pos)
#define SYSCFG_CTSM_SR_MCPLT                                SYSCFG_CTSM_SR_MCPLT_Msk
#define SYSCFG_CTSM_SR_SCPLT_Pos                            (5)
#define SYSCFG_CTSM_SR_SCPLT_Msk                            (0x1UL << SYSCFG_CTSM_SR_SCPLT_Pos)
#define SYSCFG_CTSM_SR_SCPLT                                SYSCFG_CTSM_SR_SCPLT_Msk
#define SYSCFG_CTSM_SR_JCPLT_Pos                            (6)
#define SYSCFG_CTSM_SR_JCPLT_Msk                            (0x1UL << SYSCFG_CTSM_SR_JCPLT_Pos)
#define SYSCFG_CTSM_SR_JCPLT                                SYSCFG_CTSM_SR_JCPLT_Msk
#define SYSCFG_CTSM_SR_ERROR_Pos                            (7)
#define SYSCFG_CTSM_SR_ERROR_Msk                            (0x1UL << SYSCFG_CTSM_SR_ERROR_Pos)
#define SYSCFG_CTSM_SR_ERROR                                SYSCFG_CTSM_SR_ERROR_Msk
#define SYSCFG_CTSM_SR_INTGEN_Pos                           (31)
#define SYSCFG_CTSM_SR_INTGEN_Msk                           (0x1UL << SYSCFG_CTSM_SR_INTGEN_Pos)
#define SYSCFG_CTSM_SR_INTGEN                               SYSCFG_CTSM_SR_INTGEN_Msk

/*******************  Bits definition for SYSCFG_AFC_CTRL  ********************/
#define SYSCFG_AFCCTRL_AFCEN_Pos                            (0)
#define SYSCFG_AFCCTRL_AFCEN_Msk                            (0x1UL << SYSCFG_AFCCTRL_AFCEN_Pos)
#define SYSCFG_AFCCTRL_AFCEN                                SYSCFG_AFCCTRL_AFCEN_Msk
#define SYSCFG_AFCCTRL_AFCBYS_Pos                           (1)
#define SYSCFG_AFCCTRL_AFCBYS_Msk                           (0x1UL << SYSCFG_AFCCTRL_AFCBYS_Pos)
#define SYSCFG_AFCCTRL_AFCBYS                               SYSCFG_AFCCTRL_AFCBYS_Msk
#define SYSCFG_AFCCTRL_ALIE_Pos                             (2)
#define SYSCFG_AFCCTRL_ALIE_Msk                             (0x1UL << SYSCFG_AFCCTRL_ALIE_Pos)
#define SYSCFG_AFCCTRL_ALIE                                 SYSCFG_AFCCTRL_ALIE_Msk
#define SYSCFG_AFCCTRL_ANIE_Pos                             (3)
#define SYSCFG_AFCCTRL_ANIE_Msk                             (0x1UL << SYSCFG_AFCCTRL_ANIE_Pos)
#define SYSCFG_AFCCTRL_ANIE                                 SYSCFG_AFCCTRL_ANIE_Msk
#define SYSCFG_AFCCTRL_AEIE_Pos                             (4)
#define SYSCFG_AFCCTRL_AEIE_Msk                             (0x1UL << SYSCFG_AFCCTRL_AEIE_Pos)
#define SYSCFG_AFCCTRL_AEIE                                 SYSCFG_AFCCTRL_AEIE_Msk
#define SYSCFG_AFCCTRL_CBCLKS_Pos                           (5)
#define SYSCFG_AFCCTRL_CBCLKS_Msk                           (0x1UL << SYSCFG_AFCCTRL_CBCLKS_Pos)
#define SYSCFG_AFCCTRL_CBCLKS                               SYSCFG_AFCCTRL_CBCLKS_Msk
#define SYSCFG_AFCCTRL_DIFFCNT_Pos                          (8)
#define SYSCFG_AFCCTRL_DIFFCNT_Msk                          (0xffUL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT                              SYSCFG_AFCCTRL_DIFFCNT_Msk
#define SYSCFG_AFCCTRL_DIFFCNT_0                            (0x1UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_1                            (0x2UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_2                            (0x4UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_3                            (0x8UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_4                            (0x10UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_5                            (0x20UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_6                            (0x40UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_DIFFCNT_7                            (0x80UL << SYSCFG_AFCCTRL_DIFFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_Pos                            (16)
#define SYSCFG_AFCCTRL_RFCNT_Msk                            (0x3fffUL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT                                SYSCFG_AFCCTRL_RFCNT_Msk
#define SYSCFG_AFCCTRL_RFCNT_0                              (0x1UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_1                              (0x2UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_2                              (0x4UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_3                              (0x8UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_4                              (0x10UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_5                              (0x20UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_6                              (0x40UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_7                              (0x80UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_8                              (0x100UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_9                              (0x200UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_10                             (0x400UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_11                             (0x800UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_12                             (0x1000UL << SYSCFG_AFCCTRL_RFCNT_Pos)
#define SYSCFG_AFCCTRL_RFCNT_13                             (0x2000UL << SYSCFG_AFCCTRL_RFCNT_Pos)

/********************  Bits definition for SYSCFG_AFC_CFG  ********************/
#define SYSCFG_AFCCFG_CBADJ_Pos                             (0)
#define SYSCFG_AFCCFG_CBADJ_Msk                             (0xffUL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ                                 SYSCFG_AFCCFG_CBADJ_Msk
#define SYSCFG_AFCCFG_CBADJ_0                               (0x1UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_1                               (0x2UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_2                               (0x4UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_3                               (0x8UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_4                               (0x10UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_5                               (0x20UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_6                               (0x40UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_CBADJ_7                               (0x80UL << SYSCFG_AFCCFG_CBADJ_Pos)
#define SYSCFG_AFCCFG_STDCNT_Pos                            (8)
#define SYSCFG_AFCCFG_STDCNT_Msk                            (0xfffffUL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT                                SYSCFG_AFCCFG_STDCNT_Msk
#define SYSCFG_AFCCFG_STDCNT_0                              (0x1UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_1                              (0x2UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_2                              (0x4UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_3                              (0x8UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_4                              (0x10UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_5                              (0x20UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_6                              (0x40UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_7                              (0x80UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_8                              (0x100UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_9                              (0x200UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_10                             (0x400UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_11                             (0x800UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_12                             (0x1000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_13                             (0x2000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_14                             (0x4000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_15                             (0x8000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_16                             (0x10000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_17                             (0x20000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_18                             (0x40000UL << SYSCFG_AFCCFG_STDCNT_Pos)
#define SYSCFG_AFCCFG_STDCNT_19                             (0x80000UL << SYSCFG_AFCCFG_STDCNT_Pos)

/********************  Bits definition for SYSCFG_AFC_RES  ********************/
#define SYSCFG_AFCRES_ADJRES_Pos                            (0)
#define SYSCFG_AFCRES_ADJRES_Msk                            (0xffUL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES                                SYSCFG_AFCRES_ADJRES_Msk
#define SYSCFG_AFCRES_ADJRES_0                              (0x1UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_1                              (0x2UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_2                              (0x4UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_3                              (0x8UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_4                              (0x10UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_5                              (0x20UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_6                              (0x40UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ADJRES_7                              (0x80UL << SYSCFG_AFCRES_ADJRES_Pos)
#define SYSCFG_AFCRES_ALIF_Pos                              (8)
#define SYSCFG_AFCRES_ALIF_Msk                              (0x1UL << SYSCFG_AFCRES_ALIF_Pos)
#define SYSCFG_AFCRES_ALIF                                  SYSCFG_AFCRES_ALIF_Msk
#define SYSCFG_AFCRES_ANIF_Pos                              (9)
#define SYSCFG_AFCRES_ANIF_Msk                              (0x1UL << SYSCFG_AFCRES_ANIF_Pos)
#define SYSCFG_AFCRES_ANIF                                  SYSCFG_AFCRES_ANIF_Msk
#define SYSCFG_AFCRES_AEIF_Pos                              (10)
#define SYSCFG_AFCRES_AEIF_Msk                              (0x1UL << SYSCFG_AFCRES_AEIF_Pos)
#define SYSCFG_AFCRES_AEIF                                  SYSCFG_AFCRES_AEIF_Msk
#define SYSCFG_AFCRES_RFDIV_Pos                             (16)
#define SYSCFG_AFCRES_RFDIV_Msk                             (0xffffUL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV                                 SYSCFG_AFCRES_RFDIV_Msk
#define SYSCFG_AFCRES_RFDIV_0                               (0x1UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_1                               (0x2UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_2                               (0x4UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_3                               (0x8UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_4                               (0x10UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_5                               (0x20UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_6                               (0x40UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_7                               (0x80UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_8                               (0x100UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_9                               (0x200UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_10                              (0x400UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_11                              (0x800UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_12                              (0x1000UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_13                              (0x2000UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_14                              (0x4000UL << SYSCFG_AFCRES_RFDIV_Pos)
#define SYSCFG_AFCRES_RFDIV_15                              (0x8000UL << SYSCFG_AFCRES_RFDIV_Pos)

/******************  Bits definition for SYSCFG_RC_CALIB_1  *******************/
#define SYSCFG_RC_CALIB_RC_CALIB_1_Pos                      (0)
#define SYSCFG_RC_CALIB_RC_CALIB_1_Msk                      (0x7fffffffUL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1                          SYSCFG_RC_CALIB_RC_CALIB_1_Msk
#define SYSCFG_RC_CALIB_RC_CALIB_1_0                        (0x1UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_1                        (0x2UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_2                        (0x4UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_3                        (0x8UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_4                        (0x10UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_5                        (0x20UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_6                        (0x40UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_7                        (0x80UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_8                        (0x100UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_9                        (0x200UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_10                       (0x400UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_11                       (0x800UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_12                       (0x1000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_13                       (0x2000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_14                       (0x4000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_15                       (0x8000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_16                       (0x10000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_17                       (0x20000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_18                       (0x40000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_19                       (0x80000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_20                       (0x100000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_21                       (0x200000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_22                       (0x400000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_23                       (0x800000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_24                       (0x1000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_25                       (0x2000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_26                       (0x4000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_27                       (0x8000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_28                       (0x10000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_29                       (0x20000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_1_30                       (0x40000000UL << SYSCFG_RC_CALIB_RC_CALIB_1_Pos)

/******************  Bits definition for SYSCFG_RC_CALIB_2  *******************/
#define SYSCFG_RC_CALIB_RC_CALIB_2_Pos                      (0)
#define SYSCFG_RC_CALIB_RC_CALIB_2_Msk                      (0x7fffffffUL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2                          SYSCFG_RC_CALIB_RC_CALIB_2_Msk
#define SYSCFG_RC_CALIB_RC_CALIB_2_0                        (0x1UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_1                        (0x2UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_2                        (0x4UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_3                        (0x8UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_4                        (0x10UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_5                        (0x20UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_6                        (0x40UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_7                        (0x80UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_8                        (0x100UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_9                        (0x200UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_10                       (0x400UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_11                       (0x800UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_12                       (0x1000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_13                       (0x2000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_14                       (0x4000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_15                       (0x8000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_16                       (0x10000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_17                       (0x20000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_18                       (0x40000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_19                       (0x80000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_20                       (0x100000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_21                       (0x200000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_22                       (0x400000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_23                       (0x800000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_24                       (0x1000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_25                       (0x2000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_26                       (0x4000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_27                       (0x8000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_28                       (0x10000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_29                       (0x20000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_2_30                       (0x40000000UL << SYSCFG_RC_CALIB_RC_CALIB_2_Pos)

/******************  Bits definition for SYSCFG_RC_CALIB_3  *******************/
#define SYSCFG_RC_CALIB_RC_CALIB_3_Pos                      (0)
#define SYSCFG_RC_CALIB_RC_CALIB_3_Msk                      (0x7fffffffUL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3                          SYSCFG_RC_CALIB_RC_CALIB_3_Msk
#define SYSCFG_RC_CALIB_RC_CALIB_3_0                        (0x1UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_1                        (0x2UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_2                        (0x4UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_3                        (0x8UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_4                        (0x10UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_5                        (0x20UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_6                        (0x40UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_7                        (0x80UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_8                        (0x100UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_9                        (0x200UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_10                       (0x400UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_11                       (0x800UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_12                       (0x1000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_13                       (0x2000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_14                       (0x4000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_15                       (0x8000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_16                       (0x10000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_17                       (0x20000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_18                       (0x40000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_19                       (0x80000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_20                       (0x100000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_21                       (0x200000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_22                       (0x400000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_23                       (0x800000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_24                       (0x1000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_25                       (0x2000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_26                       (0x4000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_27                       (0x8000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_28                       (0x10000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_29                       (0x20000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_3_30                       (0x40000000UL << SYSCFG_RC_CALIB_RC_CALIB_3_Pos)

/******************  Bits definition for SYSCFG_RC_CALIB_4  *******************/
#define SYSCFG_RC_CALIB_RC_CALIB_4_Pos                      (0)
#define SYSCFG_RC_CALIB_RC_CALIB_4_Msk                      (0x7fffffffUL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4                          SYSCFG_RC_CALIB_RC_CALIB_4_Msk
#define SYSCFG_RC_CALIB_RC_CALIB_4_0                        (0x1UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_1                        (0x2UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_2                        (0x4UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_3                        (0x8UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_4                        (0x10UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_5                        (0x20UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_6                        (0x40UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_7                        (0x80UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_8                        (0x100UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_9                        (0x200UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_10                       (0x400UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_11                       (0x800UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_12                       (0x1000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_13                       (0x2000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_14                       (0x4000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_15                       (0x8000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_16                       (0x10000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_17                       (0x20000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_18                       (0x40000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_19                       (0x80000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_20                       (0x100000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_21                       (0x200000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_22                       (0x400000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_23                       (0x800000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_24                       (0x1000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_25                       (0x2000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_26                       (0x4000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_27                       (0x8000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_28                       (0x10000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_29                       (0x20000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)
#define SYSCFG_RC_CALIB_RC_CALIB_4_30                       (0x40000000UL << SYSCFG_RC_CALIB_RC_CALIB_4_Pos)

/******************  Bits definition for SYSCFG_TIM_A1_IMX  *******************/
#define SYSCFG_TIMA1IMX_CH_1_Pos                            (0)
#define SYSCFG_TIMA1IMX_CH_1_Msk                            (0x7UL << SYSCFG_TIMA1IMX_CH_1_Pos)
#define SYSCFG_TIMA1IMX_CH_1                                SYSCFG_TIMA1IMX_CH_1_Msk
#define SYSCFG_TIMA1IMX_CH_1_0                              (0x1UL << SYSCFG_TIMA1IMX_CH_1_Pos)
#define SYSCFG_TIMA1IMX_CH_1_1                              (0x2UL << SYSCFG_TIMA1IMX_CH_1_Pos)
#define SYSCFG_TIMA1IMX_CH_1_2                              (0x4UL << SYSCFG_TIMA1IMX_CH_1_Pos)
#define SYSCFG_TIMA1IMX_CH_2_Pos                            (4)
#define SYSCFG_TIMA1IMX_CH_2_Msk                            (0x7UL << SYSCFG_TIMA1IMX_CH_2_Pos)
#define SYSCFG_TIMA1IMX_CH_2                                SYSCFG_TIMA1IMX_CH_2_Msk
#define SYSCFG_TIMA1IMX_CH_2_0                              (0x1UL << SYSCFG_TIMA1IMX_CH_2_Pos)
#define SYSCFG_TIMA1IMX_CH_2_1                              (0x2UL << SYSCFG_TIMA1IMX_CH_2_Pos)
#define SYSCFG_TIMA1IMX_CH_2_2                              (0x4UL << SYSCFG_TIMA1IMX_CH_2_Pos)
#define SYSCFG_TIMA1IMX_CH_3_Pos                            (8)
#define SYSCFG_TIMA1IMX_CH_3_Msk                            (0x7UL << SYSCFG_TIMA1IMX_CH_3_Pos)
#define SYSCFG_TIMA1IMX_CH_3                                SYSCFG_TIMA1IMX_CH_3_Msk
#define SYSCFG_TIMA1IMX_CH_3_0                              (0x1UL << SYSCFG_TIMA1IMX_CH_3_Pos)
#define SYSCFG_TIMA1IMX_CH_3_1                              (0x2UL << SYSCFG_TIMA1IMX_CH_3_Pos)
#define SYSCFG_TIMA1IMX_CH_3_2                              (0x4UL << SYSCFG_TIMA1IMX_CH_3_Pos)
#define SYSCFG_TIMA1IMX_CH_4_Pos                            (12)
#define SYSCFG_TIMA1IMX_CH_4_Msk                            (0x7UL << SYSCFG_TIMA1IMX_CH_4_Pos)
#define SYSCFG_TIMA1IMX_CH_4                                SYSCFG_TIMA1IMX_CH_4_Msk
#define SYSCFG_TIMA1IMX_CH_4_0                              (0x1UL << SYSCFG_TIMA1IMX_CH_4_Pos)
#define SYSCFG_TIMA1IMX_CH_4_1                              (0x2UL << SYSCFG_TIMA1IMX_CH_4_Pos)
#define SYSCFG_TIMA1IMX_CH_4_2                              (0x4UL << SYSCFG_TIMA1IMX_CH_4_Pos)
#define SYSCFG_TIMA1IMX_ETR_Pos                             (16)
#define SYSCFG_TIMA1IMX_ETR_Msk                             (0x7UL << SYSCFG_TIMA1IMX_ETR_Pos)
#define SYSCFG_TIMA1IMX_ETR                                 SYSCFG_TIMA1IMX_ETR_Msk
#define SYSCFG_TIMA1IMX_ETR_0                               (0x1UL << SYSCFG_TIMA1IMX_ETR_Pos)
#define SYSCFG_TIMA1IMX_ETR_1                               (0x2UL << SYSCFG_TIMA1IMX_ETR_Pos)
#define SYSCFG_TIMA1IMX_ETR_2                               (0x4UL << SYSCFG_TIMA1IMX_ETR_Pos)

/******************  Bits definition for SYSCFG_TIM_A2_IMX  *******************/
#define SYSCFG_TIMA2IMX_CH_1_Pos                            (0)
#define SYSCFG_TIMA2IMX_CH_1_Msk                            (0x7UL << SYSCFG_TIMA2IMX_CH_1_Pos)
#define SYSCFG_TIMA2IMX_CH_1                                SYSCFG_TIMA2IMX_CH_1_Msk
#define SYSCFG_TIMA2IMX_CH_1_0                              (0x1UL << SYSCFG_TIMA2IMX_CH_1_Pos)
#define SYSCFG_TIMA2IMX_CH_1_1                              (0x2UL << SYSCFG_TIMA2IMX_CH_1_Pos)
#define SYSCFG_TIMA2IMX_CH_1_2                              (0x4UL << SYSCFG_TIMA2IMX_CH_1_Pos)
#define SYSCFG_TIMA2IMX_CH_2_Pos                            (4)
#define SYSCFG_TIMA2IMX_CH_2_Msk                            (0x7UL << SYSCFG_TIMA2IMX_CH_2_Pos)
#define SYSCFG_TIMA2IMX_CH_2                                SYSCFG_TIMA2IMX_CH_2_Msk
#define SYSCFG_TIMA2IMX_CH_2_0                              (0x1UL << SYSCFG_TIMA2IMX_CH_2_Pos)
#define SYSCFG_TIMA2IMX_CH_2_1                              (0x2UL << SYSCFG_TIMA2IMX_CH_2_Pos)
#define SYSCFG_TIMA2IMX_CH_2_2                              (0x4UL << SYSCFG_TIMA2IMX_CH_2_Pos)
#define SYSCFG_TIMA2IMX_CH_3_Pos                            (8)
#define SYSCFG_TIMA2IMX_CH_3_Msk                            (0x7UL << SYSCFG_TIMA2IMX_CH_3_Pos)
#define SYSCFG_TIMA2IMX_CH_3                                SYSCFG_TIMA2IMX_CH_3_Msk
#define SYSCFG_TIMA2IMX_CH_3_0                              (0x1UL << SYSCFG_TIMA2IMX_CH_3_Pos)
#define SYSCFG_TIMA2IMX_CH_3_1                              (0x2UL << SYSCFG_TIMA2IMX_CH_3_Pos)
#define SYSCFG_TIMA2IMX_CH_3_2                              (0x4UL << SYSCFG_TIMA2IMX_CH_3_Pos)
#define SYSCFG_TIMA2IMX_CH_4_Pos                            (12)
#define SYSCFG_TIMA2IMX_CH_4_Msk                            (0x7UL << SYSCFG_TIMA2IMX_CH_4_Pos)
#define SYSCFG_TIMA2IMX_CH_4                                SYSCFG_TIMA2IMX_CH_4_Msk
#define SYSCFG_TIMA2IMX_CH_4_0                              (0x1UL << SYSCFG_TIMA2IMX_CH_4_Pos)
#define SYSCFG_TIMA2IMX_CH_4_1                              (0x2UL << SYSCFG_TIMA2IMX_CH_4_Pos)
#define SYSCFG_TIMA2IMX_CH_4_2                              (0x4UL << SYSCFG_TIMA2IMX_CH_4_Pos)
#define SYSCFG_TIMA2IMX_ETR_Pos                             (16)
#define SYSCFG_TIMA2IMX_ETR_Msk                             (0x7UL << SYSCFG_TIMA2IMX_ETR_Pos)
#define SYSCFG_TIMA2IMX_ETR                                 SYSCFG_TIMA2IMX_ETR_Msk
#define SYSCFG_TIMA2IMX_ETR_0                               (0x1UL << SYSCFG_TIMA2IMX_ETR_Pos)
#define SYSCFG_TIMA2IMX_ETR_1                               (0x2UL << SYSCFG_TIMA2IMX_ETR_Pos)
#define SYSCFG_TIMA2IMX_ETR_2                               (0x4UL << SYSCFG_TIMA2IMX_ETR_Pos)

/******************  Bits definition for SYSCFG_TIM_G1_IMX  *******************/
#define SYSCFG_TIMG1IMX_CH_1_Pos                            (0)
#define SYSCFG_TIMG1IMX_CH_1_Msk                            (0x7UL << SYSCFG_TIMG1IMX_CH_1_Pos)
#define SYSCFG_TIMG1IMX_CH_1                                SYSCFG_TIMG1IMX_CH_1_Msk
#define SYSCFG_TIMG1IMX_CH_1_0                              (0x1UL << SYSCFG_TIMG1IMX_CH_1_Pos)
#define SYSCFG_TIMG1IMX_CH_1_1                              (0x2UL << SYSCFG_TIMG1IMX_CH_1_Pos)
#define SYSCFG_TIMG1IMX_CH_1_2                              (0x4UL << SYSCFG_TIMG1IMX_CH_1_Pos)
#define SYSCFG_TIMG1IMX_CH_2_Pos                            (4)
#define SYSCFG_TIMG1IMX_CH_2_Msk                            (0x7UL << SYSCFG_TIMG1IMX_CH_2_Pos)
#define SYSCFG_TIMG1IMX_CH_2                                SYSCFG_TIMG1IMX_CH_2_Msk
#define SYSCFG_TIMG1IMX_CH_2_0                              (0x1UL << SYSCFG_TIMG1IMX_CH_2_Pos)
#define SYSCFG_TIMG1IMX_CH_2_1                              (0x2UL << SYSCFG_TIMG1IMX_CH_2_Pos)
#define SYSCFG_TIMG1IMX_CH_2_2                              (0x4UL << SYSCFG_TIMG1IMX_CH_2_Pos)
#define SYSCFG_TIMG1IMX_CH_3_Pos                            (8)
#define SYSCFG_TIMG1IMX_CH_3_Msk                            (0x7UL << SYSCFG_TIMG1IMX_CH_3_Pos)
#define SYSCFG_TIMG1IMX_CH_3                                SYSCFG_TIMG1IMX_CH_3_Msk
#define SYSCFG_TIMG1IMX_CH_3_0                              (0x1UL << SYSCFG_TIMG1IMX_CH_3_Pos)
#define SYSCFG_TIMG1IMX_CH_3_1                              (0x2UL << SYSCFG_TIMG1IMX_CH_3_Pos)
#define SYSCFG_TIMG1IMX_CH_3_2                              (0x4UL << SYSCFG_TIMG1IMX_CH_3_Pos)
#define SYSCFG_TIMG1IMX_CH_4_Pos                            (12)
#define SYSCFG_TIMG1IMX_CH_4_Msk                            (0x7UL << SYSCFG_TIMG1IMX_CH_4_Pos)
#define SYSCFG_TIMG1IMX_CH_4                                SYSCFG_TIMG1IMX_CH_4_Msk
#define SYSCFG_TIMG1IMX_CH_4_0                              (0x1UL << SYSCFG_TIMG1IMX_CH_4_Pos)
#define SYSCFG_TIMG1IMX_CH_4_1                              (0x2UL << SYSCFG_TIMG1IMX_CH_4_Pos)
#define SYSCFG_TIMG1IMX_CH_4_2                              (0x4UL << SYSCFG_TIMG1IMX_CH_4_Pos)
#define SYSCFG_TIMG1IMX_ETR_Pos                             (16)
#define SYSCFG_TIMG1IMX_ETR_Msk                             (0x7UL << SYSCFG_TIMG1IMX_ETR_Pos)
#define SYSCFG_TIMG1IMX_ETR                                 SYSCFG_TIMG1IMX_ETR_Msk
#define SYSCFG_TIMG1IMX_ETR_0                               (0x1UL << SYSCFG_TIMG1IMX_ETR_Pos)
#define SYSCFG_TIMG1IMX_ETR_1                               (0x2UL << SYSCFG_TIMG1IMX_ETR_Pos)
#define SYSCFG_TIMG1IMX_ETR_2                               (0x4UL << SYSCFG_TIMG1IMX_ETR_Pos)

/******************  Bits definition for SYSCFG_TIM_G2_IMX  *******************/
#define SYSCFG_TIMG2IMX_CH_1_Pos                            (0)
#define SYSCFG_TIMG2IMX_CH_1_Msk                            (0x7UL << SYSCFG_TIMG2IMX_CH_1_Pos)
#define SYSCFG_TIMG2IMX_CH_1                                SYSCFG_TIMG2IMX_CH_1_Msk
#define SYSCFG_TIMG2IMX_CH_1_0                              (0x1UL << SYSCFG_TIMG2IMX_CH_1_Pos)
#define SYSCFG_TIMG2IMX_CH_1_1                              (0x2UL << SYSCFG_TIMG2IMX_CH_1_Pos)
#define SYSCFG_TIMG2IMX_CH_1_2                              (0x4UL << SYSCFG_TIMG2IMX_CH_1_Pos)
#define SYSCFG_TIMG2IMX_CH_2_Pos                            (4)
#define SYSCFG_TIMG2IMX_CH_2_Msk                            (0x7UL << SYSCFG_TIMG2IMX_CH_2_Pos)
#define SYSCFG_TIMG2IMX_CH_2                                SYSCFG_TIMG2IMX_CH_2_Msk
#define SYSCFG_TIMG2IMX_CH_2_0                              (0x1UL << SYSCFG_TIMG2IMX_CH_2_Pos)
#define SYSCFG_TIMG2IMX_CH_2_1                              (0x2UL << SYSCFG_TIMG2IMX_CH_2_Pos)
#define SYSCFG_TIMG2IMX_CH_2_2                              (0x4UL << SYSCFG_TIMG2IMX_CH_2_Pos)
#define SYSCFG_TIMG2IMX_CH_3_Pos                            (8)
#define SYSCFG_TIMG2IMX_CH_3_Msk                            (0x7UL << SYSCFG_TIMG2IMX_CH_3_Pos)
#define SYSCFG_TIMG2IMX_CH_3                                SYSCFG_TIMG2IMX_CH_3_Msk
#define SYSCFG_TIMG2IMX_CH_3_0                              (0x1UL << SYSCFG_TIMG2IMX_CH_3_Pos)
#define SYSCFG_TIMG2IMX_CH_3_1                              (0x2UL << SYSCFG_TIMG2IMX_CH_3_Pos)
#define SYSCFG_TIMG2IMX_CH_3_2                              (0x4UL << SYSCFG_TIMG2IMX_CH_3_Pos)
#define SYSCFG_TIMG2IMX_CH_4_Pos                            (12)
#define SYSCFG_TIMG2IMX_CH_4_Msk                            (0x7UL << SYSCFG_TIMG2IMX_CH_4_Pos)
#define SYSCFG_TIMG2IMX_CH_4                                SYSCFG_TIMG2IMX_CH_4_Msk
#define SYSCFG_TIMG2IMX_CH_4_0                              (0x1UL << SYSCFG_TIMG2IMX_CH_4_Pos)
#define SYSCFG_TIMG2IMX_CH_4_1                              (0x2UL << SYSCFG_TIMG2IMX_CH_4_Pos)
#define SYSCFG_TIMG2IMX_CH_4_2                              (0x4UL << SYSCFG_TIMG2IMX_CH_4_Pos)
#define SYSCFG_TIMG2IMX_ETR_Pos                             (16)
#define SYSCFG_TIMG2IMX_ETR_Msk                             (0x7UL << SYSCFG_TIMG2IMX_ETR_Pos)
#define SYSCFG_TIMG2IMX_ETR                                 SYSCFG_TIMG2IMX_ETR_Msk
#define SYSCFG_TIMG2IMX_ETR_0                               (0x1UL << SYSCFG_TIMG2IMX_ETR_Pos)
#define SYSCFG_TIMG2IMX_ETR_1                               (0x2UL << SYSCFG_TIMG2IMX_ETR_Pos)
#define SYSCFG_TIMG2IMX_ETR_2                               (0x4UL << SYSCFG_TIMG2IMX_ETR_Pos)

/******************  Bits definition for SYSCFG_TIM_G3_IMX  *******************/
#define SYSCFG_TIMG3IMX_CH_1_Pos                            (0)
#define SYSCFG_TIMG3IMX_CH_1_Msk                            (0x7UL << SYSCFG_TIMG3IMX_CH_1_Pos)
#define SYSCFG_TIMG3IMX_CH_1                                SYSCFG_TIMG3IMX_CH_1_Msk
#define SYSCFG_TIMG3IMX_CH_1_0                              (0x1UL << SYSCFG_TIMG3IMX_CH_1_Pos)
#define SYSCFG_TIMG3IMX_CH_1_1                              (0x2UL << SYSCFG_TIMG3IMX_CH_1_Pos)
#define SYSCFG_TIMG3IMX_CH_1_2                              (0x4UL << SYSCFG_TIMG3IMX_CH_1_Pos)
#define SYSCFG_TIMG3IMX_CH_2_Pos                            (4)
#define SYSCFG_TIMG3IMX_CH_2_Msk                            (0x7UL << SYSCFG_TIMG3IMX_CH_2_Pos)
#define SYSCFG_TIMG3IMX_CH_2                                SYSCFG_TIMG3IMX_CH_2_Msk
#define SYSCFG_TIMG3IMX_CH_2_0                              (0x1UL << SYSCFG_TIMG3IMX_CH_2_Pos)
#define SYSCFG_TIMG3IMX_CH_2_1                              (0x2UL << SYSCFG_TIMG3IMX_CH_2_Pos)
#define SYSCFG_TIMG3IMX_CH_2_2                              (0x4UL << SYSCFG_TIMG3IMX_CH_2_Pos)
#define SYSCFG_TIMG3IMX_CH_3_Pos                            (8)
#define SYSCFG_TIMG3IMX_CH_3_Msk                            (0x7UL << SYSCFG_TIMG3IMX_CH_3_Pos)
#define SYSCFG_TIMG3IMX_CH_3                                SYSCFG_TIMG3IMX_CH_3_Msk
#define SYSCFG_TIMG3IMX_CH_3_0                              (0x1UL << SYSCFG_TIMG3IMX_CH_3_Pos)
#define SYSCFG_TIMG3IMX_CH_3_1                              (0x2UL << SYSCFG_TIMG3IMX_CH_3_Pos)
#define SYSCFG_TIMG3IMX_CH_3_2                              (0x4UL << SYSCFG_TIMG3IMX_CH_3_Pos)
#define SYSCFG_TIMG3IMX_CH_4_Pos                            (12)
#define SYSCFG_TIMG3IMX_CH_4_Msk                            (0x7UL << SYSCFG_TIMG3IMX_CH_4_Pos)
#define SYSCFG_TIMG3IMX_CH_4                                SYSCFG_TIMG3IMX_CH_4_Msk
#define SYSCFG_TIMG3IMX_CH_4_0                              (0x1UL << SYSCFG_TIMG3IMX_CH_4_Pos)
#define SYSCFG_TIMG3IMX_CH_4_1                              (0x2UL << SYSCFG_TIMG3IMX_CH_4_Pos)
#define SYSCFG_TIMG3IMX_CH_4_2                              (0x4UL << SYSCFG_TIMG3IMX_CH_4_Pos)
#define SYSCFG_TIMG3IMX_ETR_Pos                             (16)
#define SYSCFG_TIMG3IMX_ETR_Msk                             (0x7UL << SYSCFG_TIMG3IMX_ETR_Pos)
#define SYSCFG_TIMG3IMX_ETR                                 SYSCFG_TIMG3IMX_ETR_Msk
#define SYSCFG_TIMG3IMX_ETR_0                               (0x1UL << SYSCFG_TIMG3IMX_ETR_Pos)
#define SYSCFG_TIMG3IMX_ETR_1                               (0x2UL << SYSCFG_TIMG3IMX_ETR_Pos)
#define SYSCFG_TIMG3IMX_ETR_2                               (0x4UL << SYSCFG_TIMG3IMX_ETR_Pos)

/******************  Bits definition for SYSCFG_TIM_G4_IMX  *******************/
#define SYSCFG_TIMG4IMX_CH_1_Pos                            (0)
#define SYSCFG_TIMG4IMX_CH_1_Msk                            (0x7UL << SYSCFG_TIMG4IMX_CH_1_Pos)
#define SYSCFG_TIMG4IMX_CH_1                                SYSCFG_TIMG4IMX_CH_1_Msk
#define SYSCFG_TIMG4IMX_CH_1_0                              (0x1UL << SYSCFG_TIMG4IMX_CH_1_Pos)
#define SYSCFG_TIMG4IMX_CH_1_1                              (0x2UL << SYSCFG_TIMG4IMX_CH_1_Pos)
#define SYSCFG_TIMG4IMX_CH_1_2                              (0x4UL << SYSCFG_TIMG4IMX_CH_1_Pos)
#define SYSCFG_TIMG4IMX_CH_2_Pos                            (4)
#define SYSCFG_TIMG4IMX_CH_2_Msk                            (0x7UL << SYSCFG_TIMG4IMX_CH_2_Pos)
#define SYSCFG_TIMG4IMX_CH_2                                SYSCFG_TIMG4IMX_CH_2_Msk
#define SYSCFG_TIMG4IMX_CH_2_0                              (0x1UL << SYSCFG_TIMG4IMX_CH_2_Pos)
#define SYSCFG_TIMG4IMX_CH_2_1                              (0x2UL << SYSCFG_TIMG4IMX_CH_2_Pos)
#define SYSCFG_TIMG4IMX_CH_2_2                              (0x4UL << SYSCFG_TIMG4IMX_CH_2_Pos)
#define SYSCFG_TIMG4IMX_CH_3_Pos                            (8)
#define SYSCFG_TIMG4IMX_CH_3_Msk                            (0x7UL << SYSCFG_TIMG4IMX_CH_3_Pos)
#define SYSCFG_TIMG4IMX_CH_3                                SYSCFG_TIMG4IMX_CH_3_Msk
#define SYSCFG_TIMG4IMX_CH_3_0                              (0x1UL << SYSCFG_TIMG4IMX_CH_3_Pos)
#define SYSCFG_TIMG4IMX_CH_3_1                              (0x2UL << SYSCFG_TIMG4IMX_CH_3_Pos)
#define SYSCFG_TIMG4IMX_CH_3_2                              (0x4UL << SYSCFG_TIMG4IMX_CH_3_Pos)
#define SYSCFG_TIMG4IMX_CH_4_Pos                            (12)
#define SYSCFG_TIMG4IMX_CH_4_Msk                            (0x7UL << SYSCFG_TIMG4IMX_CH_4_Pos)
#define SYSCFG_TIMG4IMX_CH_4                                SYSCFG_TIMG4IMX_CH_4_Msk
#define SYSCFG_TIMG4IMX_CH_4_0                              (0x1UL << SYSCFG_TIMG4IMX_CH_4_Pos)
#define SYSCFG_TIMG4IMX_CH_4_1                              (0x2UL << SYSCFG_TIMG4IMX_CH_4_Pos)
#define SYSCFG_TIMG4IMX_CH_4_2                              (0x4UL << SYSCFG_TIMG4IMX_CH_4_Pos)
#define SYSCFG_TIMG4IMX_ETR_Pos                             (16)
#define SYSCFG_TIMG4IMX_ETR_Msk                             (0x7UL << SYSCFG_TIMG4IMX_ETR_Pos)
#define SYSCFG_TIMG4IMX_ETR                                 SYSCFG_TIMG4IMX_ETR_Msk
#define SYSCFG_TIMG4IMX_ETR_0                               (0x1UL << SYSCFG_TIMG4IMX_ETR_Pos)
#define SYSCFG_TIMG4IMX_ETR_1                               (0x2UL << SYSCFG_TIMG4IMX_ETR_Pos)
#define SYSCFG_TIMG4IMX_ETR_2                               (0x4UL << SYSCFG_TIMG4IMX_ETR_Pos)

/******************  Bits definition for SYSCFG_TIM_CMS_OC  *******************/
#define SYSCFG_TIMCMSOC_TIMA1_CH1_OS_Pos                    (0)
#define SYSCFG_TIMCMSOC_TIMA1_CH1_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMA1_CH1_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMA1_CH1_OS                        SYSCFG_TIMCMSOC_TIMA1_CH1_OS_Msk
#define SYSCFG_TIMCMSOC_TIMA1_CH2_OS_Pos                    (1)
#define SYSCFG_TIMCMSOC_TIMA1_CH2_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMA1_CH2_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMA1_CH2_OS                        SYSCFG_TIMCMSOC_TIMA1_CH2_OS_Msk
#define SYSCFG_TIMCMSOC_TIMA2_CH1_OS_Pos                    (2)
#define SYSCFG_TIMCMSOC_TIMA2_CH1_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMA2_CH1_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMA2_CH1_OS                        SYSCFG_TIMCMSOC_TIMA2_CH1_OS_Msk
#define SYSCFG_TIMCMSOC_TIMA2_CH2_OS_Pos                    (3)
#define SYSCFG_TIMCMSOC_TIMA2_CH2_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMA2_CH2_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMA2_CH2_OS                        SYSCFG_TIMCMSOC_TIMA2_CH2_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG1_CH1_OS_Pos                    (4)
#define SYSCFG_TIMCMSOC_TIMG1_CH1_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG1_CH1_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG1_CH1_OS                        SYSCFG_TIMCMSOC_TIMG1_CH1_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG1_CH2_OS_Pos                    (5)
#define SYSCFG_TIMCMSOC_TIMG1_CH2_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG1_CH2_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG1_CH2_OS                        SYSCFG_TIMCMSOC_TIMG1_CH2_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG2_CH1_OS_Pos                    (6)
#define SYSCFG_TIMCMSOC_TIMG2_CH1_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG2_CH1_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG2_CH1_OS                        SYSCFG_TIMCMSOC_TIMG2_CH1_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG2_CH2_OS_Pos                    (7)
#define SYSCFG_TIMCMSOC_TIMG2_CH2_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG2_CH2_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG2_CH2_OS                        SYSCFG_TIMCMSOC_TIMG2_CH2_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG3_CH1_OS_Pos                    (8)
#define SYSCFG_TIMCMSOC_TIMG3_CH1_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG3_CH1_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG3_CH1_OS                        SYSCFG_TIMCMSOC_TIMG3_CH1_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG3_CH2_OS_Pos                    (9)
#define SYSCFG_TIMCMSOC_TIMG3_CH2_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG3_CH2_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG3_CH2_OS                        SYSCFG_TIMCMSOC_TIMG3_CH2_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG4_CH1_OS_Pos                    (10)
#define SYSCFG_TIMCMSOC_TIMG4_CH1_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG4_CH1_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG4_CH1_OS                        SYSCFG_TIMCMSOC_TIMG4_CH1_OS_Msk
#define SYSCFG_TIMCMSOC_TIMG4_CH2_OS_Pos                    (11)
#define SYSCFG_TIMCMSOC_TIMG4_CH2_OS_Msk                    (0x1UL << SYSCFG_TIMCMSOC_TIMG4_CH2_OS_Pos)
#define SYSCFG_TIMCMSOC_TIMG4_CH2_OS                        SYSCFG_TIMCMSOC_TIMG4_CH2_OS_Msk

/******************************************************************************/
/*                                                                            */
/*                                   TIM                                      */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for TIM_CR1  ************************/
#define TIM_CR1_CEN_Pos                                     (0)
#define TIM_CR1_CEN_Msk                                     (0x1UL << TIM_CR1_CEN_Pos)
#define TIM_CR1_CEN                                         TIM_CR1_CEN_Msk
#define TIM_CR1_UDIS_Pos                                    (1)
#define TIM_CR1_UDIS_Msk                                    (0x1UL << TIM_CR1_UDIS_Pos)
#define TIM_CR1_UDIS                                        TIM_CR1_UDIS_Msk
#define TIM_CR1_URS_Pos                                     (2)
#define TIM_CR1_URS_Msk                                     (0x1UL << TIM_CR1_URS_Pos)
#define TIM_CR1_URS                                         TIM_CR1_URS_Msk
#define TIM_CR1_OPM_Pos                                     (3)
#define TIM_CR1_OPM_Msk                                     (0x1UL << TIM_CR1_OPM_Pos)
#define TIM_CR1_OPM                                         TIM_CR1_OPM_Msk
#define TIM_CR1_DIR_Pos                                     (4)
#define TIM_CR1_DIR_Msk                                     (0x1UL << TIM_CR1_DIR_Pos)
#define TIM_CR1_DIR                                         TIM_CR1_DIR_Msk
#define TIM_CR1_CMS_Pos                                     (5)
#define TIM_CR1_CMS_Msk                                     (0x3UL << TIM_CR1_CMS_Pos)
#define TIM_CR1_CMS                                         TIM_CR1_CMS_Msk
#define TIM_CR1_CMS_0                                       (0x1UL << TIM_CR1_CMS_Pos)
#define TIM_CR1_CMS_1                                       (0x2UL << TIM_CR1_CMS_Pos)
#define TIM_CR1_ARPE_Pos                                    (7)
#define TIM_CR1_ARPE_Msk                                    (0x1UL << TIM_CR1_ARPE_Pos)
#define TIM_CR1_ARPE                                        TIM_CR1_ARPE_Msk
#define TIM_CR1_CKD_Pos                                     (8)
#define TIM_CR1_CKD_Msk                                     (0x3UL << TIM_CR1_CKD_Pos)
#define TIM_CR1_CKD                                         TIM_CR1_CKD_Msk
#define TIM_CR1_CKD_0                                       (0x1UL << TIM_CR1_CKD_Pos)
#define TIM_CR1_CKD_1                                       (0x2UL << TIM_CR1_CKD_Pos)
#define TIM_CR1_UIFREMAP_Pos                                (11)
#define TIM_CR1_UIFREMAP_Msk                                (0x1UL << TIM_CR1_UIFREMAP_Pos)
#define TIM_CR1_UIFREMAP                                    TIM_CR1_UIFREMAP_Msk

/***********************  Bits definition for TIM_CR2  ************************/
#define TIM_CR2_CCPC_Pos                                    (0)
#define TIM_CR2_CCPC_Msk                                    (0x1UL << TIM_CR2_CCPC_Pos)
#define TIM_CR2_CCPC                                        TIM_CR2_CCPC_Msk
#define TIM_CR2_CCUS_Pos                                    (2)
#define TIM_CR2_CCUS_Msk                                    (0x1UL << TIM_CR2_CCUS_Pos)
#define TIM_CR2_CCUS                                        TIM_CR2_CCUS_Msk
#define TIM_CR2_CCDS_Pos                                    (3)
#define TIM_CR2_CCDS_Msk                                    (0x1UL << TIM_CR2_CCDS_Pos)
#define TIM_CR2_CCDS                                        TIM_CR2_CCDS_Msk
#define TIM_CR2_MMS_Pos                                     (4)
#define TIM_CR2_MMS_Msk                                     (0x7UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS                                         TIM_CR2_MMS_Msk
#define TIM_CR2_MMS_0                                       (0x1UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS_1                                       (0x2UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_MMS_2                                       (0x4UL << TIM_CR2_MMS_Pos)
#define TIM_CR2_TI1S_Pos                                    (7)
#define TIM_CR2_TI1S_Msk                                    (0x1UL << TIM_CR2_TI1S_Pos)
#define TIM_CR2_TI1S                                        TIM_CR2_TI1S_Msk
#define TIM_CR2_OIS1_Pos                                    (8)
#define TIM_CR2_OIS1_Msk                                    (0x1UL << TIM_CR2_OIS1_Pos)
#define TIM_CR2_OIS1                                        TIM_CR2_OIS1_Msk
#define TIM_CR2_OIS1N_Pos                                   (9)
#define TIM_CR2_OIS1N_Msk                                   (0x1UL << TIM_CR2_OIS1N_Pos)
#define TIM_CR2_OIS1N                                       TIM_CR2_OIS1N_Msk
#define TIM_CR2_OIS2_Pos                                    (10)
#define TIM_CR2_OIS2_Msk                                    (0x1UL << TIM_CR2_OIS2_Pos)
#define TIM_CR2_OIS2                                        TIM_CR2_OIS2_Msk
#define TIM_CR2_OIS2N_Pos                                   (11)
#define TIM_CR2_OIS2N_Msk                                   (0x1UL << TIM_CR2_OIS2N_Pos)
#define TIM_CR2_OIS2N                                       TIM_CR2_OIS2N_Msk
#define TIM_CR2_OIS3_Pos                                    (12)
#define TIM_CR2_OIS3_Msk                                    (0x1UL << TIM_CR2_OIS3_Pos)
#define TIM_CR2_OIS3                                        TIM_CR2_OIS3_Msk
#define TIM_CR2_OIS3N_Pos                                   (13)
#define TIM_CR2_OIS3N_Msk                                   (0x1UL << TIM_CR2_OIS3N_Pos)
#define TIM_CR2_OIS3N                                       TIM_CR2_OIS3N_Msk
#define TIM_CR2_OIS4_Pos                                    (14)
#define TIM_CR2_OIS4_Msk                                    (0x1UL << TIM_CR2_OIS4_Pos)
#define TIM_CR2_OIS4                                        TIM_CR2_OIS4_Msk
#define TIM_CR2_OIS5_Pos                                    (16)
#define TIM_CR2_OIS5_Msk                                    (0x1UL << TIM_CR2_OIS5_Pos)
#define TIM_CR2_OIS5                                        TIM_CR2_OIS5_Msk
#define TIM_CR2_OIS6_Pos                                    (18)
#define TIM_CR2_OIS6_Msk                                    (0x1UL << TIM_CR2_OIS6_Pos)
#define TIM_CR2_OIS6                                        TIM_CR2_OIS6_Msk
#define TIM_CR2_MMS2_Pos                                    (20)
#define TIM_CR2_MMS2_Msk                                    (0xfUL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2                                        TIM_CR2_MMS2_Msk
#define TIM_CR2_MMS2_0                                      (0x1UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_1                                      (0x2UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_2                                      (0x4UL << TIM_CR2_MMS2_Pos)
#define TIM_CR2_MMS2_3                                      (0x8UL << TIM_CR2_MMS2_Pos)

/***********************  Bits definition for TIM_SMCR  ***********************/
#define TIM_SMCR_SMS_Pos                                    (0)
#define TIM_SMCR_SMS_Msk                                    (0x10007UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS                                        TIM_SMCR_SMS_Msk
#define TIM_SMCR_SMS_0                                      (0x1UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_1                                      (0x2UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_2                                      (0x4UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_SMS_3                                      (0x10000UL << TIM_SMCR_SMS_Pos)
#define TIM_SMCR_OCCS_Pos                                   (3)
#define TIM_SMCR_OCCS_Msk                                   (0x1UL << TIM_SMCR_OCCS_Pos)
#define TIM_SMCR_OCCS                                       TIM_SMCR_OCCS_Msk
#define TIM_SMCR_TS_Pos                                     (4)
#define TIM_SMCR_TS_Msk                                     (0x30007UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS                                         TIM_SMCR_TS_Msk
#define TIM_SMCR_TS_0                                       (0x1UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_1                                       (0x2UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_2                                       (0x4UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_3                                       (0x10000UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_TS_4                                       (0x20000UL << TIM_SMCR_TS_Pos)
#define TIM_SMCR_MSM_Pos                                    (7)
#define TIM_SMCR_MSM_Msk                                    (0x1UL << TIM_SMCR_MSM_Pos)
#define TIM_SMCR_MSM                                        TIM_SMCR_MSM_Msk
#define TIM_SMCR_ETF_Pos                                    (8)
#define TIM_SMCR_ETF_Msk                                    (0xfUL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF                                        TIM_SMCR_ETF_Msk
#define TIM_SMCR_ETF_0                                      (0x1UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_1                                      (0x2UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_2                                      (0x4UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETF_3                                      (0x8UL << TIM_SMCR_ETF_Pos)
#define TIM_SMCR_ETPS_Pos                                   (12)
#define TIM_SMCR_ETPS_Msk                                   (0x3UL << TIM_SMCR_ETPS_Pos)
#define TIM_SMCR_ETPS                                       TIM_SMCR_ETPS_Msk
#define TIM_SMCR_ETPS_0                                     (0x1UL << TIM_SMCR_ETPS_Pos)
#define TIM_SMCR_ETPS_1                                     (0x2UL << TIM_SMCR_ETPS_Pos)
#define TIM_SMCR_ECE_Pos                                    (14)
#define TIM_SMCR_ECE_Msk                                    (0x1UL << TIM_SMCR_ECE_Pos)
#define TIM_SMCR_ECE                                        TIM_SMCR_ECE_Msk
#define TIM_SMCR_ETP_Pos                                    (15)
#define TIM_SMCR_ETP_Msk                                    (0x1UL << TIM_SMCR_ETP_Pos)
#define TIM_SMCR_ETP                                        TIM_SMCR_ETP_Msk

/***********************  Bits definition for TIM_DIER  ***********************/
#define TIM_DIER_UIE_Pos                                    (0)
#define TIM_DIER_UIE_Msk                                    (0x1UL << TIM_DIER_UIE_Pos)
#define TIM_DIER_UIE                                        TIM_DIER_UIE_Msk
#define TIM_DIER_CC1IE_Pos                                  (1)
#define TIM_DIER_CC1IE_Msk                                  (0x1UL << TIM_DIER_CC1IE_Pos)
#define TIM_DIER_CC1IE                                      TIM_DIER_CC1IE_Msk
#define TIM_DIER_CC2IE_Pos                                  (2)
#define TIM_DIER_CC2IE_Msk                                  (0x1UL << TIM_DIER_CC2IE_Pos)
#define TIM_DIER_CC2IE                                      TIM_DIER_CC2IE_Msk
#define TIM_DIER_CC3IE_Pos                                  (3)
#define TIM_DIER_CC3IE_Msk                                  (0x1UL << TIM_DIER_CC3IE_Pos)
#define TIM_DIER_CC3IE                                      TIM_DIER_CC3IE_Msk
#define TIM_DIER_CC4IE_Pos                                  (4)
#define TIM_DIER_CC4IE_Msk                                  (0x1UL << TIM_DIER_CC4IE_Pos)
#define TIM_DIER_CC4IE                                      TIM_DIER_CC4IE_Msk
#define TIM_DIER_COMIE_Pos                                  (5)
#define TIM_DIER_COMIE_Msk                                  (0x1UL << TIM_DIER_COMIE_Pos)
#define TIM_DIER_COMIE                                      TIM_DIER_COMIE_Msk
#define TIM_DIER_TIE_Pos                                    (6)
#define TIM_DIER_TIE_Msk                                    (0x1UL << TIM_DIER_TIE_Pos)
#define TIM_DIER_TIE                                        TIM_DIER_TIE_Msk
#define TIM_DIER_BIE_Pos                                    (7)
#define TIM_DIER_BIE_Msk                                    (0x1UL << TIM_DIER_BIE_Pos)
#define TIM_DIER_BIE                                        TIM_DIER_BIE_Msk
#define TIM_DIER_UDE_Pos                                    (8)
#define TIM_DIER_UDE_Msk                                    (0x1UL << TIM_DIER_UDE_Pos)
#define TIM_DIER_UDE                                        TIM_DIER_UDE_Msk
#define TIM_DIER_CC1DE_Pos                                  (9)
#define TIM_DIER_CC1DE_Msk                                  (0x1UL << TIM_DIER_CC1DE_Pos)
#define TIM_DIER_CC1DE                                      TIM_DIER_CC1DE_Msk
#define TIM_DIER_CC2DE_Pos                                  (10)
#define TIM_DIER_CC2DE_Msk                                  (0x1UL << TIM_DIER_CC2DE_Pos)
#define TIM_DIER_CC2DE                                      TIM_DIER_CC2DE_Msk
#define TIM_DIER_CC3DE_Pos                                  (11)
#define TIM_DIER_CC3DE_Msk                                  (0x1UL << TIM_DIER_CC3DE_Pos)
#define TIM_DIER_CC3DE                                      TIM_DIER_CC3DE_Msk
#define TIM_DIER_CC4DE_Pos                                  (12)
#define TIM_DIER_CC4DE_Msk                                  (0x1UL << TIM_DIER_CC4DE_Pos)
#define TIM_DIER_CC4DE                                      TIM_DIER_CC4DE_Msk
#define TIM_DIER_COMDE_Pos                                  (13)
#define TIM_DIER_COMDE_Msk                                  (0x1UL << TIM_DIER_COMDE_Pos)
#define TIM_DIER_COMDE                                      TIM_DIER_COMDE_Msk
#define TIM_DIER_TDE_Pos                                    (14)
#define TIM_DIER_TDE_Msk                                    (0x1UL << TIM_DIER_TDE_Pos)
#define TIM_DIER_TDE                                        TIM_DIER_TDE_Msk

/************************  Bits definition for TIM_SR  ************************/
#define TIM_SR_UIF_Pos                                      (0)
#define TIM_SR_UIF_Msk                                      (0x1UL << TIM_SR_UIF_Pos)
#define TIM_SR_UIF                                          TIM_SR_UIF_Msk
#define TIM_SR_CC1IF_Pos                                    (1)
#define TIM_SR_CC1IF_Msk                                    (0x1UL << TIM_SR_CC1IF_Pos)
#define TIM_SR_CC1IF                                        TIM_SR_CC1IF_Msk
#define TIM_SR_CC2IF_Pos                                    (2)
#define TIM_SR_CC2IF_Msk                                    (0x1UL << TIM_SR_CC2IF_Pos)
#define TIM_SR_CC2IF                                        TIM_SR_CC2IF_Msk
#define TIM_SR_CC3IF_Pos                                    (3)
#define TIM_SR_CC3IF_Msk                                    (0x1UL << TIM_SR_CC3IF_Pos)
#define TIM_SR_CC3IF                                        TIM_SR_CC3IF_Msk
#define TIM_SR_CC4IF_Pos                                    (4)
#define TIM_SR_CC4IF_Msk                                    (0x1UL << TIM_SR_CC4IF_Pos)
#define TIM_SR_CC4IF                                        TIM_SR_CC4IF_Msk
#define TIM_SR_COMIF_Pos                                    (5)
#define TIM_SR_COMIF_Msk                                    (0x1UL << TIM_SR_COMIF_Pos)
#define TIM_SR_COMIF                                        TIM_SR_COMIF_Msk
#define TIM_SR_TIF_Pos                                      (6)
#define TIM_SR_TIF_Msk                                      (0x1UL << TIM_SR_TIF_Pos)
#define TIM_SR_TIF                                          TIM_SR_TIF_Msk
#define TIM_SR_BIF_Pos                                      (7)
#define TIM_SR_BIF_Msk                                      (0x1UL << TIM_SR_BIF_Pos)
#define TIM_SR_BIF                                          TIM_SR_BIF_Msk
#define TIM_SR_B2IF_Pos                                     (8)
#define TIM_SR_B2IF_Msk                                     (0x1UL << TIM_SR_B2IF_Pos)
#define TIM_SR_B2IF                                         TIM_SR_B2IF_Msk
#define TIM_SR_CC1OF_Pos                                    (9)
#define TIM_SR_CC1OF_Msk                                    (0x1UL << TIM_SR_CC1OF_Pos)
#define TIM_SR_CC1OF                                        TIM_SR_CC1OF_Msk
#define TIM_SR_CC2OF_Pos                                    (10)
#define TIM_SR_CC2OF_Msk                                    (0x1UL << TIM_SR_CC2OF_Pos)
#define TIM_SR_CC2OF                                        TIM_SR_CC2OF_Msk
#define TIM_SR_CC3OF_Pos                                    (11)
#define TIM_SR_CC3OF_Msk                                    (0x1UL << TIM_SR_CC3OF_Pos)
#define TIM_SR_CC3OF                                        TIM_SR_CC3OF_Msk
#define TIM_SR_CC4OF_Pos                                    (12)
#define TIM_SR_CC4OF_Msk                                    (0x1UL << TIM_SR_CC4OF_Pos)
#define TIM_SR_CC4OF                                        TIM_SR_CC4OF_Msk
#define TIM_SR_SBIF_Pos                                     (13)
#define TIM_SR_SBIF_Msk                                     (0x1UL << TIM_SR_SBIF_Pos)
#define TIM_SR_SBIF                                         TIM_SR_SBIF_Msk
#define TIM_SR_CC5IF_Pos                                    (16)
#define TIM_SR_CC5IF_Msk                                    (0x1UL << TIM_SR_CC5IF_Pos)
#define TIM_SR_CC5IF                                        TIM_SR_CC5IF_Msk
#define TIM_SR_CC6IF_Pos                                    (17)
#define TIM_SR_CC6IF_Msk                                    (0x1UL << TIM_SR_CC6IF_Pos)
#define TIM_SR_CC6IF                                        TIM_SR_CC6IF_Msk
#define TIM_SR_DMA_Pos                                      (29)
#define TIM_SR_DMA_Msk                                      (0x7UL << TIM_SR_DMA_Pos)
#define TIM_SR_DMA                                          TIM_SR_DMA_Msk
#define TIM_SR_DMA_0                                        (0x1UL << TIM_SR_DMA_Pos)
#define TIM_SR_DMA_1                                        (0x2UL << TIM_SR_DMA_Pos)
#define TIM_SR_DMA_2                                        (0x4UL << TIM_SR_DMA_Pos)

/***********************  Bits definition for TIM_EGR  ************************/
#define TIM_EGR_UG_Pos                                      (0)
#define TIM_EGR_UG_Msk                                      (0x1UL << TIM_EGR_UG_Pos)
#define TIM_EGR_UG                                          TIM_EGR_UG_Msk
#define TIM_EGR_CC1G_Pos                                    (1)
#define TIM_EGR_CC1G_Msk                                    (0x1UL << TIM_EGR_CC1G_Pos)
#define TIM_EGR_CC1G                                        TIM_EGR_CC1G_Msk
#define TIM_EGR_CC2G_Pos                                    (2)
#define TIM_EGR_CC2G_Msk                                    (0x1UL << TIM_EGR_CC2G_Pos)
#define TIM_EGR_CC2G                                        TIM_EGR_CC2G_Msk
#define TIM_EGR_CC3G_Pos                                    (3)
#define TIM_EGR_CC3G_Msk                                    (0x1UL << TIM_EGR_CC3G_Pos)
#define TIM_EGR_CC3G                                        TIM_EGR_CC3G_Msk
#define TIM_EGR_CC4G_Pos                                    (4)
#define TIM_EGR_CC4G_Msk                                    (0x1UL << TIM_EGR_CC4G_Pos)
#define TIM_EGR_CC4G                                        TIM_EGR_CC4G_Msk
#define TIM_EGR_COMG_Pos                                    (5)
#define TIM_EGR_COMG_Msk                                    (0x1UL << TIM_EGR_COMG_Pos)
#define TIM_EGR_COMG                                        TIM_EGR_COMG_Msk
#define TIM_EGR_TG_Pos                                      (6)
#define TIM_EGR_TG_Msk                                      (0x1UL << TIM_EGR_TG_Pos)
#define TIM_EGR_TG                                          TIM_EGR_TG_Msk
#define TIM_EGR_BG_Pos                                      (7)
#define TIM_EGR_BG_Msk                                      (0x1UL << TIM_EGR_BG_Pos)
#define TIM_EGR_BG                                          TIM_EGR_BG_Msk
#define TIM_EGR_B2G_Pos                                     (8)
#define TIM_EGR_B2G_Msk                                     (0x1UL << TIM_EGR_B2G_Pos)
#define TIM_EGR_B2G                                         TIM_EGR_B2G_Msk

/**********************  Bits definition for TIM_CCMR1  ***********************/
#define TIM_CCMR1_CC1S_Pos                                  (0)
#define TIM_CCMR1_CC1S_Msk                                  (0x3UL << TIM_CCMR1_CC1S_Pos)
#define TIM_CCMR1_CC1S                                      TIM_CCMR1_CC1S_Msk
#define TIM_CCMR1_CC1S_0                                    (0x1UL << TIM_CCMR1_CC1S_Pos)
#define TIM_CCMR1_CC1S_1                                    (0x2UL << TIM_CCMR1_CC1S_Pos)
#define TIM_CCMR1_OC1FE_Pos                                 (2)
#define TIM_CCMR1_OC1FE_Msk                                 (0x1UL << TIM_CCMR1_OC1FE_Pos)
#define TIM_CCMR1_OC1FE                                     TIM_CCMR1_OC1FE_Msk
#define TIM_CCMR1_OC1PE_Pos                                 (3)
#define TIM_CCMR1_OC1PE_Msk                                 (0x1UL << TIM_CCMR1_OC1PE_Pos)
#define TIM_CCMR1_OC1PE                                     TIM_CCMR1_OC1PE_Msk
#define TIM_CCMR1_OC1M_Pos                                  (4)
#define TIM_CCMR1_OC1M_Msk                                  (0x1007UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M                                      TIM_CCMR1_OC1M_Msk
#define TIM_CCMR1_OC1M_0                                    (0x1UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_1                                    (0x2UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_2                                    (0x4UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1M_3                                    (0x1000UL << TIM_CCMR1_OC1M_Pos)
#define TIM_CCMR1_OC1CE_Pos                                 (7)
#define TIM_CCMR1_OC1CE_Msk                                 (0x1UL << TIM_CCMR1_OC1CE_Pos)
#define TIM_CCMR1_OC1CE                                     TIM_CCMR1_OC1CE_Msk
#define TIM_CCMR1_CC2S_Pos                                  (8)
#define TIM_CCMR1_CC2S_Msk                                  (0x3UL << TIM_CCMR1_CC2S_Pos)
#define TIM_CCMR1_CC2S                                      TIM_CCMR1_CC2S_Msk
#define TIM_CCMR1_CC2S_0                                    (0x1UL << TIM_CCMR1_CC2S_Pos)
#define TIM_CCMR1_CC2S_1                                    (0x2UL << TIM_CCMR1_CC2S_Pos)
#define TIM_CCMR1_OC2FE_Pos                                 (10)
#define TIM_CCMR1_OC2FE_Msk                                 (0x1UL << TIM_CCMR1_OC2FE_Pos)
#define TIM_CCMR1_OC2FE                                     TIM_CCMR1_OC2FE_Msk
#define TIM_CCMR1_OC2PE_Pos                                 (11)
#define TIM_CCMR1_OC2PE_Msk                                 (0x1UL << TIM_CCMR1_OC2PE_Pos)
#define TIM_CCMR1_OC2PE                                     TIM_CCMR1_OC2PE_Msk
#define TIM_CCMR1_OC2M_Pos                                  (12)
#define TIM_CCMR1_OC2M_Msk                                  (0x1007UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M                                      TIM_CCMR1_OC2M_Msk
#define TIM_CCMR1_OC2M_0                                    (0x1UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_1                                    (0x2UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_2                                    (0x4UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2M_3                                    (0x1000UL << TIM_CCMR1_OC2M_Pos)
#define TIM_CCMR1_OC2CE_Pos                                 (15)
#define TIM_CCMR1_OC2CE_Msk                                 (0x1UL << TIM_CCMR1_OC2CE_Pos)
#define TIM_CCMR1_OC2CE                                     TIM_CCMR1_OC2CE_Msk
#define TIM_CCMR1_IC1PSC_Pos                                (2)
#define TIM_CCMR1_IC1PSC_Msk                                (0x3UL << TIM_CCMR1_IC1PSC_Pos)
#define TIM_CCMR1_IC1PSC                                    TIM_CCMR1_IC1PSC_Msk
#define TIM_CCMR1_IC1PSC_0                                  (0x1UL << TIM_CCMR1_IC1PSC_Pos)
#define TIM_CCMR1_IC1PSC_1                                  (0x2UL << TIM_CCMR1_IC1PSC_Pos)
#define TIM_CCMR1_IC1F_Pos                                  (4)
#define TIM_CCMR1_IC1F_Msk                                  (0xfUL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F                                      TIM_CCMR1_IC1F_Msk
#define TIM_CCMR1_IC1F_0                                    (0x1UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_1                                    (0x2UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_2                                    (0x4UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC1F_3                                    (0x8UL << TIM_CCMR1_IC1F_Pos)
#define TIM_CCMR1_IC2PSC_Pos                                (10)
#define TIM_CCMR1_IC2PSC_Msk                                (0x3UL << TIM_CCMR1_IC2PSC_Pos)
#define TIM_CCMR1_IC2PSC                                    TIM_CCMR1_IC2PSC_Msk
#define TIM_CCMR1_IC2PSC_0                                  (0x1UL << TIM_CCMR1_IC2PSC_Pos)
#define TIM_CCMR1_IC2PSC_1                                  (0x2UL << TIM_CCMR1_IC2PSC_Pos)
#define TIM_CCMR1_IC2F_Pos                                  (12)
#define TIM_CCMR1_IC2F_Msk                                  (0xfUL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F                                      TIM_CCMR1_IC2F_Msk
#define TIM_CCMR1_IC2F_0                                    (0x1UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_1                                    (0x2UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_2                                    (0x4UL << TIM_CCMR1_IC2F_Pos)
#define TIM_CCMR1_IC2F_3                                    (0x8UL << TIM_CCMR1_IC2F_Pos)

/**********************  Bits definition for TIM_CCMR2  ***********************/
#define TIM_CCMR2_CC3S_Pos                                  (0)
#define TIM_CCMR2_CC3S_Msk                                  (0x3UL << TIM_CCMR2_CC3S_Pos)
#define TIM_CCMR2_CC3S                                      TIM_CCMR2_CC3S_Msk
#define TIM_CCMR2_CC3S_0                                    (0x1UL << TIM_CCMR2_CC3S_Pos)
#define TIM_CCMR2_CC3S_1                                    (0x2UL << TIM_CCMR2_CC3S_Pos)
#define TIM_CCMR2_OC3FE_Pos                                 (2)
#define TIM_CCMR2_OC3FE_Msk                                 (0x1UL << TIM_CCMR2_OC3FE_Pos)
#define TIM_CCMR2_OC3FE                                     TIM_CCMR2_OC3FE_Msk
#define TIM_CCMR2_OC3PE_Pos                                 (3)
#define TIM_CCMR2_OC3PE_Msk                                 (0x1UL << TIM_CCMR2_OC3PE_Pos)
#define TIM_CCMR2_OC3PE                                     TIM_CCMR2_OC3PE_Msk
#define TIM_CCMR2_OC3M_Pos                                  (4)
#define TIM_CCMR2_OC3M_Msk                                  (0x1007UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M                                      TIM_CCMR2_OC3M_Msk
#define TIM_CCMR2_OC3M_0                                    (0x1UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_1                                    (0x2UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_2                                    (0x4UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3M_3                                    (0x1000UL << TIM_CCMR2_OC3M_Pos)
#define TIM_CCMR2_OC3CE_Pos                                 (7)
#define TIM_CCMR2_OC3CE_Msk                                 (0x1UL << TIM_CCMR2_OC3CE_Pos)
#define TIM_CCMR2_OC3CE                                     TIM_CCMR2_OC3CE_Msk
#define TIM_CCMR2_CC4S_Pos                                  (8)
#define TIM_CCMR2_CC4S_Msk                                  (0x3UL << TIM_CCMR2_CC4S_Pos)
#define TIM_CCMR2_CC4S                                      TIM_CCMR2_CC4S_Msk
#define TIM_CCMR2_CC4S_0                                    (0x1UL << TIM_CCMR2_CC4S_Pos)
#define TIM_CCMR2_CC4S_1                                    (0x2UL << TIM_CCMR2_CC4S_Pos)
#define TIM_CCMR2_OC4FE_Pos                                 (10)
#define TIM_CCMR2_OC4FE_Msk                                 (0x1UL << TIM_CCMR2_OC4FE_Pos)
#define TIM_CCMR2_OC4FE                                     TIM_CCMR2_OC4FE_Msk
#define TIM_CCMR2_OC4PE_Pos                                 (11)
#define TIM_CCMR2_OC4PE_Msk                                 (0x1UL << TIM_CCMR2_OC4PE_Pos)
#define TIM_CCMR2_OC4PE                                     TIM_CCMR2_OC4PE_Msk
#define TIM_CCMR2_OC4M_Pos                                  (12)
#define TIM_CCMR2_OC4M_Msk                                  (0x1007UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M                                      TIM_CCMR2_OC4M_Msk
#define TIM_CCMR2_OC4M_0                                    (0x1UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_1                                    (0x2UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_2                                    (0x4UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4M_3                                    (0x1000UL << TIM_CCMR2_OC4M_Pos)
#define TIM_CCMR2_OC4CE_Pos                                 (15)
#define TIM_CCMR2_OC4CE_Msk                                 (0x1UL << TIM_CCMR2_OC4CE_Pos)
#define TIM_CCMR2_OC4CE                                     TIM_CCMR2_OC4CE_Msk
#define TIM_CCMR2_IC3PSC_Pos                                (2)
#define TIM_CCMR2_IC3PSC_Msk                                (0x3UL << TIM_CCMR2_IC3PSC_Pos)
#define TIM_CCMR2_IC3PSC                                    TIM_CCMR2_IC3PSC_Msk
#define TIM_CCMR2_IC3PSC_0                                  (0x1UL << TIM_CCMR2_IC3PSC_Pos)
#define TIM_CCMR2_IC3PSC_1                                  (0x2UL << TIM_CCMR2_IC3PSC_Pos)
#define TIM_CCMR2_IC3F_Pos                                  (4)
#define TIM_CCMR2_IC3F_Msk                                  (0xfUL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F                                      TIM_CCMR2_IC3F_Msk
#define TIM_CCMR2_IC3F_0                                    (0x1UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_1                                    (0x2UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_2                                    (0x4UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC3F_3                                    (0x8UL << TIM_CCMR2_IC3F_Pos)
#define TIM_CCMR2_IC4PSC_Pos                                (10)
#define TIM_CCMR2_IC4PSC_Msk                                (0x3UL << TIM_CCMR2_IC4PSC_Pos)
#define TIM_CCMR2_IC4PSC                                    TIM_CCMR2_IC4PSC_Msk
#define TIM_CCMR2_IC4PSC_0                                  (0x1UL << TIM_CCMR2_IC4PSC_Pos)
#define TIM_CCMR2_IC4PSC_1                                  (0x2UL << TIM_CCMR2_IC4PSC_Pos)
#define TIM_CCMR2_IC4F_Pos                                  (12)
#define TIM_CCMR2_IC4F_Msk                                  (0xfUL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F                                      TIM_CCMR2_IC4F_Msk
#define TIM_CCMR2_IC4F_0                                    (0x1UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_1                                    (0x2UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_2                                    (0x4UL << TIM_CCMR2_IC4F_Pos)
#define TIM_CCMR2_IC4F_3                                    (0x8UL << TIM_CCMR2_IC4F_Pos)

/***********************  Bits definition for TIM_CCER  ***********************/
#define TIM_CCER_CC1E_Pos                                   (0)
#define TIM_CCER_CC1E_Msk                                   (0x1UL << TIM_CCER_CC1E_Pos)
#define TIM_CCER_CC1E                                       TIM_CCER_CC1E_Msk
#define TIM_CCER_CC1P_Pos                                   (1)
#define TIM_CCER_CC1P_Msk                                   (0x1UL << TIM_CCER_CC1P_Pos)
#define TIM_CCER_CC1P                                       TIM_CCER_CC1P_Msk
#define TIM_CCER_CC1NE_Pos                                  (2)
#define TIM_CCER_CC1NE_Msk                                  (0x1UL << TIM_CCER_CC1NE_Pos)
#define TIM_CCER_CC1NE                                      TIM_CCER_CC1NE_Msk
#define TIM_CCER_CC1NP_Pos                                  (3)
#define TIM_CCER_CC1NP_Msk                                  (0x1UL << TIM_CCER_CC1NP_Pos)
#define TIM_CCER_CC1NP                                      TIM_CCER_CC1NP_Msk
#define TIM_CCER_CC2E_Pos                                   (4)
#define TIM_CCER_CC2E_Msk                                   (0x1UL << TIM_CCER_CC2E_Pos)
#define TIM_CCER_CC2E                                       TIM_CCER_CC2E_Msk
#define TIM_CCER_CC2P_Pos                                   (5)
#define TIM_CCER_CC2P_Msk                                   (0x1UL << TIM_CCER_CC2P_Pos)
#define TIM_CCER_CC2P                                       TIM_CCER_CC2P_Msk
#define TIM_CCER_CC2NE_Pos                                  (6)
#define TIM_CCER_CC2NE_Msk                                  (0x1UL << TIM_CCER_CC2NE_Pos)
#define TIM_CCER_CC2NE                                      TIM_CCER_CC2NE_Msk
#define TIM_CCER_CC2NP_Pos                                  (7)
#define TIM_CCER_CC2NP_Msk                                  (0x1UL << TIM_CCER_CC2NP_Pos)
#define TIM_CCER_CC2NP                                      TIM_CCER_CC2NP_Msk
#define TIM_CCER_CC3E_Pos                                   (8)
#define TIM_CCER_CC3E_Msk                                   (0x1UL << TIM_CCER_CC3E_Pos)
#define TIM_CCER_CC3E                                       TIM_CCER_CC3E_Msk
#define TIM_CCER_CC3P_Pos                                   (9)
#define TIM_CCER_CC3P_Msk                                   (0x1UL << TIM_CCER_CC3P_Pos)
#define TIM_CCER_CC3P                                       TIM_CCER_CC3P_Msk
#define TIM_CCER_CC3NE_Pos                                  (10)
#define TIM_CCER_CC3NE_Msk                                  (0x1UL << TIM_CCER_CC3NE_Pos)
#define TIM_CCER_CC3NE                                      TIM_CCER_CC3NE_Msk
#define TIM_CCER_CC3NP_Pos                                  (11)
#define TIM_CCER_CC3NP_Msk                                  (0x1UL << TIM_CCER_CC3NP_Pos)
#define TIM_CCER_CC3NP                                      TIM_CCER_CC3NP_Msk
#define TIM_CCER_CC4E_Pos                                   (12)
#define TIM_CCER_CC4E_Msk                                   (0x1UL << TIM_CCER_CC4E_Pos)
#define TIM_CCER_CC4E                                       TIM_CCER_CC4E_Msk
#define TIM_CCER_CC4P_Pos                                   (13)
#define TIM_CCER_CC4P_Msk                                   (0x1UL << TIM_CCER_CC4P_Pos)
#define TIM_CCER_CC4P                                       TIM_CCER_CC4P_Msk
#define TIM_CCER_CC4NP_Pos                                  (15)
#define TIM_CCER_CC4NP_Msk                                  (0x1UL << TIM_CCER_CC4NP_Pos)
#define TIM_CCER_CC4NP                                      TIM_CCER_CC4NP_Msk
#define TIM_CCER_CC5E_Pos                                   (16)
#define TIM_CCER_CC5E_Msk                                   (0x1UL << TIM_CCER_CC5E_Pos)
#define TIM_CCER_CC5E                                       TIM_CCER_CC5E_Msk
#define TIM_CCER_CC5P_Pos                                   (17)
#define TIM_CCER_CC5P_Msk                                   (0x1UL << TIM_CCER_CC5P_Pos)
#define TIM_CCER_CC5P                                       TIM_CCER_CC5P_Msk
#define TIM_CCER_CC6E_Pos                                   (20)
#define TIM_CCER_CC6E_Msk                                   (0x1UL << TIM_CCER_CC6E_Pos)
#define TIM_CCER_CC6E                                       TIM_CCER_CC6E_Msk
#define TIM_CCER_CC6P_Pos                                   (21)
#define TIM_CCER_CC6P_Msk                                   (0x1UL << TIM_CCER_CC6P_Pos)
#define TIM_CCER_CC6P                                       TIM_CCER_CC6P_Msk

/***********************  Bits definition for TIM_CNT  ************************/
#define TIM_CNT_CNT_Pos                                     (0)
#define TIM_CNT_CNT_Msk                                     (0xffffffffUL << TIM_CNT_CNT_Pos)
#define TIM_CNT_CNT                                         TIM_CNT_CNT_Msk
#define TIM_CNT_UIFCPY_Pos                                  (31)
#define TIM_CNT_UIFCPY_Msk                                  (0x1UL << TIM_CNT_UIFCPY_Pos)
#define TIM_CNT_UIFCPY                                      TIM_CNT_UIFCPY_Msk

/***********************  Bits definition for TIM_PSC  ************************/
#define TIM_PSC_PSC_Pos                                     (0)
#define TIM_PSC_PSC_Msk                                     (0xffffUL << TIM_PSC_PSC_Pos)
#define TIM_PSC_PSC                                         TIM_PSC_PSC_Msk

/***********************  Bits definition for TIM_ARR  ************************/
#define TIM_ARR_ARR_Pos                                     (0)
#define TIM_ARR_ARR_Msk                                     (0xffffffffUL << TIM_ARR_ARR_Pos)
#define TIM_ARR_ARR                                         TIM_ARR_ARR_Msk

/***********************  Bits definition for TIM_RCR  ************************/
#define TIM_RCR_REP_Pos                                     (0)
#define TIM_RCR_REP_Msk                                     (0xffffUL << TIM_RCR_REP_Pos)
#define TIM_RCR_REP                                         TIM_RCR_REP_Msk

/***********************  Bits definition for TIM_CCR1  ***********************/
#define TIM_CCR1_CCR1_Pos                                   (0)
#define TIM_CCR1_CCR1_Msk                                   (0xffffUL << TIM_CCR1_CCR1_Pos)
#define TIM_CCR1_CCR1                                       TIM_CCR1_CCR1_Msk

/***********************  Bits definition for TIM_CCR2  ***********************/
#define TIM_CCR2_CCR2_Pos                                   (0)
#define TIM_CCR2_CCR2_Msk                                   (0xffffUL << TIM_CCR2_CCR2_Pos)
#define TIM_CCR2_CCR2                                       TIM_CCR2_CCR2_Msk

/***********************  Bits definition for TIM_CCR3  ***********************/
#define TIM_CCR3_CCR3_Pos                                   (0)
#define TIM_CCR3_CCR3_Msk                                   (0xffffUL << TIM_CCR3_CCR3_Pos)
#define TIM_CCR3_CCR3                                       TIM_CCR3_CCR3_Msk

/***********************  Bits definition for TIM_CCR4  ***********************/
#define TIM_CCR4_CCR4_Pos                                   (0)
#define TIM_CCR4_CCR4_Msk                                   (0xffffUL << TIM_CCR4_CCR4_Pos)
#define TIM_CCR4_CCR4                                       TIM_CCR4_CCR4_Msk

/***********************  Bits definition for TIM_BDTR  ***********************/
#define TIM_BDTR_DTG_Pos                                    (0)
#define TIM_BDTR_DTG_Msk                                    (0xffUL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG                                        TIM_BDTR_DTG_Msk
#define TIM_BDTR_DTG_0                                      (0x1UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_1                                      (0x2UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_2                                      (0x4UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_3                                      (0x8UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_4                                      (0x10UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_5                                      (0x20UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_6                                      (0x40UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_DTG_7                                      (0x80UL << TIM_BDTR_DTG_Pos)
#define TIM_BDTR_LOCK_Pos                                   (8)
#define TIM_BDTR_LOCK_Msk                                   (0x3UL << TIM_BDTR_LOCK_Pos)
#define TIM_BDTR_LOCK                                       TIM_BDTR_LOCK_Msk
#define TIM_BDTR_LOCK_0                                     (0x1UL << TIM_BDTR_LOCK_Pos)
#define TIM_BDTR_LOCK_1                                     (0x2UL << TIM_BDTR_LOCK_Pos)
#define TIM_BDTR_OSSI_Pos                                   (10)
#define TIM_BDTR_OSSI_Msk                                   (0x1UL << TIM_BDTR_OSSI_Pos)
#define TIM_BDTR_OSSI                                       TIM_BDTR_OSSI_Msk
#define TIM_BDTR_OSSR_Pos                                   (11)
#define TIM_BDTR_OSSR_Msk                                   (0x1UL << TIM_BDTR_OSSR_Pos)
#define TIM_BDTR_OSSR                                       TIM_BDTR_OSSR_Msk
#define TIM_BDTR_BKE_Pos                                    (12)
#define TIM_BDTR_BKE_Msk                                    (0x1UL << TIM_BDTR_BKE_Pos)
#define TIM_BDTR_BKE                                        TIM_BDTR_BKE_Msk
#define TIM_BDTR_BKP_Pos                                    (13)
#define TIM_BDTR_BKP_Msk                                    (0x1UL << TIM_BDTR_BKP_Pos)
#define TIM_BDTR_BKP                                        TIM_BDTR_BKP_Msk
#define TIM_BDTR_AOE_Pos                                    (14)
#define TIM_BDTR_AOE_Msk                                    (0x1UL << TIM_BDTR_AOE_Pos)
#define TIM_BDTR_AOE                                        TIM_BDTR_AOE_Msk
#define TIM_BDTR_MOE_Pos                                    (15)
#define TIM_BDTR_MOE_Msk                                    (0x1UL << TIM_BDTR_MOE_Pos)
#define TIM_BDTR_MOE                                        TIM_BDTR_MOE_Msk
#define TIM_BDTR_BKF_Pos                                    (16)
#define TIM_BDTR_BKF_Msk                                    (0xfUL << TIM_BDTR_BKF_Pos)
#define TIM_BDTR_BKF                                        TIM_BDTR_BKF_Msk
#define TIM_BDTR_BKF_0                                      (0x1UL << TIM_BDTR_BKF_Pos)
#define TIM_BDTR_BKF_1                                      (0x2UL << TIM_BDTR_BKF_Pos)
#define TIM_BDTR_BKF_2                                      (0x4UL << TIM_BDTR_BKF_Pos)
#define TIM_BDTR_BKF_3                                      (0x8UL << TIM_BDTR_BKF_Pos)
#define TIM_BDTR_BK2F_Pos                                   (20)
#define TIM_BDTR_BK2F_Msk                                   (0xfUL << TIM_BDTR_BK2F_Pos)
#define TIM_BDTR_BK2F                                       TIM_BDTR_BK2F_Msk
#define TIM_BDTR_BK2F_0                                     (0x1UL << TIM_BDTR_BK2F_Pos)
#define TIM_BDTR_BK2F_1                                     (0x2UL << TIM_BDTR_BK2F_Pos)
#define TIM_BDTR_BK2F_2                                     (0x4UL << TIM_BDTR_BK2F_Pos)
#define TIM_BDTR_BK2F_3                                     (0x8UL << TIM_BDTR_BK2F_Pos)
#define TIM_BDTR_BK2E_Pos                                   (24)
#define TIM_BDTR_BK2E_Msk                                   (0x1UL << TIM_BDTR_BK2E_Pos)
#define TIM_BDTR_BK2E                                       TIM_BDTR_BK2E_Msk
#define TIM_BDTR_BK2P_Pos                                   (25)
#define TIM_BDTR_BK2P_Msk                                   (0x1UL << TIM_BDTR_BK2P_Pos)
#define TIM_BDTR_BK2P                                       TIM_BDTR_BK2P_Msk
#define TIM_BDTR_BKDSRM_Pos                                 (26)
#define TIM_BDTR_BKDSRM_Msk                                 (0x1UL << TIM_BDTR_BKDSRM_Pos)
#define TIM_BDTR_BKDSRM                                     TIM_BDTR_BKDSRM_Msk
#define TIM_BDTR_BK2DSRM_Pos                                (27)
#define TIM_BDTR_BK2DSRM_Msk                                (0x1UL << TIM_BDTR_BK2DSRM_Pos)
#define TIM_BDTR_BK2DSRM                                    TIM_BDTR_BK2DSRM_Msk
#define TIM_BDTR_BKBID_Pos                                  (28)
#define TIM_BDTR_BKBID_Msk                                  (0x1UL << TIM_BDTR_BKBID_Pos)
#define TIM_BDTR_BKBID                                      TIM_BDTR_BKBID_Msk
#define TIM_BDTR_BK2BID_Pos                                 (29)
#define TIM_BDTR_BK2BID_Msk                                 (0x1UL << TIM_BDTR_BK2BID_Pos)
#define TIM_BDTR_BK2BID                                     TIM_BDTR_BK2BID_Msk

/***********************  Bits definition for TIM_DCR  ************************/
#define TIM_DCR_DBA_Pos                                     (0)
#define TIM_DCR_DBA_Msk                                     (0x1fUL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA                                         TIM_DCR_DBA_Msk
#define TIM_DCR_DBA_0                                       (0x1UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_1                                       (0x2UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_2                                       (0x4UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_3                                       (0x8UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBA_4                                       (0x10UL << TIM_DCR_DBA_Pos)
#define TIM_DCR_DBL_Pos                                     (8)
#define TIM_DCR_DBL_Msk                                     (0x1fUL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL                                         TIM_DCR_DBL_Msk
#define TIM_DCR_DBL_0                                       (0x1UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_1                                       (0x2UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_2                                       (0x4UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_3                                       (0x8UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DBL_4                                       (0x10UL << TIM_DCR_DBL_Pos)
#define TIM_DCR_DMARST_Pos                                  (16)
#define TIM_DCR_DMARST_Msk                                  (0x1UL << TIM_DCR_DMARST_Pos)
#define TIM_DCR_DMARST                                      TIM_DCR_DMARST_Msk

/***********************  Bits definition for TIM_DMAR  ***********************/
#define TIM_DMAR_DMAB_Pos                                   (0)
#define TIM_DMAR_DMAB_Msk                                   (0xffffUL << TIM_DMAR_DMAB_Pos)
#define TIM_DMAR_DMAB                                       TIM_DMAR_DMAB_Msk

/***********************  Bits definition for TIM1_OR1  ***********************/
#define TIM1_OR1_OCREF_CLR_Pos                              (0)
#define TIM1_OR1_OCREF_CLR_Msk                              (0x3UL << TIM1_OR1_OCREF_CLR_Pos)
#define TIM1_OR1_OCREF_CLR                                  TIM1_OR1_OCREF_CLR_Msk
#define TIM1_OR1_OCREF_CLR_0                                (0x1UL << TIM1_OR1_OCREF_CLR_Pos)
#define TIM1_OR1_OCREF_CLR_1                                (0x2UL << TIM1_OR1_OCREF_CLR_Pos)

/**********************  Bits definition for TIM_CCMR3  ***********************/
#define TIM_CCMR3_OC5FE_Pos                                 (2)
#define TIM_CCMR3_OC5FE_Msk                                 (0x1UL << TIM_CCMR3_OC5FE_Pos)
#define TIM_CCMR3_OC5FE                                     TIM_CCMR3_OC5FE_Msk
#define TIM_CCMR3_OC5PE_Pos                                 (3)
#define TIM_CCMR3_OC5PE_Msk                                 (0x1UL << TIM_CCMR3_OC5PE_Pos)
#define TIM_CCMR3_OC5PE                                     TIM_CCMR3_OC5PE_Msk
#define TIM_CCMR3_OC5M_Pos                                  (4)
#define TIM_CCMR3_OC5M_Msk                                  (0x1007UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M                                      TIM_CCMR3_OC5M_Msk
#define TIM_CCMR3_OC5M_0                                    (0x1UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_1                                    (0x2UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_2                                    (0x4UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5M_3                                    (0x1000UL << TIM_CCMR3_OC5M_Pos)
#define TIM_CCMR3_OC5CE_Pos                                 (7)
#define TIM_CCMR3_OC5CE_Msk                                 (0x1UL << TIM_CCMR3_OC5CE_Pos)
#define TIM_CCMR3_OC5CE                                     TIM_CCMR3_OC5CE_Msk
#define TIM_CCMR3_OC6FE_Pos                                 (10)
#define TIM_CCMR3_OC6FE_Msk                                 (0x1UL << TIM_CCMR3_OC6FE_Pos)
#define TIM_CCMR3_OC6FE                                     TIM_CCMR3_OC6FE_Msk
#define TIM_CCMR3_OC6PE_Pos                                 (11)
#define TIM_CCMR3_OC6PE_Msk                                 (0x1UL << TIM_CCMR3_OC6PE_Pos)
#define TIM_CCMR3_OC6PE                                     TIM_CCMR3_OC6PE_Msk
#define TIM_CCMR3_OC6M_Pos                                  (12)
#define TIM_CCMR3_OC6M_Msk                                  (0x1007UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M                                      TIM_CCMR3_OC6M_Msk
#define TIM_CCMR3_OC6M_0                                    (0x1UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_1                                    (0x2UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_2                                    (0x4UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6M_3                                    (0x1000UL << TIM_CCMR3_OC6M_Pos)
#define TIM_CCMR3_OC6CE_Pos                                 (15)
#define TIM_CCMR3_OC6CE_Msk                                 (0x1UL << TIM_CCMR3_OC6CE_Pos)
#define TIM_CCMR3_OC6CE                                     TIM_CCMR3_OC6CE_Msk

/***********************  Bits definition for TIM_CCR5  ***********************/
#define TIM_CCR5_CCR5_Pos                                   (0)
#define TIM_CCR5_CCR5_Msk                                   (0xffffffffUL << TIM_CCR5_CCR5_Pos)
#define TIM_CCR5_CCR5                                       TIM_CCR5_CCR5_Msk
#define TIM_CCR5_GC5C1_Pos                                  (29)
#define TIM_CCR5_GC5C1_Msk                                  (0x1UL << TIM_CCR5_GC5C1_Pos)
#define TIM_CCR5_GC5C1                                      TIM_CCR5_GC5C1_Msk
#define TIM_CCR5_GC5C2_Pos                                  (30)
#define TIM_CCR5_GC5C2_Msk                                  (0x1UL << TIM_CCR5_GC5C2_Pos)
#define TIM_CCR5_GC5C2                                      TIM_CCR5_GC5C2_Msk
#define TIM_CCR5_GC5C3_Pos                                  (31)
#define TIM_CCR5_GC5C3_Msk                                  (0x1UL << TIM_CCR5_GC5C3_Pos)
#define TIM_CCR5_GC5C3                                      TIM_CCR5_GC5C3_Msk

/***********************  Bits definition for TIM_CCR6  ***********************/
#define TIM_CCR6_CCR6_Pos                                   (0)
#define TIM_CCR6_CCR6_Msk                                   (0xffffUL << TIM_CCR6_CCR6_Pos)
#define TIM_CCR6_CCR6                                       TIM_CCR6_CCR6_Msk

/***********************  Bits definition for TIM1_AF1  ***********************/
#define TIM1_AF1_BKINE_Pos                                  (0)
#define TIM1_AF1_BKINE_Msk                                  (0x1UL << TIM1_AF1_BKINE_Pos)
#define TIM1_AF1_BKINE                                      TIM1_AF1_BKINE_Msk
#define TIM1_AF1_BKCMP1E_Pos                                (1)
#define TIM1_AF1_BKCMP1E_Msk                                (0x1UL << TIM1_AF1_BKCMP1E_Pos)
#define TIM1_AF1_BKCMP1E                                    TIM1_AF1_BKCMP1E_Msk
#define TIM1_AF1_BKCMP2E_Pos                                (2)
#define TIM1_AF1_BKCMP2E_Msk                                (0x1UL << TIM1_AF1_BKCMP2E_Pos)
#define TIM1_AF1_BKCMP2E                                    TIM1_AF1_BKCMP2E_Msk
#define TIM1_AF1_BKCMP3E_Pos                                (3)
#define TIM1_AF1_BKCMP3E_Msk                                (0x1UL << TIM1_AF1_BKCMP3E_Pos)
#define TIM1_AF1_BKCMP3E                                    TIM1_AF1_BKCMP3E_Msk
#define TIM1_AF1_BKINP_Pos                                  (9)
#define TIM1_AF1_BKINP_Msk                                  (0x1UL << TIM1_AF1_BKINP_Pos)
#define TIM1_AF1_BKINP                                      TIM1_AF1_BKINP_Msk
#define TIM1_AF1_BKCMP1P_Pos                                (10)
#define TIM1_AF1_BKCMP1P_Msk                                (0x1UL << TIM1_AF1_BKCMP1P_Pos)
#define TIM1_AF1_BKCMP1P                                    TIM1_AF1_BKCMP1P_Msk
#define TIM1_AF1_BKCMP2P_Pos                                (11)
#define TIM1_AF1_BKCMP2P_Msk                                (0x1UL << TIM1_AF1_BKCMP2P_Pos)
#define TIM1_AF1_BKCMP2P                                    TIM1_AF1_BKCMP2P_Msk
#define TIM1_AF1_BKCMP3P_Pos                                (12)
#define TIM1_AF1_BKCMP3P_Msk                                (0x1UL << TIM1_AF1_BKCMP3P_Pos)
#define TIM1_AF1_BKCMP3P                                    TIM1_AF1_BKCMP3P_Msk
#define TIM1_AF1_ETRSEL_Pos                                 (14)
#define TIM1_AF1_ETRSEL_Msk                                 (0xfUL << TIM1_AF1_ETRSEL_Pos)
#define TIM1_AF1_ETRSEL                                     TIM1_AF1_ETRSEL_Msk
#define TIM1_AF1_ETRSEL_0                                   (0x1UL << TIM1_AF1_ETRSEL_Pos)
#define TIM1_AF1_ETRSEL_1                                   (0x2UL << TIM1_AF1_ETRSEL_Pos)
#define TIM1_AF1_ETRSEL_2                                   (0x4UL << TIM1_AF1_ETRSEL_Pos)
#define TIM1_AF1_ETRSEL_3                                   (0x8UL << TIM1_AF1_ETRSEL_Pos)

/***********************  Bits definition for TIM1_AF2  ***********************/
#define TIM1_AF2_BK2INE_Pos                                 (0)
#define TIM1_AF2_BK2INE_Msk                                 (0x1UL << TIM1_AF2_BK2INE_Pos)
#define TIM1_AF2_BK2INE                                     TIM1_AF2_BK2INE_Msk
#define TIM1_AF2_BK2CMP1E_Pos                               (1)
#define TIM1_AF2_BK2CMP1E_Msk                               (0x1UL << TIM1_AF2_BK2CMP1E_Pos)
#define TIM1_AF2_BK2CMP1E                                   TIM1_AF2_BK2CMP1E_Msk
#define TIM1_AF2_BK2CMP2E_Pos                               (2)
#define TIM1_AF2_BK2CMP2E_Msk                               (0x1UL << TIM1_AF2_BK2CMP2E_Pos)
#define TIM1_AF2_BK2CMP2E                                   TIM1_AF2_BK2CMP2E_Msk
#define TIM1_AF2_BK2CMP3E_Pos                               (3)
#define TIM1_AF2_BK2CMP3E_Msk                               (0x1UL << TIM1_AF2_BK2CMP3E_Pos)
#define TIM1_AF2_BK2CMP3E                                   TIM1_AF2_BK2CMP3E_Msk
#define TIM1_AF2_BK2INP_Pos                                 (9)
#define TIM1_AF2_BK2INP_Msk                                 (0x1UL << TIM1_AF2_BK2INP_Pos)
#define TIM1_AF2_BK2INP                                     TIM1_AF2_BK2INP_Msk
#define TIM1_AF2_BK2CMP1P_Pos                               (10)
#define TIM1_AF2_BK2CMP1P_Msk                               (0x1UL << TIM1_AF2_BK2CMP1P_Pos)
#define TIM1_AF2_BK2CMP1P                                   TIM1_AF2_BK2CMP1P_Msk
#define TIM1_AF2_BK2CMP2P_Pos                               (11)
#define TIM1_AF2_BK2CMP2P_Msk                               (0x1UL << TIM1_AF2_BK2CMP2P_Pos)
#define TIM1_AF2_BK2CMP2P                                   TIM1_AF2_BK2CMP2P_Msk
#define TIM1_AF2_BK2CMP3P_Pos                               (12)
#define TIM1_AF2_BK2CMP3P_Msk                               (0x1UL << TIM1_AF2_BK2CMP3P_Pos)
#define TIM1_AF2_BK2CMP3P                                   TIM1_AF2_BK2CMP3P_Msk

/**********************  Bits definition for TIM_TISEL  ***********************/
#define TIM_TISEL_TI1SEL_Pos                                (0)
#define TIM_TISEL_TI1SEL_Msk                                (0xfUL << TIM_TISEL_TI1SEL_Pos)
#define TIM_TISEL_TI1SEL                                    TIM_TISEL_TI1SEL_Msk
#define TIM_TISEL_TI1SEL_0                                  (0x1UL << TIM_TISEL_TI1SEL_Pos)
#define TIM_TISEL_TI1SEL_1                                  (0x2UL << TIM_TISEL_TI1SEL_Pos)
#define TIM_TISEL_TI1SEL_2                                  (0x4UL << TIM_TISEL_TI1SEL_Pos)
#define TIM_TISEL_TI1SEL_3                                  (0x8UL << TIM_TISEL_TI1SEL_Pos)
#define TIM_TISEL_TI2SEL_Pos                                (8)
#define TIM_TISEL_TI2SEL_Msk                                (0xfUL << TIM_TISEL_TI2SEL_Pos)
#define TIM_TISEL_TI2SEL                                    TIM_TISEL_TI2SEL_Msk
#define TIM_TISEL_TI2SEL_0                                  (0x1UL << TIM_TISEL_TI2SEL_Pos)
#define TIM_TISEL_TI2SEL_1                                  (0x2UL << TIM_TISEL_TI2SEL_Pos)
#define TIM_TISEL_TI2SEL_2                                  (0x4UL << TIM_TISEL_TI2SEL_Pos)
#define TIM_TISEL_TI2SEL_3                                  (0x8UL << TIM_TISEL_TI2SEL_Pos)
#define TIM_TISEL_TI3SEL_Pos                                (16)
#define TIM_TISEL_TI3SEL_Msk                                (0xfUL << TIM_TISEL_TI3SEL_Pos)
#define TIM_TISEL_TI3SEL                                    TIM_TISEL_TI3SEL_Msk
#define TIM_TISEL_TI3SEL_0                                  (0x1UL << TIM_TISEL_TI3SEL_Pos)
#define TIM_TISEL_TI3SEL_1                                  (0x2UL << TIM_TISEL_TI3SEL_Pos)
#define TIM_TISEL_TI3SEL_2                                  (0x4UL << TIM_TISEL_TI3SEL_Pos)
#define TIM_TISEL_TI3SEL_3                                  (0x8UL << TIM_TISEL_TI3SEL_Pos)
#define TIM_TISEL_TI4SEL_Pos                                (24)
#define TIM_TISEL_TI4SEL_Msk                                (0xfUL << TIM_TISEL_TI4SEL_Pos)
#define TIM_TISEL_TI4SEL                                    TIM_TISEL_TI4SEL_Msk
#define TIM_TISEL_TI4SEL_0                                  (0x1UL << TIM_TISEL_TI4SEL_Pos)
#define TIM_TISEL_TI4SEL_1                                  (0x2UL << TIM_TISEL_TI4SEL_Pos)
#define TIM_TISEL_TI4SEL_2                                  (0x4UL << TIM_TISEL_TI4SEL_Pos)
#define TIM_TISEL_TI4SEL_3                                  (0x8UL << TIM_TISEL_TI4SEL_Pos)

/***********************  Bits definition for TIM_DTR1  ***********************/
#define TIM_DTR_DTG1P_Pos                                   (0)
#define TIM_DTR_DTG1P_Msk                                   (0xffUL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P                                       TIM_DTR_DTG1P_Msk
#define TIM_DTR_DTG1P_0                                     (0x1UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_1                                     (0x2UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_2                                     (0x4UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_3                                     (0x8UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_4                                     (0x10UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_5                                     (0x20UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_6                                     (0x40UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1P_7                                     (0x80UL << TIM_DTR_DTG1P_Pos)
#define TIM_DTR_DTG1N_Pos                                   (8)
#define TIM_DTR_DTG1N_Msk                                   (0xffUL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N                                       TIM_DTR_DTG1N_Msk
#define TIM_DTR_DTG1N_0                                     (0x1UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_1                                     (0x2UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_2                                     (0x4UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_3                                     (0x8UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_4                                     (0x10UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_5                                     (0x20UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_6                                     (0x40UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG1N_7                                     (0x80UL << TIM_DTR_DTG1N_Pos)
#define TIM_DTR_DTG2P_Pos                                   (16)
#define TIM_DTR_DTG2P_Msk                                   (0xffUL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P                                       TIM_DTR_DTG2P_Msk
#define TIM_DTR_DTG2P_0                                     (0x1UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_1                                     (0x2UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_2                                     (0x4UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_3                                     (0x8UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_4                                     (0x10UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_5                                     (0x20UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_6                                     (0x40UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2P_7                                     (0x80UL << TIM_DTR_DTG2P_Pos)
#define TIM_DTR_DTG2N_Pos                                   (24)
#define TIM_DTR_DTG2N_Msk                                   (0xffUL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N                                       TIM_DTR_DTG2N_Msk
#define TIM_DTR_DTG2N_0                                     (0x1UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_1                                     (0x2UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_2                                     (0x4UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_3                                     (0x8UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_4                                     (0x10UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_5                                     (0x20UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_6                                     (0x40UL << TIM_DTR_DTG2N_Pos)
#define TIM_DTR_DTG2N_7                                     (0x80UL << TIM_DTR_DTG2N_Pos)

/***********************  Bits definition for TIM_DTR2  ***********************/
#define TIM_DTR_DTG3P_Pos                                   (0)
#define TIM_DTR_DTG3P_Msk                                   (0xffUL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P                                       TIM_DTR_DTG3P_Msk
#define TIM_DTR_DTG3P_0                                     (0x1UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_1                                     (0x2UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_2                                     (0x4UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_3                                     (0x8UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_4                                     (0x10UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_5                                     (0x20UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_6                                     (0x40UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3P_7                                     (0x80UL << TIM_DTR_DTG3P_Pos)
#define TIM_DTR_DTG3N_Pos                                   (8)
#define TIM_DTR_DTG3N_Msk                                   (0xffUL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N                                       TIM_DTR_DTG3N_Msk
#define TIM_DTR_DTG3N_0                                     (0x1UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_1                                     (0x2UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_2                                     (0x4UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_3                                     (0x8UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_4                                     (0x10UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_5                                     (0x20UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_6                                     (0x40UL << TIM_DTR_DTG3N_Pos)
#define TIM_DTR_DTG3N_7                                     (0x80UL << TIM_DTR_DTG3N_Pos)

/******************************************************************************/
/*                                                                            */
/*                                  TIMR                                      */
/*                                                                            */
/******************************************************************************/

/***********************  Bits definition for TIMR_LC  ************************/
#define TIMR_LC_CNT_Pos                                     (0)
#define TIMR_LC_CNT_Msk                                     (0xffffffffUL << TIMR_LC_CNT_Pos)
#define TIMR_LC_CNT                                         TIMR_LC_CNT_Msk

/***********************  Bits definition for TIMR_CV  ************************/
#define TIMR_CV_CNT_Pos                                     (0)
#define TIMR_CV_CNT_Msk                                     (0xffffffffUL << TIMR_CV_CNT_Pos)
#define TIMR_CV_CNT                                         TIMR_CV_CNT_Msk

/***********************  Bits definition for TIMR_CR  ************************/
#define TIMR_CR_EN_Pos                                      (0)
#define TIMR_CR_EN_Msk                                      (0x1UL << TIMR_CR_EN_Pos)
#define TIMR_CR_EN                                          TIMR_CR_EN_Msk
#define TIMR_CR_MODE_Pos                                    (1)
#define TIMR_CR_MODE_Msk                                    (0x1UL << TIMR_CR_MODE_Pos)
#define TIMR_CR_MODE                                        TIMR_CR_MODE_Msk
#define TIMR_CR_IM_Pos                                      (2)
#define TIMR_CR_IM_Msk                                      (0x1UL << TIMR_CR_IM_Pos)
#define TIMR_CR_IM                                          TIMR_CR_IM_Msk

/***********************  Bits definition for TIMR_EOI  ***********************/
#define TIMR_EOI_EOI_Pos                                    (0)
#define TIMR_EOI_EOI_Msk                                    (0x1UL << TIMR_EOI_EOI_Pos)
#define TIMR_EOI_EOI                                        TIMR_EOI_EOI_Msk

/**********************  Bits definition for TIMR_STAT  ***********************/
#define TIMR_STAT_STAT_Pos                                  (0)
#define TIMR_STAT_STAT_Msk                                  (0x1UL << TIMR_STAT_STAT_Pos)
#define TIMR_STAT_STAT                                      TIMR_STAT_STAT_Msk

/******************************************************************************/
/*                                                                            */
/*                                 TIMRSYS                                    */
/*                                                                            */
/******************************************************************************/

/*********************  Bits definition for TIMRSYS_STAT  *********************/
#define TIMRSYS_STAT_TIMR_Pos                               (0)
#define TIMRSYS_STAT_TIMR_Msk                               (0xfUL << TIMRSYS_STAT_TIMR_Pos)
#define TIMRSYS_STAT_TIMR                                   TIMRSYS_STAT_TIMR_Msk
#define TIMRSYS_STAT_TIMR_0                                 (0x1UL << TIMRSYS_STAT_TIMR_Pos)
#define TIMRSYS_STAT_TIMR_1                                 (0x2UL << TIMRSYS_STAT_TIMR_Pos)
#define TIMRSYS_STAT_TIMR_2                                 (0x4UL << TIMRSYS_STAT_TIMR_Pos)
#define TIMRSYS_STAT_TIMR_3                                 (0x8UL << TIMRSYS_STAT_TIMR_Pos)

/*********************  Bits definition for TIMRSYS_EOI  **********************/
#define TIMRSYS_EOI_TIMR_Pos                                (0)
#define TIMRSYS_EOI_TIMR_Msk                                (0xfUL << TIMRSYS_EOI_TIMR_Pos)
#define TIMRSYS_EOI_TIMR                                    TIMRSYS_EOI_TIMR_Msk
#define TIMRSYS_EOI_TIMR_0                                  (0x1UL << TIMRSYS_EOI_TIMR_Pos)
#define TIMRSYS_EOI_TIMR_1                                  (0x2UL << TIMRSYS_EOI_TIMR_Pos)
#define TIMRSYS_EOI_TIMR_2                                  (0x4UL << TIMRSYS_EOI_TIMR_Pos)
#define TIMRSYS_EOI_TIMR_3                                  (0x8UL << TIMRSYS_EOI_TIMR_Pos)

/********************  Bits definition for TIMRSYS_RSTAT  *********************/
#define TIMRSYS_RSTAT_TIMR_Pos                              (0)
#define TIMRSYS_RSTAT_TIMR_Msk                              (0xfUL << TIMRSYS_RSTAT_TIMR_Pos)
#define TIMRSYS_RSTAT_TIMR                                  TIMRSYS_RSTAT_TIMR_Msk
#define TIMRSYS_RSTAT_TIMR_0                                (0x1UL << TIMRSYS_RSTAT_TIMR_Pos)
#define TIMRSYS_RSTAT_TIMR_1                                (0x2UL << TIMRSYS_RSTAT_TIMR_Pos)
#define TIMRSYS_RSTAT_TIMR_2                                (0x4UL << TIMRSYS_RSTAT_TIMR_Pos)
#define TIMRSYS_RSTAT_TIMR_3                                (0x8UL << TIMRSYS_RSTAT_TIMR_Pos)

/******************************************************************************/
/*                                                                            */
/*                                   TSU                                      */
/*                                                                            */
/******************************************************************************/

/**********************  Bits definition for TSU_DCTRL  ***********************/
#define TSU_DCTRL_STRT_Pos                                  (0)
#define TSU_DCTRL_STRT_Msk                                  (0x1UL << TSU_DCTRL_STRT_Pos)
#define TSU_DCTRL_STRT                                      TSU_DCTRL_STRT_Msk
#define TSU_DCTRL_AFCEN_Pos                                 (1)
#define TSU_DCTRL_AFCEN_Msk                                 (0x1UL << TSU_DCTRL_AFCEN_Pos)
#define TSU_DCTRL_AFCEN                                     TSU_DCTRL_AFCEN_Msk
#define TSU_DCTRL_AFCDWAEN_Pos                              (2)
#define TSU_DCTRL_AFCDWAEN_Msk                              (0x1UL << TSU_DCTRL_AFCDWAEN_Pos)
#define TSU_DCTRL_AFCDWAEN                                  TSU_DCTRL_AFCDWAEN_Msk
#define TSU_DCTRL_CTSDWAEN_Pos                              (3)
#define TSU_DCTRL_CTSDWAEN_Msk                              (0x1UL << TSU_DCTRL_CTSDWAEN_Pos)
#define TSU_DCTRL_CTSDWAEN                                  TSU_DCTRL_CTSDWAEN_Msk
#define TSU_DCTRL_MD0_Pos                                   (6)
#define TSU_DCTRL_MD0_Msk                                   (0x1UL << TSU_DCTRL_MD0_Pos)
#define TSU_DCTRL_MD0                                       TSU_DCTRL_MD0_Msk
#define TSU_DCTRL_MD_Pos                                    (7)
#define TSU_DCTRL_MD_Msk                                    (0x1UL << TSU_DCTRL_MD_Pos)
#define TSU_DCTRL_MD                                        TSU_DCTRL_MD_Msk
#define TSU_DCTRL_SDPSEL_Pos                                (10)
#define TSU_DCTRL_SDPSEL_Msk                                (0x1UL << TSU_DCTRL_SDPSEL_Pos)
#define TSU_DCTRL_SDPSEL                                    TSU_DCTRL_SDPSEL_Msk
#define TSU_DCTRL_PHS_Pos                                   (11)
#define TSU_DCTRL_PHS_Msk                                   (0xfUL << TSU_DCTRL_PHS_Pos)
#define TSU_DCTRL_PHS                                       TSU_DCTRL_PHS_Msk
#define TSU_DCTRL_PHS_0                                     (0x1UL << TSU_DCTRL_PHS_Pos)
#define TSU_DCTRL_PHS_1                                     (0x2UL << TSU_DCTRL_PHS_Pos)
#define TSU_DCTRL_PHS_2                                     (0x4UL << TSU_DCTRL_PHS_Pos)
#define TSU_DCTRL_PHS_3                                     (0x8UL << TSU_DCTRL_PHS_Pos)
#define TSU_DCTRL_PHT_Pos                                   (15)
#define TSU_DCTRL_PHT_Msk                                   (0x3UL << TSU_DCTRL_PHT_Pos)
#define TSU_DCTRL_PHT                                       TSU_DCTRL_PHT_Msk
#define TSU_DCTRL_PHT_0                                     (0x1UL << TSU_DCTRL_PHT_Pos)
#define TSU_DCTRL_PHT_1                                     (0x2UL << TSU_DCTRL_PHT_Pos)
#define TSU_DCTRL_SOFF_Pos                                  (18)
#define TSU_DCTRL_SOFF_Msk                                  (0x1UL << TSU_DCTRL_SOFF_Pos)
#define TSU_DCTRL_SOFF                                      TSU_DCTRL_SOFF_Msk
#define TSU_DCTRL_PROFF_Pos                                 (19)
#define TSU_DCTRL_PROFF_Msk                                 (0x1UL << TSU_DCTRL_PROFF_Pos)
#define TSU_DCTRL_PROFF                                     TSU_DCTRL_PROFF_Msk
#define TSU_DCTRL_MDIE_Pos                                  (20)
#define TSU_DCTRL_MDIE_Msk                                  (0x1UL << TSU_DCTRL_MDIE_Pos)
#define TSU_DCTRL_MDIE                                      TSU_DCTRL_MDIE_Msk
#define TSU_DCTRL_UCOIE_Pos                                 (21)
#define TSU_DCTRL_UCOIE_Msk                                 (0x1UL << TSU_DCTRL_UCOIE_Pos)
#define TSU_DCTRL_UCOIE                                     TSU_DCTRL_UCOIE_Msk
#define TSU_DCTRL_SCOIE_Pos                                 (22)
#define TSU_DCTRL_SCOIE_Msk                                 (0x1UL << TSU_DCTRL_SCOIE_Pos)
#define TSU_DCTRL_SCOIE                                     TSU_DCTRL_SCOIE_Msk
#define TSU_DCTRL_ALIE_Pos                                  (23)
#define TSU_DCTRL_ALIE_Msk                                  (0x1UL << TSU_DCTRL_ALIE_Pos)
#define TSU_DCTRL_ALIE                                      TSU_DCTRL_ALIE_Msk
#define TSU_DCTRL_ANIE_Pos                                  (24)
#define TSU_DCTRL_ANIE_Msk                                  (0x1UL << TSU_DCTRL_ANIE_Pos)
#define TSU_DCTRL_ANIE                                      TSU_DCTRL_ANIE_Msk
#define TSU_DCTRL_AEIE_Pos                                  (25)
#define TSU_DCTRL_AEIE_Msk                                  (0x1UL << TSU_DCTRL_AEIE_Pos)
#define TSU_DCTRL_AEIE                                      TSU_DCTRL_AEIE_Msk
#define TSU_DCTRL_ADEIE_Pos                                 (26)
#define TSU_DCTRL_ADEIE_Msk                                 (0x1UL << TSU_DCTRL_ADEIE_Pos)
#define TSU_DCTRL_ADEIE                                     TSU_DCTRL_ADEIE_Msk
#define TSU_DCTRL_CDEIE_Pos                                 (27)
#define TSU_DCTRL_CDEIE_Msk                                 (0x1UL << TSU_DCTRL_CDEIE_Pos)
#define TSU_DCTRL_CDEIE                                     TSU_DCTRL_CDEIE_Msk

/************************  Bits definition for TSU_TS  ************************/
#define TSU_TS_WTNUM_Pos                                    (0)
#define TSU_TS_WTNUM_Msk                                    (0xffffUL << TSU_TS_WTNUM_Pos)
#define TSU_TS_WTNUM                                        TSU_TS_WTNUM_Msk
#define TSU_TS_MSNUM_Pos                                    (16)
#define TSU_TS_MSNUM_Msk                                    (0xffffUL << TSU_TS_MSNUM_Pos)
#define TSU_TS_MSNUM                                        TSU_TS_MSNUM_Msk

/***********************  Bits definition for TSU_DIV  ************************/
#define TSU_DIV_SSDIV_Pos                                   (0)
#define TSU_DIV_SSDIV_Msk                                   (0xfUL << TSU_DIV_SSDIV_Pos)
#define TSU_DIV_SSDIV                                       TSU_DIV_SSDIV_Msk
#define TSU_DIV_SSDIV_0                                     (0x1UL << TSU_DIV_SSDIV_Pos)
#define TSU_DIV_SSDIV_1                                     (0x2UL << TSU_DIV_SSDIV_Pos)
#define TSU_DIV_SSDIV_2                                     (0x4UL << TSU_DIV_SSDIV_Pos)
#define TSU_DIV_SSDIV_3                                     (0x8UL << TSU_DIV_SSDIV_Pos)
#define TSU_DIV_BDIV_Pos                                    (4)
#define TSU_DIV_BDIV_Msk                                    (0xffUL << TSU_DIV_BDIV_Pos)
#define TSU_DIV_BDIV                                        TSU_DIV_BDIV_Msk

/************************  Bits definition for TSU_PS  ************************/
#define TSU_PS_NMPSEL_Pos                                   (0)
#define TSU_PS_NMPSEL_Msk                                   (0x3UL << TSU_PS_NMPSEL_Pos)
#define TSU_PS_NMPSEL                                       TSU_PS_NMPSEL_Msk
#define TSU_PS_NMPSEL_0                                     (0x1UL << TSU_PS_NMPSEL_Pos)
#define TSU_PS_NMPSEL_1                                     (0x2UL << TSU_PS_NMPSEL_Pos)
#define TSU_PS_SHDPSEL_Pos                                  (4)
#define TSU_PS_SHDPSEL_Msk                                  (0x3UL << TSU_PS_SHDPSEL_Pos)
#define TSU_PS_SHDPSEL                                      TSU_PS_SHDPSEL_Msk
#define TSU_PS_SHDPSEL_0                                    (0x1UL << TSU_PS_SHDPSEL_Pos)
#define TSU_PS_SHDPSEL_1                                    (0x2UL << TSU_PS_SHDPSEL_Pos)
#define TSU_PS_TXINV_Pos                                    (8)
#define TSU_PS_TXINV_Msk                                    (0x1UL << TSU_PS_TXINV_Pos)
#define TSU_PS_TXINV                                        TSU_PS_TXINV_Msk
#define TSU_PS_SHD_Pos                                      (9)
#define TSU_PS_SHD_Msk                                      (0x1UL << TSU_PS_SHD_Pos)
#define TSU_PS_SHD                                          TSU_PS_SHD_Msk
#define TSU_PS_RXCH_Pos                                     (16)
#define TSU_PS_RXCH_Msk                                     (0x1fUL << TSU_PS_RXCH_Pos)
#define TSU_PS_RXCH                                         TSU_PS_RXCH_Msk
#define TSU_PS_RXCH_0                                       (0x1UL << TSU_PS_RXCH_Pos)
#define TSU_PS_RXCH_1                                       (0x2UL << TSU_PS_RXCH_Pos)
#define TSU_PS_RXCH_2                                       (0x4UL << TSU_PS_RXCH_Pos)
#define TSU_PS_RXCH_3                                       (0x8UL << TSU_PS_RXCH_Pos)
#define TSU_PS_RXCH_4                                       (0x10UL << TSU_PS_RXCH_Pos)
#define TSU_PS_TXCH_Pos                                     (24)
#define TSU_PS_TXCH_Msk                                     (0x1fUL << TSU_PS_TXCH_Pos)
#define TSU_PS_TXCH                                         TSU_PS_TXCH_Msk
#define TSU_PS_TXCH_0                                       (0x1UL << TSU_PS_TXCH_Pos)
#define TSU_PS_TXCH_1                                       (0x2UL << TSU_PS_TXCH_Pos)
#define TSU_PS_TXCH_2                                       (0x4UL << TSU_PS_TXCH_Pos)
#define TSU_PS_TXCH_3                                       (0x8UL << TSU_PS_TXCH_Pos)
#define TSU_PS_TXCH_4                                       (0x10UL << TSU_PS_TXCH_Pos)

/************************  Bits definition for TSU_DF  ************************/
#define TSU_DF_DF_Pos                                       (0)
#define TSU_DF_DF_Msk                                       (0xffffffffUL << TSU_DF_DF_Pos)
#define TSU_DF_DF                                           TSU_DF_DF_Msk

/************************  Bits definition for TSU_SR  ************************/
#define TSU_SR_STC_Pos                                      (0)
#define TSU_SR_STC_Msk                                      (0xfUL << TSU_SR_STC_Pos)
#define TSU_SR_STC                                          TSU_SR_STC_Msk
#define TSU_SR_STC_0                                        (0x1UL << TSU_SR_STC_Pos)
#define TSU_SR_STC_1                                        (0x2UL << TSU_SR_STC_Pos)
#define TSU_SR_STC_2                                        (0x4UL << TSU_SR_STC_Pos)
#define TSU_SR_STC_3                                        (0x8UL << TSU_SR_STC_Pos)
#define TSU_SR_MFC_Pos                                      (6)
#define TSU_SR_MFC_Msk                                      (0x3UL << TSU_SR_MFC_Pos)
#define TSU_SR_MFC                                          TSU_SR_MFC_Msk
#define TSU_SR_MFC_0                                        (0x1UL << TSU_SR_MFC_Pos)
#define TSU_SR_MFC_1                                        (0x2UL << TSU_SR_MFC_Pos)
#define TSU_SR_MST_Pos                                      (8)
#define TSU_SR_MST_Msk                                      (0xffUL << TSU_SR_MST_Pos)
#define TSU_SR_MST                                          TSU_SR_MST_Msk
#define TSU_SR_AST_Pos                                      (16)
#define TSU_SR_AST_Msk                                      (0xffUL << TSU_SR_AST_Pos)
#define TSU_SR_AST                                          TSU_SR_AST_Msk
#define TSU_SR_CST_Pos                                      (24)
#define TSU_SR_CST_Msk                                      (0xffUL << TSU_SR_CST_Pos)
#define TSU_SR_CST                                          TSU_SR_CST_Msk

/***********************  Bits definition for TSU_CNT  ************************/
#define TSU_CNT_SC_Pos                                      (0)
#define TSU_CNT_SC_Msk                                      (0xffffUL << TSU_CNT_SC_Pos)
#define TSU_CNT_SC                                          TSU_CNT_SC_Msk
#define TSU_CNT_UC_Pos                                      (16)
#define TSU_CNT_UC_Msk                                      (0xffffUL << TSU_CNT_UC_Pos)
#define TSU_CNT_UC                                          TSU_CNT_UC_Msk

/**********************  Bits definition for TSU_FRECFG  **********************/
#define TSU_FRQCFG_MCA0_Pos                                 (0)
#define TSU_FRQCFG_MCA0_Msk                                 (0x1UL << TSU_FRQCFG_MCA0_Pos)
#define TSU_FRQCFG_MCA0                                     TSU_FRQCFG_MCA0_Msk
#define TSU_FRQCFG_MCA1_Pos                                 (1)
#define TSU_FRQCFG_MCA1_Msk                                 (0x1UL << TSU_FRQCFG_MCA1_Pos)
#define TSU_FRQCFG_MCA1                                     TSU_FRQCFG_MCA1_Msk
#define TSU_FRQCFG_MCA2_Pos                                 (2)
#define TSU_FRQCFG_MCA2_Msk                                 (0x1UL << TSU_FRQCFG_MCA2_Pos)
#define TSU_FRQCFG_MCA2                                     TSU_FRQCFG_MCA2_Msk
#define TSU_FRQCFG_MCA3_Pos                                 (3)
#define TSU_FRQCFG_MCA3_Msk                                 (0x1UL << TSU_FRQCFG_MCA3_Pos)
#define TSU_FRQCFG_MCA3                                     TSU_FRQCFG_MCA3_Msk

/***********************  Bits definition for TSU_CHEN  ***********************/
#define TSU_CHEN_CHAC0_Pos                                  (0)
#define TSU_CHEN_CHAC0_Msk                                  (0x1UL << TSU_CHEN_CHAC0_Pos)
#define TSU_CHEN_CHAC0                                      TSU_CHEN_CHAC0_Msk
#define TSU_CHEN_CHAC1_Pos                                  (1)
#define TSU_CHEN_CHAC1_Msk                                  (0x1UL << TSU_CHEN_CHAC1_Pos)
#define TSU_CHEN_CHAC1                                      TSU_CHEN_CHAC1_Msk
#define TSU_CHEN_CHAC2_Pos                                  (2)
#define TSU_CHEN_CHAC2_Msk                                  (0x1UL << TSU_CHEN_CHAC2_Pos)
#define TSU_CHEN_CHAC2                                      TSU_CHEN_CHAC2_Msk
#define TSU_CHEN_CHAC3_Pos                                  (3)
#define TSU_CHEN_CHAC3_Msk                                  (0x1UL << TSU_CHEN_CHAC3_Pos)
#define TSU_CHEN_CHAC3                                      TSU_CHEN_CHAC3_Msk
#define TSU_CHEN_CHAC4_Pos                                  (4)
#define TSU_CHEN_CHAC4_Msk                                  (0x1UL << TSU_CHEN_CHAC4_Pos)
#define TSU_CHEN_CHAC4                                      TSU_CHEN_CHAC4_Msk
#define TSU_CHEN_CHAC5_Pos                                  (5)
#define TSU_CHEN_CHAC5_Msk                                  (0x1UL << TSU_CHEN_CHAC5_Pos)
#define TSU_CHEN_CHAC5                                      TSU_CHEN_CHAC5_Msk
#define TSU_CHEN_CHAC6_Pos                                  (6)
#define TSU_CHEN_CHAC6_Msk                                  (0x1UL << TSU_CHEN_CHAC6_Pos)
#define TSU_CHEN_CHAC6                                      TSU_CHEN_CHAC6_Msk
#define TSU_CHEN_CHAC7_Pos                                  (7)
#define TSU_CHEN_CHAC7_Msk                                  (0x1UL << TSU_CHEN_CHAC7_Pos)
#define TSU_CHEN_CHAC7                                      TSU_CHEN_CHAC7_Msk
#define TSU_CHEN_CHAC8_Pos                                  (8)
#define TSU_CHEN_CHAC8_Msk                                  (0x1UL << TSU_CHEN_CHAC8_Pos)
#define TSU_CHEN_CHAC8                                      TSU_CHEN_CHAC8_Msk
#define TSU_CHEN_CHAC9_Pos                                  (9)
#define TSU_CHEN_CHAC9_Msk                                  (0x1UL << TSU_CHEN_CHAC9_Pos)
#define TSU_CHEN_CHAC9                                      TSU_CHEN_CHAC9_Msk
#define TSU_CHEN_CHAC10_Pos                                 (10)
#define TSU_CHEN_CHAC10_Msk                                 (0x1UL << TSU_CHEN_CHAC10_Pos)
#define TSU_CHEN_CHAC10                                     TSU_CHEN_CHAC10_Msk
#define TSU_CHEN_CHAC11_Pos                                 (11)
#define TSU_CHEN_CHAC11_Msk                                 (0x1UL << TSU_CHEN_CHAC11_Pos)
#define TSU_CHEN_CHAC11                                     TSU_CHEN_CHAC11_Msk
#define TSU_CHEN_CHAC12_Pos                                 (12)
#define TSU_CHEN_CHAC12_Msk                                 (0x1UL << TSU_CHEN_CHAC12_Pos)
#define TSU_CHEN_CHAC12                                     TSU_CHEN_CHAC12_Msk
#define TSU_CHEN_CHAC13_Pos                                 (13)
#define TSU_CHEN_CHAC13_Msk                                 (0x1UL << TSU_CHEN_CHAC13_Pos)
#define TSU_CHEN_CHAC13                                     TSU_CHEN_CHAC13_Msk
#define TSU_CHEN_CHAC14_Pos                                 (14)
#define TSU_CHEN_CHAC14_Msk                                 (0x1UL << TSU_CHEN_CHAC14_Pos)
#define TSU_CHEN_CHAC14                                     TSU_CHEN_CHAC14_Msk
#define TSU_CHEN_CHAC15_Pos                                 (15)
#define TSU_CHEN_CHAC15_Msk                                 (0x1UL << TSU_CHEN_CHAC15_Pos)
#define TSU_CHEN_CHAC15                                     TSU_CHEN_CHAC15_Msk
#define TSU_CHEN_CHAC16_Pos                                 (16)
#define TSU_CHEN_CHAC16_Msk                                 (0x1UL << TSU_CHEN_CHAC16_Pos)
#define TSU_CHEN_CHAC16                                     TSU_CHEN_CHAC16_Msk
#define TSU_CHEN_CHAC17_Pos                                 (17)
#define TSU_CHEN_CHAC17_Msk                                 (0x1UL << TSU_CHEN_CHAC17_Pos)
#define TSU_CHEN_CHAC17                                     TSU_CHEN_CHAC17_Msk
#define TSU_CHEN_CHAC18_Pos                                 (18)
#define TSU_CHEN_CHAC18_Msk                                 (0x1UL << TSU_CHEN_CHAC18_Pos)
#define TSU_CHEN_CHAC18                                     TSU_CHEN_CHAC18_Msk
#define TSU_CHEN_CHAC19_Pos                                 (19)
#define TSU_CHEN_CHAC19_Msk                                 (0x1UL << TSU_CHEN_CHAC19_Pos)
#define TSU_CHEN_CHAC19                                     TSU_CHEN_CHAC19_Msk
#define TSU_CHEN_CHAC20_Pos                                 (20)
#define TSU_CHEN_CHAC20_Msk                                 (0x1UL << TSU_CHEN_CHAC20_Pos)
#define TSU_CHEN_CHAC20                                     TSU_CHEN_CHAC20_Msk
#define TSU_CHEN_CHAC21_Pos                                 (21)
#define TSU_CHEN_CHAC21_Msk                                 (0x1UL << TSU_CHEN_CHAC21_Pos)
#define TSU_CHEN_CHAC21                                     TSU_CHEN_CHAC21_Msk
#define TSU_CHEN_CHAC22_Pos                                 (22)
#define TSU_CHEN_CHAC22_Msk                                 (0x1UL << TSU_CHEN_CHAC22_Pos)
#define TSU_CHEN_CHAC22                                     TSU_CHEN_CHAC22_Msk
#define TSU_CHEN_CHAC23_Pos                                 (23)
#define TSU_CHEN_CHAC23_Msk                                 (0x1UL << TSU_CHEN_CHAC23_Pos)
#define TSU_CHEN_CHAC23                                     TSU_CHEN_CHAC23_Msk
#define TSU_CHEN_CHAC24_Pos                                 (24)
#define TSU_CHEN_CHAC24_Msk                                 (0x1UL << TSU_CHEN_CHAC24_Pos)
#define TSU_CHEN_CHAC24                                     TSU_CHEN_CHAC24_Msk
#define TSU_CHEN_CHAC25_Pos                                 (25)
#define TSU_CHEN_CHAC25_Msk                                 (0x1UL << TSU_CHEN_CHAC25_Pos)
#define TSU_CHEN_CHAC25                                     TSU_CHEN_CHAC25_Msk
#define TSU_CHEN_CHAC26_Pos                                 (26)
#define TSU_CHEN_CHAC26_Msk                                 (0x1UL << TSU_CHEN_CHAC26_Pos)
#define TSU_CHEN_CHAC26                                     TSU_CHEN_CHAC26_Msk
#define TSU_CHEN_CHAC27_Pos                                 (27)
#define TSU_CHEN_CHAC27_Msk                                 (0x1UL << TSU_CHEN_CHAC27_Pos)
#define TSU_CHEN_CHAC27                                     TSU_CHEN_CHAC27_Msk
#define TSU_CHEN_CHAC28_Pos                                 (28)
#define TSU_CHEN_CHAC28_Msk                                 (0x1UL << TSU_CHEN_CHAC28_Pos)
#define TSU_CHEN_CHAC28                                     TSU_CHEN_CHAC28_Msk
#define TSU_CHEN_CHAC29_Pos                                 (29)
#define TSU_CHEN_CHAC29_Msk                                 (0x1UL << TSU_CHEN_CHAC29_Pos)
#define TSU_CHEN_CHAC29                                     TSU_CHEN_CHAC29_Msk
#define TSU_CHEN_CHAC30_Pos                                 (30)
#define TSU_CHEN_CHAC30_Msk                                 (0x1UL << TSU_CHEN_CHAC30_Pos)
#define TSU_CHEN_CHAC30                                     TSU_CHEN_CHAC30_Msk
#define TSU_CHEN_CHAC31_Pos                                 (31)
#define TSU_CHEN_CHAC31_Msk                                 (0x1UL << TSU_CHEN_CHAC31_Pos)
#define TSU_CHEN_CHAC31                                     TSU_CHEN_CHAC31_Msk

/**********************  Bits definition for TSU_CHCTRL  **********************/
#define TSU_CHCTRL_CHTRC0_Pos                               (0)
#define TSU_CHCTRL_CHTRC0_Msk                               (0x1UL << TSU_CHCTRL_CHTRC0_Pos)
#define TSU_CHCTRL_CHTRC0                                   TSU_CHCTRL_CHTRC0_Msk
#define TSU_CHCTRL_CHTRC1_Pos                               (1)
#define TSU_CHCTRL_CHTRC1_Msk                               (0x1UL << TSU_CHCTRL_CHTRC1_Pos)
#define TSU_CHCTRL_CHTRC1                                   TSU_CHCTRL_CHTRC1_Msk
#define TSU_CHCTRL_CHTRC2_Pos                               (2)
#define TSU_CHCTRL_CHTRC2_Msk                               (0x1UL << TSU_CHCTRL_CHTRC2_Pos)
#define TSU_CHCTRL_CHTRC2                                   TSU_CHCTRL_CHTRC2_Msk
#define TSU_CHCTRL_CHTRC3_Pos                               (3)
#define TSU_CHCTRL_CHTRC3_Msk                               (0x1UL << TSU_CHCTRL_CHTRC3_Pos)
#define TSU_CHCTRL_CHTRC3                                   TSU_CHCTRL_CHTRC3_Msk
#define TSU_CHCTRL_CHTRC4_Pos                               (4)
#define TSU_CHCTRL_CHTRC4_Msk                               (0x1UL << TSU_CHCTRL_CHTRC4_Pos)
#define TSU_CHCTRL_CHTRC4                                   TSU_CHCTRL_CHTRC4_Msk
#define TSU_CHCTRL_CHTRC5_Pos                               (5)
#define TSU_CHCTRL_CHTRC5_Msk                               (0x1UL << TSU_CHCTRL_CHTRC5_Pos)
#define TSU_CHCTRL_CHTRC5                                   TSU_CHCTRL_CHTRC5_Msk
#define TSU_CHCTRL_CHTRC6_Pos                               (6)
#define TSU_CHCTRL_CHTRC6_Msk                               (0x1UL << TSU_CHCTRL_CHTRC6_Pos)
#define TSU_CHCTRL_CHTRC6                                   TSU_CHCTRL_CHTRC6_Msk
#define TSU_CHCTRL_CHTRC7_Pos                               (7)
#define TSU_CHCTRL_CHTRC7_Msk                               (0x1UL << TSU_CHCTRL_CHTRC7_Pos)
#define TSU_CHCTRL_CHTRC7                                   TSU_CHCTRL_CHTRC7_Msk
#define TSU_CHCTRL_CHTRC8_Pos                               (8)
#define TSU_CHCTRL_CHTRC8_Msk                               (0x1UL << TSU_CHCTRL_CHTRC8_Pos)
#define TSU_CHCTRL_CHTRC8                                   TSU_CHCTRL_CHTRC8_Msk
#define TSU_CHCTRL_CHTRC9_Pos                               (9)
#define TSU_CHCTRL_CHTRC9_Msk                               (0x1UL << TSU_CHCTRL_CHTRC9_Pos)
#define TSU_CHCTRL_CHTRC9                                   TSU_CHCTRL_CHTRC9_Msk
#define TSU_CHCTRL_CHTRC10_Pos                              (10)
#define TSU_CHCTRL_CHTRC10_Msk                              (0x1UL << TSU_CHCTRL_CHTRC10_Pos)
#define TSU_CHCTRL_CHTRC10                                  TSU_CHCTRL_CHTRC10_Msk
#define TSU_CHCTRL_CHTRC11_Pos                              (11)
#define TSU_CHCTRL_CHTRC11_Msk                              (0x1UL << TSU_CHCTRL_CHTRC11_Pos)
#define TSU_CHCTRL_CHTRC11                                  TSU_CHCTRL_CHTRC11_Msk
#define TSU_CHCTRL_CHTRC12_Pos                              (12)
#define TSU_CHCTRL_CHTRC12_Msk                              (0x1UL << TSU_CHCTRL_CHTRC12_Pos)
#define TSU_CHCTRL_CHTRC12                                  TSU_CHCTRL_CHTRC12_Msk
#define TSU_CHCTRL_CHTRC13_Pos                              (13)
#define TSU_CHCTRL_CHTRC13_Msk                              (0x1UL << TSU_CHCTRL_CHTRC13_Pos)
#define TSU_CHCTRL_CHTRC13                                  TSU_CHCTRL_CHTRC13_Msk
#define TSU_CHCTRL_CHTRC14_Pos                              (14)
#define TSU_CHCTRL_CHTRC14_Msk                              (0x1UL << TSU_CHCTRL_CHTRC14_Pos)
#define TSU_CHCTRL_CHTRC14                                  TSU_CHCTRL_CHTRC14_Msk
#define TSU_CHCTRL_CHTRC15_Pos                              (15)
#define TSU_CHCTRL_CHTRC15_Msk                              (0x1UL << TSU_CHCTRL_CHTRC15_Pos)
#define TSU_CHCTRL_CHTRC15                                  TSU_CHCTRL_CHTRC15_Msk
#define TSU_CHCTRL_CHTRC16_Pos                              (16)
#define TSU_CHCTRL_CHTRC16_Msk                              (0x1UL << TSU_CHCTRL_CHTRC16_Pos)
#define TSU_CHCTRL_CHTRC16                                  TSU_CHCTRL_CHTRC16_Msk
#define TSU_CHCTRL_CHTRC17_Pos                              (17)
#define TSU_CHCTRL_CHTRC17_Msk                              (0x1UL << TSU_CHCTRL_CHTRC17_Pos)
#define TSU_CHCTRL_CHTRC17                                  TSU_CHCTRL_CHTRC17_Msk
#define TSU_CHCTRL_CHTRC18_Pos                              (18)
#define TSU_CHCTRL_CHTRC18_Msk                              (0x1UL << TSU_CHCTRL_CHTRC18_Pos)
#define TSU_CHCTRL_CHTRC18                                  TSU_CHCTRL_CHTRC18_Msk
#define TSU_CHCTRL_CHTRC19_Pos                              (19)
#define TSU_CHCTRL_CHTRC19_Msk                              (0x1UL << TSU_CHCTRL_CHTRC19_Pos)
#define TSU_CHCTRL_CHTRC19                                  TSU_CHCTRL_CHTRC19_Msk
#define TSU_CHCTRL_CHTRC20_Pos                              (20)
#define TSU_CHCTRL_CHTRC20_Msk                              (0x1UL << TSU_CHCTRL_CHTRC20_Pos)
#define TSU_CHCTRL_CHTRC20                                  TSU_CHCTRL_CHTRC20_Msk
#define TSU_CHCTRL_CHTRC21_Pos                              (21)
#define TSU_CHCTRL_CHTRC21_Msk                              (0x1UL << TSU_CHCTRL_CHTRC21_Pos)
#define TSU_CHCTRL_CHTRC21                                  TSU_CHCTRL_CHTRC21_Msk
#define TSU_CHCTRL_CHTRC22_Pos                              (22)
#define TSU_CHCTRL_CHTRC22_Msk                              (0x1UL << TSU_CHCTRL_CHTRC22_Pos)
#define TSU_CHCTRL_CHTRC22                                  TSU_CHCTRL_CHTRC22_Msk
#define TSU_CHCTRL_CHTRC23_Pos                              (23)
#define TSU_CHCTRL_CHTRC23_Msk                              (0x1UL << TSU_CHCTRL_CHTRC23_Pos)
#define TSU_CHCTRL_CHTRC23                                  TSU_CHCTRL_CHTRC23_Msk
#define TSU_CHCTRL_CHTRC24_Pos                              (24)
#define TSU_CHCTRL_CHTRC24_Msk                              (0x1UL << TSU_CHCTRL_CHTRC24_Pos)
#define TSU_CHCTRL_CHTRC24                                  TSU_CHCTRL_CHTRC24_Msk
#define TSU_CHCTRL_CHTRC25_Pos                              (25)
#define TSU_CHCTRL_CHTRC25_Msk                              (0x1UL << TSU_CHCTRL_CHTRC25_Pos)
#define TSU_CHCTRL_CHTRC25                                  TSU_CHCTRL_CHTRC25_Msk
#define TSU_CHCTRL_CHTRC26_Pos                              (26)
#define TSU_CHCTRL_CHTRC26_Msk                              (0x1UL << TSU_CHCTRL_CHTRC26_Pos)
#define TSU_CHCTRL_CHTRC26                                  TSU_CHCTRL_CHTRC26_Msk
#define TSU_CHCTRL_CHTRC27_Pos                              (27)
#define TSU_CHCTRL_CHTRC27_Msk                              (0x1UL << TSU_CHCTRL_CHTRC27_Pos)
#define TSU_CHCTRL_CHTRC27                                  TSU_CHCTRL_CHTRC27_Msk
#define TSU_CHCTRL_CHTRC28_Pos                              (28)
#define TSU_CHCTRL_CHTRC28_Msk                              (0x1UL << TSU_CHCTRL_CHTRC28_Pos)
#define TSU_CHCTRL_CHTRC28                                  TSU_CHCTRL_CHTRC28_Msk
#define TSU_CHCTRL_CHTRC29_Pos                              (29)
#define TSU_CHCTRL_CHTRC29_Msk                              (0x1UL << TSU_CHCTRL_CHTRC29_Pos)
#define TSU_CHCTRL_CHTRC29                                  TSU_CHCTRL_CHTRC29_Msk
#define TSU_CHCTRL_CHTRC30_Pos                              (30)
#define TSU_CHCTRL_CHTRC30_Msk                              (0x1UL << TSU_CHCTRL_CHTRC30_Pos)
#define TSU_CHCTRL_CHTRC30                                  TSU_CHCTRL_CHTRC30_Msk
#define TSU_CHCTRL_CHTRC31_Pos                              (31)
#define TSU_CHCTRL_CHTRC31_Msk                              (0x1UL << TSU_CHCTRL_CHTRC31_Pos)
#define TSU_CHCTRL_CHTRC31                                  TSU_CHCTRL_CHTRC31_Msk

/**********************  Bits definition for TSU_ACTRL  ***********************/
#define TSU_ACTRL_PON_Pos                                   (0)
#define TSU_ACTRL_PON_Msk                                   (0x1UL << TSU_ACTRL_PON_Pos)
#define TSU_ACTRL_PON                                       TSU_ACTRL_PON_Msk
#define TSU_ACTRL_DCME_Pos                                  (1)
#define TSU_ACTRL_DCME_Msk                                  (0x1UL << TSU_ACTRL_DCME_Pos)
#define TSU_ACTRL_DCME                                      TSU_ACTRL_DCME_Msk
#define TSU_ACTRL_TDCON_Pos                                 (2)
#define TSU_ACTRL_TDCON_Msk                                 (0x1UL << TSU_ACTRL_TDCON_Pos)
#define TSU_ACTRL_TDCON                                     TSU_ACTRL_TDCON_Msk
#define TSU_ACTRL_TON_Pos                                   (3)
#define TSU_ACTRL_TON_Msk                                   (0x1UL << TSU_ACTRL_TON_Pos)
#define TSU_ACTRL_TON                                       TSU_ACTRL_TON_Msk
#define TSU_ACTRL_SUCLKEN_Pos                               (4)
#define TSU_ACTRL_SUCLKEN_Msk                               (0x1UL << TSU_ACTRL_SUCLKEN_Pos)
#define TSU_ACTRL_SUCLKEN                                   TSU_ACTRL_SUCLKEN_Msk
#define TSU_ACTRL_CCOCLKEN_Pos                              (5)
#define TSU_ACTRL_CCOCLKEN_Msk                              (0x1UL << TSU_ACTRL_CCOCLKEN_Pos)
#define TSU_ACTRL_CCOCLKEN                                  TSU_ACTRL_CCOCLKEN_Msk
#define TSU_ACTRL_CCMBE_Pos                                 (6)
#define TSU_ACTRL_CCMBE_Msk                                 (0x1UL << TSU_ACTRL_CCMBE_Pos)
#define TSU_ACTRL_CCMBE                                     TSU_ACTRL_CCMBE_Msk
#define TSU_ACTRL_DTE_Pos                                   (7)
#define TSU_ACTRL_DTE_Msk                                   (0x1UL << TSU_ACTRL_DTE_Pos)
#define TSU_ACTRL_DTE                                       TSU_ACTRL_DTE_Msk
#define TSU_ACTRL_ANAE_Pos                                  (8)
#define TSU_ACTRL_ANAE_Msk                                  (0x1UL << TSU_ACTRL_ANAE_Pos)
#define TSU_ACTRL_ANAE                                      TSU_ACTRL_ANAE_Msk
#define TSU_ACTRL_OCTUN_Pos                                 (9)
#define TSU_ACTRL_OCTUN_Msk                                 (0x3UL << TSU_ACTRL_OCTUN_Pos)
#define TSU_ACTRL_OCTUN                                     TSU_ACTRL_OCTUN_Msk
#define TSU_ACTRL_OCTUN_0                                   (0x1UL << TSU_ACTRL_OCTUN_Pos)
#define TSU_ACTRL_OCTUN_1                                   (0x2UL << TSU_ACTRL_OCTUN_Pos)
#define TSU_ACTRL_CCOBS_Pos                                 (11)
#define TSU_ACTRL_CCOBS_Msk                                 (0x1UL << TSU_ACTRL_CCOBS_Pos)
#define TSU_ACTRL_CCOBS                                     TSU_ACTRL_CCOBS_Msk
#define TSU_ACTRL_CMD_Pos                                   (12)
#define TSU_ACTRL_CMD_Msk                                   (0x3UL << TSU_ACTRL_CMD_Pos)
#define TSU_ACTRL_CMD                                       TSU_ACTRL_CMD_Msk
#define TSU_ACTRL_CMD_0                                     (0x1UL << TSU_ACTRL_CMD_Pos)
#define TSU_ACTRL_CMD_1                                     (0x2UL << TSU_ACTRL_CMD_Pos)
#define TSU_ACTRL_LOAD_Pos                                  (14)
#define TSU_ACTRL_LOAD_Msk                                  (0x3UL << TSU_ACTRL_LOAD_Pos)
#define TSU_ACTRL_LOAD                                      TSU_ACTRL_LOAD_Msk
#define TSU_ACTRL_LOAD_0                                    (0x1UL << TSU_ACTRL_LOAD_Pos)
#define TSU_ACTRL_LOAD_1                                    (0x2UL << TSU_ACTRL_LOAD_Pos)
#define TSU_ACTRL_SENSDB_Pos                                (16)
#define TSU_ACTRL_SENSDB_Msk                                (0x1UL << TSU_ACTRL_SENSDB_Pos)
#define TSU_ACTRL_SENSDB                                    TSU_ACTRL_SENSDB_Msk

/***********************  Bits definition for TSU_ACFG  ***********************/
#define TSU_ACFG_RTRIM_Pos                                  (0)
#define TSU_ACFG_RTRIM_Msk                                  (0xffUL << TSU_ACFG_RTRIM_Pos)
#define TSU_ACFG_RTRIM                                      TSU_ACFG_RTRIM_Msk
#define TSU_ACFG_FCLR_Pos                                   (8)
#define TSU_ACFG_FCLR_Msk                                   (0x1UL << TSU_ACFG_FCLR_Pos)
#define TSU_ACFG_FCLR                                       TSU_ACFG_FCLR_Msk

/************************  Bits definition for TSU_PE  ************************/
#define TSU_PE_PE_Pos                                       (0)
#define TSU_PE_PE_Msk                                       (0xffffffffUL << TSU_PE_PE_Pos)
#define TSU_PE_PE                                           TSU_PE_PE_Msk

/************************  Bits definition for TSU_AD  ************************/
#define TSU_AD_SO_Pos                                       (0)
#define TSU_AD_SO_Msk                                       (0xffUL << TSU_AD_SO_Pos)
#define TSU_AD_SO                                           TSU_AD_SO_Msk
#define TSU_AD_SSNUM_Pos                                    (8)
#define TSU_AD_SSNUM_Msk                                    (0xffffUL << TSU_AD_SSNUM_Pos)
#define TSU_AD_SSNUM                                        TSU_AD_SSNUM_Msk
#define TSU_AD_SSCTRL_Pos                                   (24)
#define TSU_AD_SSCTRL_Msk                                   (0x7UL << TSU_AD_SSCTRL_Pos)
#define TSU_AD_SSCTRL                                       TSU_AD_SSCTRL_Msk
#define TSU_AD_SSCTRL_0                                     (0x1UL << TSU_AD_SSCTRL_Pos)
#define TSU_AD_SSCTRL_1                                     (0x2UL << TSU_AD_SSCTRL_Pos)
#define TSU_AD_SSCTRL_2                                     (0x4UL << TSU_AD_SSCTRL_Pos)
#define TSU_AD_CTSDWABYS_Pos                                (28)
#define TSU_AD_CTSDWABYS_Msk                                (0x1UL << TSU_AD_CTSDWABYS_Pos)
#define TSU_AD_CTSDWABYS                                    TSU_AD_CTSDWABYS_Msk

/************************  Bits definition for TSU_AF  ************************/
#define TSU_AF_OCF_Pos                                      (0)
#define TSU_AF_OCF_Msk                                      (0x1UL << TSU_AF_OCF_Pos)
#define TSU_AF_OCF                                          TSU_AF_OCF_Msk
#define TSU_AF_OVF_Pos                                      (1)
#define TSU_AF_OVF_Msk                                      (0x1UL << TSU_AF_OVF_Pos)
#define TSU_AF_OVF                                          TSU_AF_OVF_Msk

/*********************  Bits definition for TSU_AFCCTRL  **********************/
#define TSU_AFCCTRL_AFCBYS_Pos                              (2)
#define TSU_AFCCTRL_AFCBYS_Msk                              (0x1UL << TSU_AFCCTRL_AFCBYS_Pos)
#define TSU_AFCCTRL_AFCBYS                                  TSU_AFCCTRL_AFCBYS_Msk
#define TSU_AFCCTRL_AFCDWABYS_Pos                           (3)
#define TSU_AFCCTRL_AFCDWABYS_Msk                           (0x1UL << TSU_AFCCTRL_AFCDWABYS_Pos)
#define TSU_AFCCTRL_AFCDWABYS                               TSU_AFCCTRL_AFCDWABYS_Msk
#define TSU_AFCCTRL_DIFFCNT_Pos                             (8)
#define TSU_AFCCTRL_DIFFCNT_Msk                             (0xffUL << TSU_AFCCTRL_DIFFCNT_Pos)
#define TSU_AFCCTRL_DIFFCNT                                 TSU_AFCCTRL_DIFFCNT_Msk
#define TSU_AFCCTRL_AFCPRD_Pos                              (16)
#define TSU_AFCCTRL_AFCPRD_Msk                              (0xffUL << TSU_AFCCTRL_AFCPRD_Pos)
#define TSU_AFCCTRL_AFCPRD                                  TSU_AFCCTRL_AFCPRD_Msk

/**********************  Bits definition for TSU_AFCCFG  **********************/
#define TSU_AFCCFG_SUADJ_Pos                                (0)
#define TSU_AFCCFG_SUADJ_Msk                                (0xffUL << TSU_AFCCFG_SUADJ_Pos)
#define TSU_AFCCFG_SUADJ                                    TSU_AFCCFG_SUADJ_Msk
#define TSU_AFCCFG_STDCNT_Pos                               (8)
#define TSU_AFCCFG_STDCNT_Msk                               (0xfffffUL << TSU_AFCCFG_STDCNT_Pos)
#define TSU_AFCCFG_STDCNT                                   TSU_AFCCFG_STDCNT_Msk
#define TSU_AFCCFG_CBCLKS_Pos                               (30)
#define TSU_AFCCFG_CBCLKS_Msk                               (0x1UL << TSU_AFCCFG_CBCLKS_Pos)
#define TSU_AFCCFG_CBCLKS                                   TSU_AFCCFG_CBCLKS_Msk

/**********************  Bits definition for TSU_DWACFG  **********************/
#define TSU_DWACFG_CDL_Pos                                  (0)
#define TSU_DWACFG_CDL_Msk                                  (0xfUL << TSU_DWACFG_CDL_Pos)
#define TSU_DWACFG_CDL                                      TSU_DWACFG_CDL_Msk
#define TSU_DWACFG_CDL_0                                    (0x1UL << TSU_DWACFG_CDL_Pos)
#define TSU_DWACFG_CDL_1                                    (0x2UL << TSU_DWACFG_CDL_Pos)
#define TSU_DWACFG_CDL_2                                    (0x4UL << TSU_DWACFG_CDL_Pos)
#define TSU_DWACFG_CDL_3                                    (0x8UL << TSU_DWACFG_CDL_Pos)
#define TSU_DWACFG_CDH_Pos                                  (4)
#define TSU_DWACFG_CDH_Msk                                  (0xfUL << TSU_DWACFG_CDH_Pos)
#define TSU_DWACFG_CDH                                      TSU_DWACFG_CDH_Msk
#define TSU_DWACFG_CDH_0                                    (0x1UL << TSU_DWACFG_CDH_Pos)
#define TSU_DWACFG_CDH_1                                    (0x2UL << TSU_DWACFG_CDH_Pos)
#define TSU_DWACFG_CDH_2                                    (0x4UL << TSU_DWACFG_CDH_Pos)
#define TSU_DWACFG_CDH_3                                    (0x8UL << TSU_DWACFG_CDH_Pos)
#define TSU_DWACFG_ADL_Pos                                  (8)
#define TSU_DWACFG_ADL_Msk                                  (0x3UL << TSU_DWACFG_ADL_Pos)
#define TSU_DWACFG_ADL                                      TSU_DWACFG_ADL_Msk
#define TSU_DWACFG_ADL_0                                    (0x1UL << TSU_DWACFG_ADL_Pos)
#define TSU_DWACFG_ADL_1                                    (0x2UL << TSU_DWACFG_ADL_Pos)
#define TSU_DWACFG_ADH_Pos                                  (10)
#define TSU_DWACFG_ADH_Msk                                  (0xfUL << TSU_DWACFG_ADH_Pos)
#define TSU_DWACFG_ADH                                      TSU_DWACFG_ADH_Msk
#define TSU_DWACFG_ADH_0                                    (0x1UL << TSU_DWACFG_ADH_Pos)
#define TSU_DWACFG_ADH_1                                    (0x2UL << TSU_DWACFG_ADH_Pos)
#define TSU_DWACFG_ADH_2                                    (0x4UL << TSU_DWACFG_ADH_Pos)
#define TSU_DWACFG_ADH_3                                    (0x8UL << TSU_DWACFG_ADH_Pos)

/**********************  Bits definition for TSU_SUCLK0  **********************/
#define TSU_SUCLKCTRL_SUADJ0_Pos                            (0)
#define TSU_SUCLKCTRL_SUADJ0_Msk                            (0xffUL << TSU_SUCLKCTRL_SUADJ0_Pos)
#define TSU_SUCLKCTRL_SUADJ0                                TSU_SUCLKCTRL_SUADJ0_Msk
#define TSU_SUCLKCTRL_SUADJ1_Pos                            (8)
#define TSU_SUCLKCTRL_SUADJ1_Msk                            (0xffUL << TSU_SUCLKCTRL_SUADJ1_Pos)
#define TSU_SUCLKCTRL_SUADJ1                                TSU_SUCLKCTRL_SUADJ1_Msk
#define TSU_SUCLKCTRL_SUADJ2_Pos                            (16)
#define TSU_SUCLKCTRL_SUADJ2_Msk                            (0xffUL << TSU_SUCLKCTRL_SUADJ2_Pos)
#define TSU_SUCLKCTRL_SUADJ2                                TSU_SUCLKCTRL_SUADJ2_Msk
#define TSU_SUCLKCTRL_SUADJ3_Pos                            (24)
#define TSU_SUCLKCTRL_SUADJ3_Msk                            (0xffUL << TSU_SUCLKCTRL_SUADJ3_Pos)
#define TSU_SUCLKCTRL_SUADJ3                                TSU_SUCLKCTRL_SUADJ3_Msk

/**********************  Bits definition for TSU_SUCLK1  **********************/
#define TSU_SUCLKCTRL_SUMULTI_Pos                           (0)
#define TSU_SUCLKCTRL_SUMULTI_Msk                           (0xffffffffUL << TSU_SUCLKCTRL_SUMULTI_Pos)
#define TSU_SUCLKCTRL_SUMULTI                               TSU_SUCLKCTRL_SUMULTI_Msk

/**********************  Bits definition for TSU_SUCLK2  **********************/

/**********************  Bits definition for TSU_SUCLK3  **********************/

/**********************  Bits definition for TSU_SUCLK4  **********************/

/**********************  Bits definition for TSU_TRIM0  ***********************/
#define TSU_TRIM_RTRIM_Pos                                  (0)
#define TSU_TRIM_RTRIM_Msk                                  (0xffUL << TSU_TRIM_RTRIM_Pos)
#define TSU_TRIM_RTRIM                                      TSU_TRIM_RTRIM_Msk
#define TSU_TRIM_DACTRIM_Pos                                (8)
#define TSU_TRIM_DACTRIM_Msk                                (0xffUL << TSU_TRIM_DACTRIM_Pos)
#define TSU_TRIM_DACTRIM                                    TSU_TRIM_DACTRIM_Msk
#define TSU_TRIM_SUADJD_Pos                                 (16)
#define TSU_TRIM_SUADJD_Msk                                 (0xffUL << TSU_TRIM_SUADJD_Pos)
#define TSU_TRIM_SUADJD                                     TSU_TRIM_SUADJD_Msk
#define TSU_TRIM_TRESULT4_Pos                               (24)
#define TSU_TRIM_TRESULT4_Msk                               (0xffUL << TSU_TRIM_TRESULT4_Pos)
#define TSU_TRIM_TRESULT4                                   TSU_TRIM_TRESULT4_Msk

/**********************  Bits definition for TSU_TRIM1  ***********************/
#define TSU_TRIM_TRESULT0_Pos                               (0)
#define TSU_TRIM_TRESULT0_Msk                               (0xffUL << TSU_TRIM_TRESULT0_Pos)
#define TSU_TRIM_TRESULT0                                   TSU_TRIM_TRESULT0_Msk
#define TSU_TRIM_TRESULT1_Pos                               (8)
#define TSU_TRIM_TRESULT1_Msk                               (0xffUL << TSU_TRIM_TRESULT1_Pos)
#define TSU_TRIM_TRESULT1                                   TSU_TRIM_TRESULT1_Msk
#define TSU_TRIM_TRESULT2_Pos                               (16)
#define TSU_TRIM_TRESULT2_Msk                               (0xffUL << TSU_TRIM_TRESULT2_Pos)
#define TSU_TRIM_TRESULT2                                   TSU_TRIM_TRESULT2_Msk
#define TSU_TRIM_TRESULT3_Pos                               (24)
#define TSU_TRIM_TRESULT3_Msk                               (0xffUL << TSU_TRIM_TRESULT3_Pos)
#define TSU_TRIM_TRESULT3                                   TSU_TRIM_TRESULT3_Msk

/***********************  Bits definition for TSU_OPT  ************************/
#define TSU_OPT_CCOCFEN_Pos                                 (0)
#define TSU_OPT_CCOCFEN_Msk                                 (0x1UL << TSU_OPT_CCOCFEN_Pos)
#define TSU_OPT_CCOCFEN                                     TSU_OPT_CCOCFEN_Msk
#define TSU_OPT_FREJFEN_Pos                                 (1)
#define TSU_OPT_FREJFEN_Msk                                 (0x1UL << TSU_OPT_FREJFEN_Pos)
#define TSU_OPT_FREJFEN                                     TSU_OPT_FREJFEN_Msk
#define TSU_OPT_TUNEN_Pos                                   (2)
#define TSU_OPT_TUNEN_Msk                                   (0x1UL << TSU_OPT_TUNEN_Pos)
#define TSU_OPT_TUNEN                                       TSU_OPT_TUNEN_Msk
#define TSU_OPT_DTCLESS_Pos                                 (4)
#define TSU_OPT_DTCLESS_Msk                                 (0x1UL << TSU_OPT_DTCLESS_Pos)
#define TSU_OPT_DTCLESS                                     TSU_OPT_DTCLESS_Msk
#define TSU_OPT_MTUCFEN_Pos                                 (5)
#define TSU_OPT_MTUCFEN_Msk                                 (0x1UL << TSU_OPT_MTUCFEN_Pos)
#define TSU_OPT_MTUCFEN                                     TSU_OPT_MTUCFEN_Msk
#define TSU_OPT_AJFEN_Pos                                   (8)
#define TSU_OPT_AJFEN_Msk                                   (0x1UL << TSU_OPT_AJFEN_Pos)
#define TSU_OPT_AJFEN                                       TSU_OPT_AJFEN_Msk
#define TSU_OPT_SYSCLK_Pos                                  (9)
#define TSU_OPT_SYSCLK_Msk                                  (0x7UL << TSU_OPT_SYSCLK_Pos)
#define TSU_OPT_SYSCLK                                      TSU_OPT_SYSCLK_Msk
#define TSU_OPT_SYSCLK_0                                    (0x1UL << TSU_OPT_SYSCLK_Pos)
#define TSU_OPT_SYSCLK_1                                    (0x2UL << TSU_OPT_SYSCLK_Pos)
#define TSU_OPT_SYSCLK_2                                    (0x4UL << TSU_OPT_SYSCLK_Pos)
#define TSU_OPT_SCACTB_Pos                                  (16)
#define TSU_OPT_SCACTB_Msk                                  (0xfUL << TSU_OPT_SCACTB_Pos)
#define TSU_OPT_SCACTB                                      TSU_OPT_SCACTB_Msk
#define TSU_OPT_SCACTB_0                                    (0x1UL << TSU_OPT_SCACTB_Pos)
#define TSU_OPT_SCACTB_1                                    (0x2UL << TSU_OPT_SCACTB_Pos)
#define TSU_OPT_SCACTB_2                                    (0x4UL << TSU_OPT_SCACTB_Pos)
#define TSU_OPT_SCACTB_3                                    (0x8UL << TSU_OPT_SCACTB_Pos)
#define TSU_OPT_AWIN_Pos                                    (20)
#define TSU_OPT_AWIN_Msk                                    (0xfUL << TSU_OPT_AWIN_Pos)
#define TSU_OPT_AWIN                                        TSU_OPT_AWIN_Msk
#define TSU_OPT_AWIN_0                                      (0x1UL << TSU_OPT_AWIN_Pos)
#define TSU_OPT_AWIN_1                                      (0x2UL << TSU_OPT_AWIN_Pos)
#define TSU_OPT_AWIN_2                                      (0x4UL << TSU_OPT_AWIN_Pos)
#define TSU_OPT_AWIN_3                                      (0x8UL << TSU_OPT_AWIN_Pos)

/*********************  Bits definition for TSU_SCANNUM  **********************/
#define TSU_SCANNUM_SCANNUM_Pos                             (0)
#define TSU_SCANNUM_SCANNUM_Msk                             (0xffffUL << TSU_SCANNUM_SCANNUM_Pos)
#define TSU_SCANNUM_SCANNUM                                 TSU_SCANNUM_SCANNUM_Msk
#define TSU_SCANNUM_SCANCNT_Pos                             (16)
#define TSU_SCANNUM_SCANCNT_Msk                             (0xffffUL << TSU_SCANNUM_SCANCNT_Pos)
#define TSU_SCANNUM_SCANCNT                                 TSU_SCANNUM_SCANCNT_Msk

/**********************  Bits definition for TSU_AJCTRL  **********************/
#define TSU_AJC_TLOT_Pos                                    (0)
#define TSU_AJC_TLOT_Msk                                    (0xffUL << TSU_AJC_TLOT_Pos)
#define TSU_AJC_TLOT                                        TSU_AJC_TLOT_Msk
#define TSU_AJC_THOT_Pos                                    (8)
#define TSU_AJC_THOT_Msk                                    (0xffUL << TSU_AJC_THOT_Pos)
#define TSU_AJC_THOT                                        TSU_AJC_THOT_Msk
#define TSU_AJC_JC_Pos                                      (20)
#define TSU_AJC_JC_Msk                                      (0x3UL << TSU_AJC_JC_Pos)
#define TSU_AJC_JC                                          TSU_AJC_JC_Msk
#define TSU_AJC_JC_0                                        (0x1UL << TSU_AJC_JC_Pos)
#define TSU_AJC_JC_1                                        (0x2UL << TSU_AJC_JC_Pos)
#define TSU_AJC_AJMMAT_Pos                                  (24)
#define TSU_AJC_AJMMAT_Msk                                  (0xfUL << TSU_AJC_AJMMAT_Pos)
#define TSU_AJC_AJMMAT                                      TSU_AJC_AJMMAT_Msk
#define TSU_AJC_AJMMAT_0                                    (0x1UL << TSU_AJC_AJMMAT_Pos)
#define TSU_AJC_AJMMAT_1                                    (0x2UL << TSU_AJC_AJMMAT_Pos)
#define TSU_AJC_AJMMAT_2                                    (0x4UL << TSU_AJC_AJMMAT_Pos)
#define TSU_AJC_AJMMAT_3                                    (0x8UL << TSU_AJC_AJMMAT_Pos)

/**********************  Bits definition for TSU_AJTHR  ***********************/
#define TSU_THR_AJTHL_Pos                                   (0)
#define TSU_THR_AJTHL_Msk                                   (0xffffUL << TSU_THR_AJTHL_Pos)
#define TSU_THR_AJTHL                                       TSU_THR_AJTHL_Msk
#define TSU_THR_AJTHH_Pos                                   (16)
#define TSU_THR_AJTHH_Msk                                   (0xffffUL << TSU_THR_AJTHH_Pos)
#define TSU_THR_AJTHH                                       TSU_THR_AJTHH_Msk

/**********************  Bits definition for TSU_INTEN  ***********************/
#define TSU_INTEN_MRRD_Pos                                  (0)
#define TSU_INTEN_MRRD_Msk                                  (0x1UL << TSU_INTEN_MRRD_Pos)
#define TSU_INTEN_MRRD                                      TSU_INTEN_MRRD_Msk
#define TSU_INTEN_MARRD_Pos                                 (1)
#define TSU_INTEN_MARRD_Msk                                 (0x1UL << TSU_INTEN_MARRD_Pos)
#define TSU_INTEN_MARRD                                     TSU_INTEN_MARRD_Msk
#define TSU_INTEN_JRRD_Pos                                  (2)
#define TSU_INTEN_JRRD_Msk                                  (0x1UL << TSU_INTEN_JRRD_Pos)
#define TSU_INTEN_JRRD                                      TSU_INTEN_JRRD_Msk
#define TSU_INTEN_BUSY_Pos                                  (3)
#define TSU_INTEN_BUSY_Msk                                  (0x1UL << TSU_INTEN_BUSY_Pos)
#define TSU_INTEN_BUSY                                      TSU_INTEN_BUSY_Msk
#define TSU_INTEN_MCPLT_Pos                                 (4)
#define TSU_INTEN_MCPLT_Msk                                 (0x1UL << TSU_INTEN_MCPLT_Pos)
#define TSU_INTEN_MCPLT                                     TSU_INTEN_MCPLT_Msk
#define TSU_INTEN_SCPLT_Pos                                 (5)
#define TSU_INTEN_SCPLT_Msk                                 (0x1UL << TSU_INTEN_SCPLT_Pos)
#define TSU_INTEN_SCPLT                                     TSU_INTEN_SCPLT_Msk
#define TSU_INTEN_JCPLT_Pos                                 (6)
#define TSU_INTEN_JCPLT_Msk                                 (0x1UL << TSU_INTEN_JCPLT_Pos)
#define TSU_INTEN_JCPLT                                     TSU_INTEN_JCPLT_Msk
#define TSU_INTEN_ERROR_Pos                                 (7)
#define TSU_INTEN_ERROR_Msk                                 (0x1UL << TSU_INTEN_ERROR_Pos)
#define TSU_INTEN_ERROR                                     TSU_INTEN_ERROR_Msk
#define TSU_INTEN_IDLE_Pos                                  (8)
#define TSU_INTEN_IDLE_Msk                                  (0x1UL << TSU_INTEN_IDLE_Pos)
#define TSU_INTEN_IDLE                                      TSU_INTEN_IDLE_Msk
#define TSU_INTEN_CORRCPLT_Pos                              (9)
#define TSU_INTEN_CORRCPLT_Msk                              (0x1UL << TSU_INTEN_CORRCPLT_Pos)
#define TSU_INTEN_CORRCPLT                                  TSU_INTEN_CORRCPLT_Msk

/**********************  Bits definition for TSU_AJRSLT  **********************/
#define TSU_AJRSLT_TJR0_Pos                                 (0)
#define TSU_AJRSLT_TJR0_Msk                                 (0x1UL << TSU_AJRSLT_TJR0_Pos)
#define TSU_AJRSLT_TJR0                                     TSU_AJRSLT_TJR0_Msk
#define TSU_AJRSLT_TJR1_Pos                                 (`)
#define TSU_AJRSLT_TJR1_Msk                                 (0x1UL << TSU_AJRSLT_TJR1_Pos)
#define TSU_AJRSLT_TJR1                                     TSU_AJRSLT_TJR1_Msk
#define TSU_AJRSLT_TJR2_Pos                                 (1)
#define TSU_AJRSLT_TJR2_Msk                                 (0x1UL << TSU_AJRSLT_TJR2_Pos)
#define TSU_AJRSLT_TJR2                                     TSU_AJRSLT_TJR2_Msk
#define TSU_AJRSLT_TJR3_Pos                                 (2)
#define TSU_AJRSLT_TJR3_Msk                                 (0x1UL << TSU_AJRSLT_TJR3_Pos)
#define TSU_AJRSLT_TJR3                                     TSU_AJRSLT_TJR3_Msk
#define TSU_AJRSLT_FJR_Pos                                  (3)
#define TSU_AJRSLT_FJR_Msk                                  (0x1UL << TSU_AJRSLT_FJR_Pos)
#define TSU_AJRSLT_FJR                                      TSU_AJRSLT_FJR_Msk
#define TSU_AJRSLT_SJCCR_Pos                                (8)
#define TSU_AJRSLT_SJCCR_Msk                                (0xffUL << TSU_AJRSLT_SJCCR_Pos)
#define TSU_AJRSLT_SJCCR                                    TSU_AJRSLT_SJCCR_Msk

/******************************************************************************/
/*                                                                            */
/*                                 TSUSYS                                     */
/*                                                                            */
/******************************************************************************/

/*****************  Bits definition for TSUSYS_INT_CTSM2HOST  *****************/
#define TSUSYS_C2HEVT_MRRD_Pos                              (0)
#define TSUSYS_C2HEVT_MRRD_Msk                              (0x1UL << TSUSYS_C2HEVT_MRRD_Pos)
#define TSUSYS_C2HEVT_MRRD                                  TSUSYS_C2HEVT_MRRD_Msk
#define TSUSYS_C2HEVT_MARRD_Pos                             (1)
#define TSUSYS_C2HEVT_MARRD_Msk                             (0x1UL << TSUSYS_C2HEVT_MARRD_Pos)
#define TSUSYS_C2HEVT_MARRD                                 TSUSYS_C2HEVT_MARRD_Msk
#define TSUSYS_C2HEVT_JRRD_Pos                              (2)
#define TSUSYS_C2HEVT_JRRD_Msk                              (0x1UL << TSUSYS_C2HEVT_JRRD_Pos)
#define TSUSYS_C2HEVT_JRRD                                  TSUSYS_C2HEVT_JRRD_Msk
#define TSUSYS_C2HEVT_BUSY_Pos                              (3)
#define TSUSYS_C2HEVT_BUSY_Msk                              (0x1UL << TSUSYS_C2HEVT_BUSY_Pos)
#define TSUSYS_C2HEVT_BUSY                                  TSUSYS_C2HEVT_BUSY_Msk
#define TSUSYS_C2HEVT_MCPLT_Pos                             (4)
#define TSUSYS_C2HEVT_MCPLT_Msk                             (0x1UL << TSUSYS_C2HEVT_MCPLT_Pos)
#define TSUSYS_C2HEVT_MCPLT                                 TSUSYS_C2HEVT_MCPLT_Msk
#define TSUSYS_C2HEVT_SCPLT_Pos                             (5)
#define TSUSYS_C2HEVT_SCPLT_Msk                             (0x1UL << TSUSYS_C2HEVT_SCPLT_Pos)
#define TSUSYS_C2HEVT_SCPLT                                 TSUSYS_C2HEVT_SCPLT_Msk
#define TSUSYS_C2HEVT_JCPLT_Pos                             (6)
#define TSUSYS_C2HEVT_JCPLT_Msk                             (0x1UL << TSUSYS_C2HEVT_JCPLT_Pos)
#define TSUSYS_C2HEVT_JCPLT                                 TSUSYS_C2HEVT_JCPLT_Msk
#define TSUSYS_C2HEVT_ERROR_Pos                             (7)
#define TSUSYS_C2HEVT_ERROR_Msk                             (0x1UL << TSUSYS_C2HEVT_ERROR_Pos)
#define TSUSYS_C2HEVT_ERROR                                 TSUSYS_C2HEVT_ERROR_Msk
#define TSUSYS_C2HEVT_IDLE_Pos                              (8)
#define TSUSYS_C2HEVT_IDLE_Msk                              (0x1UL << TSUSYS_C2HEVT_IDLE_Pos)
#define TSUSYS_C2HEVT_IDLE                                  TSUSYS_C2HEVT_IDLE_Msk
#define TSUSYS_C2HEVT_CORRCPLT_Pos                          (9)
#define TSUSYS_C2HEVT_CORRCPLT_Msk                          (0x1UL << TSUSYS_C2HEVT_CORRCPLT_Pos)
#define TSUSYS_C2HEVT_CORRCPLT                              TSUSYS_C2HEVT_CORRCPLT_Msk
#define TSUSYS_C2HEVT_TCORRCPLT_Pos                         (10)
#define TSUSYS_C2HEVT_TCORRCPLT_Msk                         (0x1UL << TSUSYS_C2HEVT_TCORRCPLT_Pos)
#define TSUSYS_C2HEVT_TCORRCPLT                             TSUSYS_C2HEVT_TCORRCPLT_Msk
#define TSUSYS_C2HEVT_INTGEN_Pos                            (31)
#define TSUSYS_C2HEVT_INTGEN_Msk                            (0x1UL << TSUSYS_C2HEVT_INTGEN_Pos)
#define TSUSYS_C2HEVT_INTGEN                                TSUSYS_C2HEVT_INTGEN_Msk

/*****************  Bits definition for TSUSYS_INT_HOST2CTSM  *****************/
#define TSUSYS_H2CEVT_MSTOP_Pos                             (0)
#define TSUSYS_H2CEVT_MSTOP_Msk                             (0x1UL << TSUSYS_H2CEVT_MSTOP_Pos)
#define TSUSYS_H2CEVT_MSTOP                                 TSUSYS_H2CEVT_MSTOP_Msk
#define TSUSYS_H2CEVT_MSTRT_Pos                             (1)
#define TSUSYS_H2CEVT_MSTRT_Msk                             (0x1UL << TSUSYS_H2CEVT_MSTRT_Pos)
#define TSUSYS_H2CEVT_MSTRT                                 TSUSYS_H2CEVT_MSTRT_Msk
#define TSUSYS_H2CEVT_CSTRT_Pos                             (2)
#define TSUSYS_H2CEVT_CSTRT_Msk                             (0x1UL << TSUSYS_H2CEVT_CSTRT_Pos)
#define TSUSYS_H2CEVT_CSTRT                                 TSUSYS_H2CEVT_CSTRT_Msk
#define TSUSYS_H2CEVT_DCSTRT_Pos                            (3)
#define TSUSYS_H2CEVT_DCSTRT_Msk                            (0x1UL << TSUSYS_H2CEVT_DCSTRT_Pos)
#define TSUSYS_H2CEVT_DCSTRT                                TSUSYS_H2CEVT_DCSTRT_Msk
#define TSUSYS_H2CEVT_DIASTRT_Pos                           (4)
#define TSUSYS_H2CEVT_DIASTRT_Msk                           (0x1UL << TSUSYS_H2CEVT_DIASTRT_Pos)
#define TSUSYS_H2CEVT_DIASTRT                               TSUSYS_H2CEVT_DIASTRT_Msk
#define TSUSYS_H2CEVT_TCSTRT_Pos                            (5)
#define TSUSYS_H2CEVT_TCSTRT_Msk                            (0x1UL << TSUSYS_H2CEVT_TCSTRT_Pos)
#define TSUSYS_H2CEVT_TCSTRT                                TSUSYS_H2CEVT_TCSTRT_Msk
#define TSUSYS_H2CEVT_IDCSTRT_Pos                           (6)
#define TSUSYS_H2CEVT_IDCSTRT_Msk                           (0x1UL << TSUSYS_H2CEVT_IDCSTRT_Pos)
#define TSUSYS_H2CEVT_IDCSTRT                               TSUSYS_H2CEVT_IDCSTRT_Msk
#define TSUSYS_H2CEVT_JINIT_Pos                             (12)
#define TSUSYS_H2CEVT_JINIT_Msk                             (0x1UL << TSUSYS_H2CEVT_JINIT_Pos)
#define TSUSYS_H2CEVT_JINIT                                 TSUSYS_H2CEVT_JINIT_Msk
#define TSUSYS_H2CEVT_GETST_Pos                             (13)
#define TSUSYS_H2CEVT_GETST_Msk                             (0x1UL << TSUSYS_H2CEVT_GETST_Pos)
#define TSUSYS_H2CEVT_GETST                                 TSUSYS_H2CEVT_GETST_Msk
#define TSUSYS_H2CEVT_AFC_Pos                               (14)
#define TSUSYS_H2CEVT_AFC_Msk                               (0x1UL << TSUSYS_H2CEVT_AFC_Pos)
#define TSUSYS_H2CEVT_AFC                                   TSUSYS_H2CEVT_AFC_Msk
#define TSUSYS_H2CEVT_MSCAN_Pos                             (15)
#define TSUSYS_H2CEVT_MSCAN_Msk                             (0x1UL << TSUSYS_H2CEVT_MSCAN_Pos)
#define TSUSYS_H2CEVT_MSCAN                                 TSUSYS_H2CEVT_MSCAN_Msk
#define TSUSYS_H2CEVT_SOINIT_Pos                            (16)
#define TSUSYS_H2CEVT_SOINIT_Msk                            (0x1UL << TSUSYS_H2CEVT_SOINIT_Pos)
#define TSUSYS_H2CEVT_SOINIT                                TSUSYS_H2CEVT_SOINIT_Msk
#define TSUSYS_H2CEVT_INTGEN_Pos                            (31)
#define TSUSYS_H2CEVT_INTGEN_Msk                            (0x1UL << TSUSYS_H2CEVT_INTGEN_Pos)
#define TSUSYS_H2CEVT_INTGEN                                TSUSYS_H2CEVT_INTGEN_Msk

/******************  Bits definition for TSUSYS_CTSM_SYSCFG  ******************/
#define TSUSYS_SYSCFG_RST_Pos                               (0)
#define TSUSYS_SYSCFG_RST_Msk                               (0x1UL << TSUSYS_SYSCFG_RST_Pos)
#define TSUSYS_SYSCFG_RST                                   TSUSYS_SYSCFG_RST_Msk
#define TSUSYS_SYSCFG_AFCRDIV_Pos                           (8)
#define TSUSYS_SYSCFG_AFCRDIV_Msk                           (0xffUL << TSUSYS_SYSCFG_AFCRDIV_Pos)
#define TSUSYS_SYSCFG_AFCRDIV                               TSUSYS_SYSCFG_AFCRDIV_Msk
#define TSUSYS_SYSCFG_INTCLR_Pos                            (31)
#define TSUSYS_SYSCFG_INTCLR_Msk                            (0x1UL << TSUSYS_SYSCFG_INTCLR_Pos)
#define TSUSYS_SYSCFG_INTCLR                                TSUSYS_SYSCFG_INTCLR_Msk

/*******************  Bits definition for TSUSYS_CTSM_PSC  ********************/
#define TSUSYS_PSC_DIG_DIV_Pos                              (0)
#define TSUSYS_PSC_DIG_DIV_Msk                              (0xffffUL << TSUSYS_PSC_DIG_DIV_Pos)
#define TSUSYS_PSC_DIG_DIV                                  TSUSYS_PSC_DIG_DIV_Msk
#define TSUSYS_PSC_DWA_DIV_Pos                              (16)
#define TSUSYS_PSC_DWA_DIV_Msk                              (0xffffUL << TSUSYS_PSC_DWA_DIV_Pos)
#define TSUSYS_PSC_DWA_DIV                                  TSUSYS_PSC_DWA_DIV_Msk

/******************************************************************************/
/*                                                                            */
/*                                  UART                                      */
/*                                                                            */
/******************************************************************************/

/*******************  Bits definition for UART_RBR_THR_DLL  *******************/
#define UART_RBR_THR_DLL_RBR_Pos                            (0)
#define UART_RBR_THR_DLL_RBR_Msk                            (0xffUL << UART_RBR_THR_DLL_RBR_Pos)
#define UART_RBR_THR_DLL_RBR                                UART_RBR_THR_DLL_RBR_Msk
#define UART_RBR_THR_DLL_THR_Pos                            (0)
#define UART_RBR_THR_DLL_THR_Msk                            (0xffUL << UART_RBR_THR_DLL_THR_Pos)
#define UART_RBR_THR_DLL_THR                                UART_RBR_THR_DLL_THR_Msk
#define UART_RBR_THR_DLL_DLL_Pos                            (0)
#define UART_RBR_THR_DLL_DLL_Msk                            (0xffUL << UART_RBR_THR_DLL_DLL_Pos)
#define UART_RBR_THR_DLL_DLL                                UART_RBR_THR_DLL_DLL_Msk

/*********************  Bits definition for UART_DLH_IER  *********************/
#define UART_DLH_IER_DLH_Pos                                (0)
#define UART_DLH_IER_DLH_Msk                                (0xffUL << UART_DLH_IER_DLH_Pos)
#define UART_DLH_IER_DLH                                    UART_DLH_IER_DLH_Msk
#define UART_DLH_IER_ERBFI_Pos                              (0)
#define UART_DLH_IER_ERBFI_Msk                              (0x1UL << UART_DLH_IER_ERBFI_Pos)
#define UART_DLH_IER_ERBFI                                  UART_DLH_IER_ERBFI_Msk
#define UART_DLH_IER_ETBEI_Pos                              (1)
#define UART_DLH_IER_ETBEI_Msk                              (0x1UL << UART_DLH_IER_ETBEI_Pos)
#define UART_DLH_IER_ETBEI                                  UART_DLH_IER_ETBEI_Msk
#define UART_DLH_IER_ELSI_Pos                               (2)
#define UART_DLH_IER_ELSI_Msk                               (0x1UL << UART_DLH_IER_ELSI_Pos)
#define UART_DLH_IER_ELSI                                   UART_DLH_IER_ELSI_Msk
#define UART_DLH_IER_EDSSI_Pos                              (3)
#define UART_DLH_IER_EDSSI_Msk                              (0x1UL << UART_DLH_IER_EDSSI_Pos)
#define UART_DLH_IER_EDSSI                                  UART_DLH_IER_EDSSI_Msk
#define UART_DLH_IER_PTIME_Pos                              (7)
#define UART_DLH_IER_PTIME_Msk                              (0x1UL << UART_DLH_IER_PTIME_Pos)
#define UART_DLH_IER_PTIME                                  UART_DLH_IER_PTIME_Msk

/*********************  Bits definition for UART_IIR_FCR  *********************/
#define UART_IIR_FCR_IID_Pos                                (0)
#define UART_IIR_FCR_IID_Msk                                (0xfUL << UART_IIR_FCR_IID_Pos)
#define UART_IIR_FCR_IID                                    UART_IIR_FCR_IID_Msk
#define UART_IIR_FCR_IID_0                                  (0x1UL << UART_IIR_FCR_IID_Pos)
#define UART_IIR_FCR_IID_1                                  (0x2UL << UART_IIR_FCR_IID_Pos)
#define UART_IIR_FCR_IID_2                                  (0x4UL << UART_IIR_FCR_IID_Pos)
#define UART_IIR_FCR_IID_3                                  (0x8UL << UART_IIR_FCR_IID_Pos)
#define UART_IIR_FCR_FIFOSE_Pos                             (6)
#define UART_IIR_FCR_FIFOSE_Msk                             (0x3UL << UART_IIR_FCR_FIFOSE_Pos)
#define UART_IIR_FCR_FIFOSE                                 UART_IIR_FCR_FIFOSE_Msk
#define UART_IIR_FCR_FIFOSE_0                               (0x1UL << UART_IIR_FCR_FIFOSE_Pos)
#define UART_IIR_FCR_FIFOSE_1                               (0x2UL << UART_IIR_FCR_FIFOSE_Pos)
#define UART_IIR_FCR_FIFOE_Pos                              (0)
#define UART_IIR_FCR_FIFOE_Msk                              (0x1UL << UART_IIR_FCR_FIFOE_Pos)
#define UART_IIR_FCR_FIFOE                                  UART_IIR_FCR_FIFOE_Msk
#define UART_IIR_FCR_RFIFOR_Pos                             (1)
#define UART_IIR_FCR_RFIFOR_Msk                             (0x1UL << UART_IIR_FCR_RFIFOR_Pos)
#define UART_IIR_FCR_RFIFOR                                 UART_IIR_FCR_RFIFOR_Msk
#define UART_IIR_FCR_TFIFOR_Pos                             (2)
#define UART_IIR_FCR_TFIFOR_Msk                             (0x1UL << UART_IIR_FCR_TFIFOR_Pos)
#define UART_IIR_FCR_TFIFOR                                 UART_IIR_FCR_TFIFOR_Msk
#define UART_IIR_FCR_DMAM_Pos                               (3)
#define UART_IIR_FCR_DMAM_Msk                               (0x1UL << UART_IIR_FCR_DMAM_Pos)
#define UART_IIR_FCR_DMAM                                   UART_IIR_FCR_DMAM_Msk
#define UART_IIR_FCR_TET_Pos                                (4)
#define UART_IIR_FCR_TET_Msk                                (0x3UL << UART_IIR_FCR_TET_Pos)
#define UART_IIR_FCR_TET                                    UART_IIR_FCR_TET_Msk
#define UART_IIR_FCR_TET_0                                  (0x1UL << UART_IIR_FCR_TET_Pos)
#define UART_IIR_FCR_TET_1                                  (0x2UL << UART_IIR_FCR_TET_Pos)
#define UART_IIR_FCR_RCVR_Pos                               (6)
#define UART_IIR_FCR_RCVR_Msk                               (0x3UL << UART_IIR_FCR_RCVR_Pos)
#define UART_IIR_FCR_RCVR                                   UART_IIR_FCR_RCVR_Msk
#define UART_IIR_FCR_RCVR_0                                 (0x1UL << UART_IIR_FCR_RCVR_Pos)
#define UART_IIR_FCR_RCVR_1                                 (0x2UL << UART_IIR_FCR_RCVR_Pos)

/***********************  Bits definition for UART_LCR  ***********************/
#define UART_LCR_DLS_Pos                                    (0)
#define UART_LCR_DLS_Msk                                    (0x3UL << UART_LCR_DLS_Pos)
#define UART_LCR_DLS                                        UART_LCR_DLS_Msk
#define UART_LCR_DLS_0                                      (0x1UL << UART_LCR_DLS_Pos)
#define UART_LCR_DLS_1                                      (0x2UL << UART_LCR_DLS_Pos)
#define UART_LCR_STOP_Pos                                   (2)
#define UART_LCR_STOP_Msk                                   (0x1UL << UART_LCR_STOP_Pos)
#define UART_LCR_STOP                                       UART_LCR_STOP_Msk
#define UART_LCR_PEN_Pos                                    (3)
#define UART_LCR_PEN_Msk                                    (0x1UL << UART_LCR_PEN_Pos)
#define UART_LCR_PEN                                        UART_LCR_PEN_Msk
#define UART_LCR_EPS_Pos                                    (4)
#define UART_LCR_EPS_Msk                                    (0x1UL << UART_LCR_EPS_Pos)
#define UART_LCR_EPS                                        UART_LCR_EPS_Msk
#define UART_LCR_STICK_PARITY_Pos                           (5)
#define UART_LCR_STICK_PARITY_Msk                           (0x1UL << UART_LCR_STICK_PARITY_Pos)
#define UART_LCR_STICK_PARITY                               UART_LCR_STICK_PARITY_Msk
#define UART_LCR_BC_Pos                                     (6)
#define UART_LCR_BC_Msk                                     (0x1UL << UART_LCR_BC_Pos)
#define UART_LCR_BC                                         UART_LCR_BC_Msk
#define UART_LCR_DLAB_Pos                                   (7)
#define UART_LCR_DLAB_Msk                                   (0x1UL << UART_LCR_DLAB_Pos)
#define UART_LCR_DLAB                                       UART_LCR_DLAB_Msk

/***********************  Bits definition for UART_MCR  ***********************/
#define UART_MCR_DTR_Pos                                    (0)
#define UART_MCR_DTR_Msk                                    (0x1UL << UART_MCR_DTR_Pos)
#define UART_MCR_DTR                                        UART_MCR_DTR_Msk
#define UART_MCR_RTS_Pos                                    (1)
#define UART_MCR_RTS_Msk                                    (0x1UL << UART_MCR_RTS_Pos)
#define UART_MCR_RTS                                        UART_MCR_RTS_Msk
#define UART_MCR_LB_Pos                                     (4)
#define UART_MCR_LB_Msk                                     (0x1UL << UART_MCR_LB_Pos)
#define UART_MCR_LB                                         UART_MCR_LB_Msk
#define UART_MCR_AFCE_Pos                                   (5)
#define UART_MCR_AFCE_Msk                                   (0x1UL << UART_MCR_AFCE_Pos)
#define UART_MCR_AFCE                                       UART_MCR_AFCE_Msk
#define UART_MCR_SIRE_Pos                                   (6)
#define UART_MCR_SIRE_Msk                                   (0x1UL << UART_MCR_SIRE_Pos)
#define UART_MCR_SIRE                                       UART_MCR_SIRE_Msk

/***********************  Bits definition for UART_LSR  ***********************/
#define UART_LSR_DR_Pos                                     (0)
#define UART_LSR_DR_Msk                                     (0x1UL << UART_LSR_DR_Pos)
#define UART_LSR_DR                                         UART_LSR_DR_Msk
#define UART_LSR_OE_Pos                                     (1)
#define UART_LSR_OE_Msk                                     (0x1UL << UART_LSR_OE_Pos)
#define UART_LSR_OE                                         UART_LSR_OE_Msk
#define UART_LSR_PE_Pos                                     (2)
#define UART_LSR_PE_Msk                                     (0x1UL << UART_LSR_PE_Pos)
#define UART_LSR_PE                                         UART_LSR_PE_Msk
#define UART_LSR_FE_Pos                                     (3)
#define UART_LSR_FE_Msk                                     (0x1UL << UART_LSR_FE_Pos)
#define UART_LSR_FE                                         UART_LSR_FE_Msk
#define UART_LSR_BI_Pos                                     (4)
#define UART_LSR_BI_Msk                                     (0x1UL << UART_LSR_BI_Pos)
#define UART_LSR_BI                                         UART_LSR_BI_Msk
#define UART_LSR_THRE_Pos                                   (5)
#define UART_LSR_THRE_Msk                                   (0x1UL << UART_LSR_THRE_Pos)
#define UART_LSR_THRE                                       UART_LSR_THRE_Msk
#define UART_LSR_TEMT_Pos                                   (6)
#define UART_LSR_TEMT_Msk                                   (0x1UL << UART_LSR_TEMT_Pos)
#define UART_LSR_TEMT                                       UART_LSR_TEMT_Msk
#define UART_LSR_RFE_Pos                                    (7)
#define UART_LSR_RFE_Msk                                    (0x1UL << UART_LSR_RFE_Pos)
#define UART_LSR_RFE                                        UART_LSR_RFE_Msk

/***********************  Bits definition for UART_MSR  ***********************/
#define UART_MSR_DCTS_Pos                                   (0)
#define UART_MSR_DCTS_Msk                                   (0x1UL << UART_MSR_DCTS_Pos)
#define UART_MSR_DCTS                                       UART_MSR_DCTS_Msk
#define UART_MSR_DDSR_Pos                                   (1)
#define UART_MSR_DDSR_Msk                                   (0x1UL << UART_MSR_DDSR_Pos)
#define UART_MSR_DDSR                                       UART_MSR_DDSR_Msk
#define UART_MSR_TERI_Pos                                   (2)
#define UART_MSR_TERI_Msk                                   (0x1UL << UART_MSR_TERI_Pos)
#define UART_MSR_TERI                                       UART_MSR_TERI_Msk
#define UART_MSR_DDCD_Pos                                   (3)
#define UART_MSR_DDCD_Msk                                   (0x1UL << UART_MSR_DDCD_Pos)
#define UART_MSR_DDCD                                       UART_MSR_DDCD_Msk
#define UART_MSR_CTS_Pos                                    (4)
#define UART_MSR_CTS_Msk                                    (0x1UL << UART_MSR_CTS_Pos)
#define UART_MSR_CTS                                        UART_MSR_CTS_Msk
#define UART_MSR_DSR_Pos                                    (5)
#define UART_MSR_DSR_Msk                                    (0x1UL << UART_MSR_DSR_Pos)
#define UART_MSR_DSR                                        UART_MSR_DSR_Msk
#define UART_MSR_RI_Pos                                     (6)
#define UART_MSR_RI_Msk                                     (0x1UL << UART_MSR_RI_Pos)
#define UART_MSR_RI                                         UART_MSR_RI_Msk
#define UART_MSR_DCD_Pos                                    (7)
#define UART_MSR_DCD_Msk                                    (0x1UL << UART_MSR_DCD_Pos)
#define UART_MSR_DCD                                        UART_MSR_DCD_Msk

/***********************  Bits definition for UART_USR  ***********************/
#define UART_USR_BUSY_Pos                                   (0)
#define UART_USR_BUSY_Msk                                   (0x1UL << UART_USR_BUSY_Pos)
#define UART_USR_BUSY                                       UART_USR_BUSY_Msk

/******************************************************************************/
/*                                                                            */
/*                                   WDT                                      */
/*                                                                            */
/******************************************************************************/

/************************  Bits definition for WDT_CR  ************************/
#define WDT_CR_EN_Pos                                       (0)
#define WDT_CR_EN_Msk                                       (0x1UL << WDT_CR_EN_Pos)
#define WDT_CR_EN                                           WDT_CR_EN_Msk
#define WDT_CR_RMOD_Pos                                     (1)
#define WDT_CR_RMOD_Msk                                     (0x1UL << WDT_CR_RMOD_Pos)
#define WDT_CR_RMOD                                         WDT_CR_RMOD_Msk
#define WDT_CR_RPL_Pos                                      (2)
#define WDT_CR_RPL_Msk                                      (0x7UL << WDT_CR_RPL_Pos)
#define WDT_CR_RPL                                          WDT_CR_RPL_Msk
#define WDT_CR_RPL_0                                        (0x1UL << WDT_CR_RPL_Pos)
#define WDT_CR_RPL_1                                        (0x2UL << WDT_CR_RPL_Pos)
#define WDT_CR_RPL_2                                        (0x4UL << WDT_CR_RPL_Pos)

/***********************  Bits definition for WDT_TORR  ***********************/
#define WDT_TORR_TOP_Pos                                    (0)
#define WDT_TORR_TOP_Msk                                    (0xfUL << WDT_TORR_TOP_Pos)
#define WDT_TORR_TOP                                        WDT_TORR_TOP_Msk
#define WDT_TORR_TOP_0                                      (0x1UL << WDT_TORR_TOP_Pos)
#define WDT_TORR_TOP_1                                      (0x2UL << WDT_TORR_TOP_Pos)
#define WDT_TORR_TOP_2                                      (0x4UL << WDT_TORR_TOP_Pos)
#define WDT_TORR_TOP_3                                      (0x8UL << WDT_TORR_TOP_Pos)
#define WDT_TORR_TOP_INIT_Pos                               (4)
#define WDT_TORR_TOP_INIT_Msk                               (0xfUL << WDT_TORR_TOP_INIT_Pos)
#define WDT_TORR_TOP_INIT                                   WDT_TORR_TOP_INIT_Msk
#define WDT_TORR_TOP_INIT_0                                 (0x1UL << WDT_TORR_TOP_INIT_Pos)
#define WDT_TORR_TOP_INIT_1                                 (0x2UL << WDT_TORR_TOP_INIT_Pos)
#define WDT_TORR_TOP_INIT_2                                 (0x4UL << WDT_TORR_TOP_INIT_Pos)
#define WDT_TORR_TOP_INIT_3                                 (0x8UL << WDT_TORR_TOP_INIT_Pos)

/***********************  Bits definition for WDT_CCVR  ***********************/
#define WDT_CCVR_CNT_Pos                                    (0)
#define WDT_CCVR_CNT_Msk                                    (0xffffffffUL << WDT_CCVR_CNT_Pos)
#define WDT_CCVR_CNT                                        WDT_CCVR_CNT_Msk

/***********************  Bits definition for WDT_CRR  ************************/
#define WDT_CRR_CCR_Pos                                     (0)
#define WDT_CRR_CCR_Msk                                     (0xffUL << WDT_CRR_CCR_Pos)
#define WDT_CRR_CCR                                         WDT_CRR_CCR_Msk

/***********************  Bits definition for WDT_STAT  ***********************/
#define WDT_STAT_STAT_Pos                                   (0)
#define WDT_STAT_STAT_Msk                                   (0x1UL << WDT_STAT_STAT_Pos)
#define WDT_STAT_STAT                                       WDT_STAT_STAT_Msk

/***********************  Bits definition for WDT_EOI  ************************/
#define WDT_EOI_EOI_Pos                                     (0)
#define WDT_EOI_EOI_Msk                                     (0x1UL << WDT_EOI_EOI_Pos)
#define WDT_EOI_EOI                                         WDT_EOI_EOI_Msk


/**
  * @}
  */

/**
  * @}
  */

/** @addtogroup Exported_macros
  * @{
  */
    
/******************************* MDU Instances ********************************/
#define IS_MDU_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDU)
#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDU)
#define IS_COMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDU)
#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDU)
#define IS_PGA_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDU)

/******************************* AFC Instances ********************************/
#define IS_AFC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SYSCFG)

/******************************* CRC Instances ********************************/
#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)

/******************************** DMA Instances *******************************/
#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel0) || \
                                       ((INSTANCE) == DMA1_Channel1) || \
                                       ((INSTANCE) == DMA1_Channel2) || \
                                       ((INSTANCE) == DMA1_Channel3) || \
                                       ((INSTANCE) == DMA1_Channel4) || \
                                       ((INSTANCE) == DMA1_Channel5) || \
                                       ((INSTANCE) == DMA1_Channel6) || \
                                       ((INSTANCE) == DMA1_Channel7))

/******************************** DMAMUX Instances ****************************/
#define IS_DMAMUX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMAMUX0)

/******************************* GPIO Instances *******************************/
#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
                                        ((INSTANCE) == GPIOB) || \
                                        ((INSTANCE) == GPIOC) || \
                                        ((INSTANCE) == GPIOD) || \
                                        ((INSTANCE) == GPIOAUX))

/******************************** I2C Instances *******************************/
#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C0) || \
                                       ((INSTANCE) == I2C1))

/******************************* LED Instances ********************************/
#define IS_LED_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LED)


/****************************** RTC Instances *********************************/
#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)

/******************************** SPI Instances *******************************/
#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1M) || \
                                       ((INSTANCE) == SPI1S) || \
                                       ((INSTANCE) == SPI2M) || \
                                       ((INSTANCE) == SPI2S))

/****************** TIM Instances : All supported instances *******************/
#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting 32 bits counter ****************/
#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIMB11) || \
                                         ((INSTANCE) == TIMB12) || \
                                         ((INSTANCE) == TIMB13) || \
                                         ((INSTANCE) == TIMB14) || \
                                         ((INSTANCE) == TIMB21) || \
                                         ((INSTANCE) == TIMB22) || \
                                         ((INSTANCE) == TIMB23) || \
                                         ((INSTANCE) == TIMB24))

/****************** TIM Instances : supporting the break function *************/
#define IS_TIM_BREAK_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************** TIM Instances : supporting Break source selection *************/
#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting 2 break inputs *****************/
#define IS_TIM_BKIN2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************* TIM Instances : at least 1 capture/compare channel *************/
#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************ TIM Instances : at least 2 capture/compare channels *************/
#define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************ TIM Instances : at least 3 capture/compare channels *************/
#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************ TIM Instances : at least 4 capture/compare channels *************/
#define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : at least 5 capture/compare channels *******/
#define IS_TIM_CC5_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : at least 6 capture/compare channels *******/
#define IS_TIM_CC6_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************ TIM Instances : DMA requests generation (TIMx_DIER.COMDE) *******/
#define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : DMA requests generation (TIMx_DIER.UDE) ***/
#define IS_TIM_DMA_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************ TIM Instances : DMA requests generation (TIMx_DIER.CCxDE) *******/
#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/******************** TIM Instances : DMA burst feature ***********************/
#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/******************* TIM Instances : output(s) available **********************/
#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
    (((((INSTANCE) == TIM1) \
    || ((INSTANCE) == TIM2) \
    || ((INSTANCE) == TIMG1) \
    || ((INSTANCE) == TIMG2) \
    || ((INSTANCE) == TIMG3) \
    || ((INSTANCE) == TIMG4)) &&                  \
     (((CHANNEL) == TIM_CHANNEL_1) ||          \
      ((CHANNEL) == TIM_CHANNEL_2) ||          \
      ((CHANNEL) == TIM_CHANNEL_3) ||          \
      ((CHANNEL) == TIM_CHANNEL_4) ||          \
      ((CHANNEL) == TIM_CHANNEL_5) ||          \
      ((CHANNEL) == TIM_CHANNEL_6)))           \
     )

/****************** TIM Instances : supporting complementary output(s) ********/
#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
   (((((INSTANCE) == TIM1) \
    || ((INSTANCE) == TIM2) \
    || ((INSTANCE) == TIMG1) \
    || ((INSTANCE) == TIMG2) \
    || ((INSTANCE) == TIMG3) \
    || ((INSTANCE) == TIMG4)) &&                    \
     (((CHANNEL) == TIM_CHANNEL_1) ||           \
      ((CHANNEL) == TIM_CHANNEL_2) ||           \
      ((CHANNEL) == TIM_CHANNEL_3)))            \
    )

/****************** TIM Instances : supporting clock division *****************/
#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting combined 3-phase PWM mode ******/
#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting commutation event generation ***/
#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting counting mode selection ********/
#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting encoder interface **************/
#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting Hall sensor interface **********/
#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/**************** TIM Instances : external trigger input available ************/
#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************* TIM Instances : supporting ETR source selection ***************/
#define IS_TIM_ETRSEL_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****** TIM Instances : Master mode available (TIMx_CR2.MMS available )********/
#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting OCxREF clear *******************/
#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting bitfield OCCS in SLVMD register *******************/
#define IS_TIM_OCCS_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : remapping capability **********************/
#define IS_TIM_REMAP_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting repetition counter *************/
#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/
#define IS_TIM_TRGO2_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/******************* TIM Instances : Timer input XOR function *****************/
#define IS_TIM_XOR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/******************* TIM Instances : Timer input selection ********************/
#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/************ TIM Instances : Advanced timers  ********************************/
#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIMG Instances : All supported instances *******************/
#define IS_TIMG_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1) || \
                                         ((INSTANCE) == TIM2) || \
                                         ((INSTANCE) == TIMG1) || \
                                         ((INSTANCE) == TIMG2) || \
                                         ((INSTANCE) == TIMG3) || \
                                         ((INSTANCE) == TIMG4))

/****************** TIMB Instances : All supported instances *******************/
#define IS_TIMR_INSTANCE(INSTANCE)      (((INSTANCE) == TIMB11) || \
                                         ((INSTANCE) == TIMB12) || \
                                         ((INSTANCE) == TIMB13) || \
                                         ((INSTANCE) == TIMB14) || \
                                         ((INSTANCE) == TIMB21) || \
                                         ((INSTANCE) == TIMB22) || \
                                         ((INSTANCE) == TIMB23) || \
                                         ((INSTANCE) == TIMB24))

/******************************* TSU Instances ********************************/
#define IS_TSU_ALL_INSTANCE(INSTANCE) (((INSTANCE) == TSU) || \
                                       ((INSTANCE) == TSUSYS)) 


/******************** UART Instances : Asynchronous mode **********************/
#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == UART1) || \
                                    ((INSTANCE) == UART2) || \
                                    ((INSTANCE) == UART3) || \
                                    ((INSTANCE) == UART4))

/****************** UART Instances : Hardware Flow control ********************/
#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == UART1) || \
                                           ((INSTANCE) == UART2) || \
                                           ((INSTANCE) == UART3) || \
                                           ((INSTANCE) == UART4) )

/****************** UART Instances : Driver Enable *****************/
#define IS_UART_FIFO_INSTANCE(INSTANCE)     (((INSTANCE) == UART1) || \
                                             ((INSTANCE) == UART2) || \
                                             ((INSTANCE) == UART3) || \
                                             ((INSTANCE) == UART4))

/*********************** UART Instances : IRDA mode ***************************/
#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == UART1) || \
                                    ((INSTANCE) == UART2) || \
                                    ((INSTANCE) == UART3) || \
                                    ((INSTANCE) == UART4))

/****************************** WDT Instances ********************************/
#define IS_WDT_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == WDTW) || \
                                        ((INSTANCE) == WDTI))


/**
  * @}
  */

    
#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* XT32H0XXB_H */
/**
  * @}
  */

/**
  * @}
  */

/************************ (C) COPYRIGHT XTXTech *****END OF FILE****/

