// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmy_cpu.h for the primary calling header

#include "Vmy_cpu___024root.h"
#include "Vmy_cpu__Syms.h"

#include "verilated_dpi.h"

void Vmy_cpu___024root___initial__TOP__1(Vmy_cpu___024root* vlSelf) VL_ATTR_COLD;

void Vmy_cpu___024root___eval_initial(Vmy_cpu___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmy_cpu__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmy_cpu___024root___eval_initial\n"); );
    // Body
    Vmy_cpu___024root___initial__TOP__1(vlSelf);
    vlSelf->__Vclklast__TOP__clk = vlSelf->clk;
}

void Vmy_cpu___024root___settle__TOP__3(Vmy_cpu___024root* vlSelf) VL_ATTR_COLD;

void Vmy_cpu___024root___eval_settle(Vmy_cpu___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmy_cpu__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmy_cpu___024root___eval_settle\n"); );
    // Body
    Vmy_cpu___024root___settle__TOP__3(vlSelf);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

void Vmy_cpu___024root___final(Vmy_cpu___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmy_cpu__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmy_cpu___024root___final\n"); );
}

void Vmy_cpu___024root___ctor_var_reset(Vmy_cpu___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmy_cpu__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmy_cpu___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->rst = VL_RAND_RESET_I(1);
    vlSelf->int_time = VL_RAND_RESET_I(1);
    vlSelf->inst_read_req = VL_RAND_RESET_I(1);
    vlSelf->ext_read_addr = VL_RAND_RESET_I(32);
    vlSelf->ext_write_addr = VL_RAND_RESET_I(32);
    vlSelf->ext_write_req = VL_RAND_RESET_I(1);
    vlSelf->ext_read_req = VL_RAND_RESET_I(1);
    vlSelf->base_ram_addr = VL_RAND_RESET_I(32);
    vlSelf->inst_ebreak = VL_RAND_RESET_I(1);
    vlSelf->we = VL_RAND_RESET_I(1);
    vlSelf->data = VL_RAND_RESET_Q(64);
    vlSelf->addr = VL_RAND_RESET_I(5);
    vlSelf->Inst_Src2_forwarding = VL_RAND_RESET_Q(64);
    vlSelf->Inst_Src1_forwarding = VL_RAND_RESET_Q(64);
    vlSelf->mul_div_result = VL_RAND_RESET_Q(64);
    vlSelf->mmio_serial_data = VL_RAND_RESET_Q(64);
    vlSelf->mmio_rtc_low_data = VL_RAND_RESET_Q(64);
    vlSelf->mmio_rtc_high_data = VL_RAND_RESET_Q(64);
    vlSelf->mmio_vga_ctl_low_data = VL_RAND_RESET_Q(64);
    vlSelf->mmio_vga_ctl_high_data = VL_RAND_RESET_Q(64);
    vlSelf->mmio_write_data = VL_RAND_RESET_Q(64);
    vlSelf->mmio_wen = VL_RAND_RESET_I(1);
    vlSelf->mmio_be_n = VL_RAND_RESET_I(8);
    vlSelf->mmio_serial_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_rtc_low_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_rtc_high_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_vga_ctl_low_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_vga_ctl_high_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_fb_low_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_fb_high_en = VL_RAND_RESET_I(1);
    vlSelf->mmio_addr = VL_RAND_RESET_I(32);
    vlSelf->mul_div_valid = VL_RAND_RESET_I(1);
    vlSelf->IF_we = VL_RAND_RESET_I(1);
    vlSelf->inst_result_Select = VL_RAND_RESET_I(3);
    vlSelf->EX_data = VL_RAND_RESET_Q(64);
    vlSelf->EX_addr = VL_RAND_RESET_I(5);
    vlSelf->inst_addr = VL_RAND_RESET_I(32);
    vlSelf->ext_ram_addr = VL_RAND_RESET_I(32);
    vlSelf->ext_ram_be_n = VL_RAND_RESET_I(8);
    vlSelf->ext_ram_wen = VL_RAND_RESET_I(1);
    vlSelf->ext_ram_write_data = VL_RAND_RESET_Q(64);
    vlSelf->valid = VL_RAND_RESET_I(1);
    vlSelf->debug_pc = VL_RAND_RESET_I(32);
    vlSelf->debug_inst_addr = VL_RAND_RESET_I(32);
    vlSelf->inst = VL_RAND_RESET_I(32);
    vlSelf->AWID = VL_RAND_RESET_I(4);
    vlSelf->AWADDR = VL_RAND_RESET_I(32);
    vlSelf->AWLEN = VL_RAND_RESET_I(8);
    vlSelf->AWSIZE = VL_RAND_RESET_I(3);
    vlSelf->AWBURST = VL_RAND_RESET_I(2);
    vlSelf->AWVALID = VL_RAND_RESET_I(1);
    vlSelf->AWREADY = VL_RAND_RESET_I(1);
    vlSelf->WDATA = VL_RAND_RESET_Q(64);
    vlSelf->WSTRB = VL_RAND_RESET_I(8);
    vlSelf->WLAST = VL_RAND_RESET_I(1);
    vlSelf->WVALID = VL_RAND_RESET_I(1);
    vlSelf->WREADY = VL_RAND_RESET_I(1);
    vlSelf->BID = VL_RAND_RESET_I(4);
    vlSelf->BRESP = VL_RAND_RESET_I(2);
    vlSelf->BVALID = VL_RAND_RESET_I(1);
    vlSelf->BREADY = VL_RAND_RESET_I(1);
    vlSelf->ARADDR = VL_RAND_RESET_I(32);
    vlSelf->ARLEN = VL_RAND_RESET_I(8);
    vlSelf->ARSIZE = VL_RAND_RESET_I(3);
    vlSelf->ARBURST = VL_RAND_RESET_I(2);
    vlSelf->ARVALID = VL_RAND_RESET_I(1);
    vlSelf->ARREADY = VL_RAND_RESET_I(1);
    vlSelf->RID = VL_RAND_RESET_I(4);
    vlSelf->RDATA = VL_RAND_RESET_Q(64);
    vlSelf->RRESP = VL_RAND_RESET_I(2);
    vlSelf->RLAST = VL_RAND_RESET_I(1);
    vlSelf->RVALID = VL_RAND_RESET_I(1);
    vlSelf->RREADY = VL_RAND_RESET_I(1);
    vlSelf->ARID = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__ext_ram_read_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID_IF_Bus = VL_RAND_RESET_Q(33);
    VL_RAND_RESET_W(70, vlSelf->my_cpu__DOT__EX_ID_Bus);
    VL_RAND_RESET_W(70, vlSelf->my_cpu__DOT__MEM_ID_Bus);
    VL_RAND_RESET_W(71, vlSelf->my_cpu__DOT__WB_ID_Bus);
    VL_RAND_RESET_W(500, vlSelf->my_cpu__DOT__MEM_WB_Bus);
    vlSelf->my_cpu__DOT__IF_src1_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__src1_addr = VL_RAND_RESET_I(5);
    vlSelf->my_cpu__DOT__IF_src2_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__src2_addr = VL_RAND_RESET_I(5);
    vlSelf->my_cpu__DOT__mmio_read_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__mmio_en_reg = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__mmio_kbd_en = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__stop_all = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__dcache_be_n = VL_RAND_RESET_I(8);
    vlSelf->my_cpu__DOT__dcache_wen = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__mmio__DOT__total_shift = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__mmio__DOT__total_shift_cut = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__mmio__DOT__total_shift_in = VL_RAND_RESET_I(10);
    vlSelf->my_cpu__DOT__mmio__DOT__serial_read_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__mmio__DOT__vga_ctl_low_read_data = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<120000; ++__Vi0) {
        vlSelf->my_cpu__DOT__mmio__DOT__vmem[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->my_cpu__DOT__mmio__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->my_cpu__DOT__mmio__DOT____Vlvbound1 = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__mmio__DOT____Vlvbound2 = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__mmio__DOT____Vlvbound3 = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__IF__DOT__inst_addr_next = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__IF__DOT__pause_mem_sec = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__IF2__DOT__valid = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__IF2__DOT__IF2_ID_Bus_reg = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__ID__DOT__csr_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID__DOT__IF_we = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(70, vlSelf->my_cpu__DOT__ID__DOT__EX_ID_Bus_reg);
    VL_RAND_RESET_W(70, vlSelf->my_cpu__DOT__ID__DOT__MEM_ID_Bus_reg);
    VL_RAND_RESET_W(71, vlSelf->my_cpu__DOT__ID__DOT__WB_ID_Bus_reg);
    vlSelf->my_cpu__DOT__ID__DOT__inst = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__ID__DOT__inst_mem_domin = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__ID__DOT__IF_ID_Bus_Reg = VL_RAND_RESET_Q(33);
    vlSelf->my_cpu__DOT__ID__DOT__mem_arrive_flag = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__jump_flag = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_addr = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__ID__DOT__ID_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID__DOT__src1_addr = VL_RAND_RESET_I(5);
    vlSelf->my_cpu__DOT__ID__DOT__src2_addr = VL_RAND_RESET_I(5);
    vlSelf->my_cpu__DOT__ID__DOT__IF_Src1_Read = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID__DOT__IF_Src2_Read = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID__DOT__inst_addi = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_addiw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_addw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_add = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_subw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_lwu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sh = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sb = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sd = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_ld = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_lw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_lhu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_lh = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_lbu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_lb = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sub = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_srli = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sllw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_slli = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sltiu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_srai = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sltu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_slt = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_slliw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sraiw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sraw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_srliw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_srlw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sll = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_srl = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_sra = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_xor = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_slti = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_or = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_xori = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_and = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_andi = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_ori = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_mulw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_divw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_remw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_mul = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_divuw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_remuw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_div = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_divu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_rem = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_remu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_mulh = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_mulhsu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_mulhu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_csrrs = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_csrrw = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__mem_OneHot = VL_RAND_RESET_I(11);
    vlSelf->my_cpu__DOT__ID__DOT__csr_OneHot = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__ID__DOT__Inst_Src1_forwarding = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID__DOT__Inst_Src2_forwarding = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__ID__DOT__inst_addr_next = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__ID__DOT__j_type_imm = VL_RAND_RESET_I(21);
    vlSelf->my_cpu__DOT__ID__DOT__b_type_imm = VL_RAND_RESET_I(13);
    vlSelf->my_cpu__DOT__ID__DOT__inst_jalr = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_bne = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_beq = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_blt = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_bge = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_bgeu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__inst_bltu = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__junm_en = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        vlSelf->my_cpu__DOT__ID__DOT__regesiterfile__DOT__rf[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->my_cpu__DOT__ID__DOT__csr__DOT__csr_map_num = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__ID__DOT__csr__DOT__time_interrupt = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__ID__DOT__csr__DOT__time_interrupt_flag = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->my_cpu__DOT__ID__DOT__csr__DOT__csr_reg[__Vi0] = VL_RAND_RESET_Q(64);
    }
    vlSelf->my_cpu__DOT__ID__DOT__csr__DOT__unnamedblk1__DOT__i = 0;
    VL_RAND_RESET_W(313, vlSelf->my_cpu__DOT__EX__DOT__ID_EX_Bus_Reg);
    vlSelf->my_cpu__DOT__EX__DOT__compare_OneHot = VL_RAND_RESET_I(11);
    vlSelf->my_cpu__DOT__EX__DOT__alu_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_src1 = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_src2 = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__final_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mul_div_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__slt_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__sraw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__srlw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__sllw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__adder_b = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__adder_cin = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__alu_1__DOT__adder_result = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul_result);
    VL_RAND_RESET_W(128, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mulh_result);
    VL_RAND_RESET_W(128, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mulhsu_result);
    VL_RAND_RESET_W(128, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mulhu_result);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mulw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__divw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__divu_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__divuw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__remw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__rem_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__remuw_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__remu_result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul_signed = VL_RAND_RESET_I(2);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div_sign = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__shorten = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__src1_abs_flag = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__src2_abs_flag = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__src1_mul = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__src2_mul = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__mul_32_1_var = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__mul_32_2_var = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__mul_32_3_var = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__mul_32_4_var = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(128, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__result_abs);
    VL_RAND_RESET_W(128, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__mul__DOT__result);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__div_ready = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__div_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__result = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__src2 = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__div_state = VL_RAND_RESET_I(3);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__result_index = VL_RAND_RESET_I(7);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__sub_data);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__div_data_abs = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__dived_data_abs = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__div_sign_flag = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__dived_sign_flag = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_1_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_2_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_2_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_3_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_3_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_4_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_4_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_5_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_5_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_6_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_6_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_7_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_7_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_8_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_8_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_9_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_9_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_10_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_10_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_11_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_11_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_12_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_12_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_13_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_13_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_14_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_14_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_15_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_15_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_16_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_16_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_17_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_17_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_18_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_18_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_19_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_19_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_20_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_20_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_21_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_21_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_22_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_22_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_23_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_23_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_24_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_24_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_25_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_25_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_26_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_26_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_27_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_27_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_28_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_28_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_29_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_29_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_30_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_30_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_31_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_31_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_32_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_32_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_33_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_33_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_34_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_34_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_35_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_35_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_36_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_36_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_37_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_37_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_38_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_38_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_39_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_39_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_40_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_40_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_41_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_41_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_42_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_42_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_43_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_43_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_44_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_44_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_45_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_45_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_46_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_46_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_47_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_47_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_48_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_48_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_49_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_49_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_50_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_50_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_51_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_51_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_52_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_52_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_53_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_53_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_54_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_54_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_55_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_55_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_56_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_56_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_57_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_57_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_58_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_58_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_59_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_59_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_60_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_60_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_61_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_61_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_62_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_62_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_63_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_63_2);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_64_1);
    VL_RAND_RESET_W(65, vlSelf->my_cpu__DOT__EX__DOT__mdu__DOT__div__DOT__remain_data_64_2);
    VL_RAND_RESET_W(115, vlSelf->my_cpu__DOT__MEM__DOT__EX_MEM_Bus_Reg);
    VL_RAND_RESET_W(1024, vlSelf->my_cpu__DOT__cache__DOT__ext_in_data);
    vlSelf->my_cpu__DOT__cache__DOT__read_shortcut_icache = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__cache__DOT__read_shortcut_dcache = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__cache__DOT__icache_busy = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__cache__DOT__dcache_busy = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(1024, vlSelf->my_cpu__DOT__cache__DOT__rdata_buffer_data);
    vlSelf->my_cpu__DOT__cache__DOT__AXI_read_addr = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__cache__DOT__read_state = VL_RAND_RESET_I(3);
    vlSelf->my_cpu__DOT__cache__DOT__read_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__AXI_read_size = VL_RAND_RESET_I(3);
    vlSelf->my_cpu__DOT__cache__DOT__AXI_read_target = VL_RAND_RESET_I(2);
    vlSelf->my_cpu__DOT__cache__DOT__read_req = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(1024, vlSelf->my_cpu__DOT__cache__DOT__wdata_buffer_data);
    vlSelf->my_cpu__DOT__cache__DOT__wdata_buffer_addr = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__cache__DOT__AXI_write_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__cache__DOT__AXI_write_addr = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__cache__DOT__write_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__write_state = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__hit = VL_RAND_RESET_I(16);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__tag[__Vi0] = VL_RAND_RESET_I(26);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        VL_RAND_RESET_W(512, vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__inst_store[__Vi0]);
    }
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__offset = VL_RAND_RESET_I(10);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__inst_addr_pre = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__inst_addr_sel = VL_RAND_RESET_I(32);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__replace_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__hit_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__icache_state = VL_RAND_RESET_I(2);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__index_replace_real = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__index_in = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__replace_index_reg = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->my_cpu__DOT__cache__DOT__Icache__DOT__unnamedblk2__DOT__j = 0;
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__hit = VL_RAND_RESET_I(16);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__dirty_flag = VL_RAND_RESET_I(16);
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__tag[__Vi0] = VL_RAND_RESET_I(25);
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        VL_RAND_RESET_W(1024, vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_store[__Vi0]);
    }
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_out_index = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__offset = VL_RAND_RESET_I(11);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__write_offset = VL_RAND_RESET_I(11);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_write_ready = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_read_ready = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__hit_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_data_be_reg = VL_RAND_RESET_I(8);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__total_shift_in = VL_RAND_RESET_I(10);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_in_data_write_64 = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__ext_already_data = VL_RAND_RESET_Q(64);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__replace_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__replace_index_already_write = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__dcache_state = VL_RAND_RESET_I(2);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__indata_target = VL_RAND_RESET_I(1);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__write_index = VL_RAND_RESET_I(4);
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__unnamedblk1__DOT__i = 0;
    vlSelf->my_cpu__DOT__cache__DOT__Dcache__DOT__unnamedblk2__DOT__j = 0;
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}
