verilog work "register_4bit_inc.v"
verilog work "test3.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
