{
  "module_name": "dwmac_dma.h",
  "hash_id": "5c9ed3bd416702b9ec88ac625dddc5b1b2977a4c6258cd4eeb57e1bf031ae9b3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwmac_dma.h",
  "human_readable_source": " \n \n\n#ifndef __DWMAC_DMA_H__\n#define __DWMAC_DMA_H__\n\n \n#define DMA_BUS_MODE\t\t0x00001000\t \n#define DMA_XMT_POLL_DEMAND\t0x00001004\t \n#define DMA_RCV_POLL_DEMAND\t0x00001008\t \n#define DMA_RCV_BASE_ADDR\t0x0000100c\t \n#define DMA_TX_BASE_ADDR\t0x00001010\t \n#define DMA_STATUS\t\t0x00001014\t \n#define DMA_CONTROL\t\t0x00001018\t \n#define DMA_INTR_ENA\t\t0x0000101c\t \n#define DMA_MISSED_FRAME_CTR\t0x00001020\t \n\n \n#define DMA_BUS_MODE_SFT_RESET\t0x00000001\t \n\n \n#define DMA_RX_WATCHDOG\t\t0x00001024\n\n \n#define DMA_AXI_BUS_MODE\t0x00001028\n\n#define DMA_AXI_EN_LPI\t\tBIT(31)\n#define DMA_AXI_LPI_XIT_FRM\tBIT(30)\n#define DMA_AXI_WR_OSR_LMT\tGENMASK(23, 20)\n#define DMA_AXI_WR_OSR_LMT_SHIFT\t20\n#define DMA_AXI_WR_OSR_LMT_MASK\t0xf\n#define DMA_AXI_RD_OSR_LMT\tGENMASK(19, 16)\n#define DMA_AXI_RD_OSR_LMT_SHIFT\t16\n#define DMA_AXI_RD_OSR_LMT_MASK\t0xf\n\n#define DMA_AXI_OSR_MAX\t\t0xf\n#define DMA_AXI_MAX_OSR_LIMIT ((DMA_AXI_OSR_MAX << DMA_AXI_WR_OSR_LMT_SHIFT) | \\\n\t\t\t       (DMA_AXI_OSR_MAX << DMA_AXI_RD_OSR_LMT_SHIFT))\n#define\tDMA_AXI_1KBBE\t\tBIT(13)\n#define DMA_AXI_AAL\t\tBIT(12)\n#define DMA_AXI_BLEN256\t\tBIT(7)\n#define DMA_AXI_BLEN128\t\tBIT(6)\n#define DMA_AXI_BLEN64\t\tBIT(5)\n#define DMA_AXI_BLEN32\t\tBIT(4)\n#define DMA_AXI_BLEN16\t\tBIT(3)\n#define DMA_AXI_BLEN8\t\tBIT(2)\n#define DMA_AXI_BLEN4\t\tBIT(1)\n#define DMA_BURST_LEN_DEFAULT\t(DMA_AXI_BLEN256 | DMA_AXI_BLEN128 | \\\n\t\t\t\t DMA_AXI_BLEN64 | DMA_AXI_BLEN32 | \\\n\t\t\t\t DMA_AXI_BLEN16 | DMA_AXI_BLEN8 | \\\n\t\t\t\t DMA_AXI_BLEN4)\n\n#define DMA_AXI_UNDEF\t\tBIT(0)\n\n#define DMA_AXI_BURST_LEN_MASK\t0x000000FE\n\n#define DMA_CUR_TX_BUF_ADDR\t0x00001050\t \n#define DMA_CUR_RX_BUF_ADDR\t0x00001054\t \n#define DMA_HW_FEATURE\t\t0x00001058\t \n\n \n#define DMA_CONTROL_ST\t\t0x00002000\t \n#define DMA_CONTROL_SR\t\t0x00000002\t \n\n \n#define DMA_INTR_ENA_NIE 0x00010000\t \n#define DMA_INTR_ENA_TIE 0x00000001\t \n#define DMA_INTR_ENA_TUE 0x00000004\t \n#define DMA_INTR_ENA_RIE 0x00000040\t \n#define DMA_INTR_ENA_ERE 0x00004000\t \n\n#define DMA_INTR_NORMAL\t(DMA_INTR_ENA_NIE | DMA_INTR_ENA_RIE | \\\n\t\t\tDMA_INTR_ENA_TIE)\n\n \n#define DMA_INTR_ENA_AIE 0x00008000\t \n#define DMA_INTR_ENA_FBE 0x00002000\t \n#define DMA_INTR_ENA_ETE 0x00000400\t \n#define DMA_INTR_ENA_RWE 0x00000200\t \n#define DMA_INTR_ENA_RSE 0x00000100\t \n#define DMA_INTR_ENA_RUE 0x00000080\t \n#define DMA_INTR_ENA_UNE 0x00000020\t \n#define DMA_INTR_ENA_OVE 0x00000010\t \n#define DMA_INTR_ENA_TJE 0x00000008\t \n#define DMA_INTR_ENA_TSE 0x00000002\t \n\n#define DMA_INTR_ABNORMAL\t(DMA_INTR_ENA_AIE | DMA_INTR_ENA_FBE | \\\n\t\t\t\tDMA_INTR_ENA_UNE)\n\n \n#define DMA_INTR_DEFAULT_MASK\t(DMA_INTR_NORMAL | DMA_INTR_ABNORMAL)\n#define DMA_INTR_DEFAULT_RX\t(DMA_INTR_ENA_RIE)\n#define DMA_INTR_DEFAULT_TX\t(DMA_INTR_ENA_TIE)\n\n \n#define DMA_STATUS_GLPII\t0x40000000\t \n#define DMA_STATUS_GPI\t\t0x10000000\t \n#define DMA_STATUS_GMI\t\t0x08000000\t \n#define DMA_STATUS_GLI\t\t0x04000000\t \n#define DMA_STATUS_EB_MASK\t0x00380000\t \n#define DMA_STATUS_EB_TX_ABORT\t0x00080000\t \n#define DMA_STATUS_EB_RX_ABORT\t0x00100000\t \n#define DMA_STATUS_TS_MASK\t0x00700000\t \n#define DMA_STATUS_TS_SHIFT\t20\n#define DMA_STATUS_RS_MASK\t0x000e0000\t \n#define DMA_STATUS_RS_SHIFT\t17\n#define DMA_STATUS_NIS\t0x00010000\t \n#define DMA_STATUS_AIS\t0x00008000\t \n#define DMA_STATUS_ERI\t0x00004000\t \n#define DMA_STATUS_FBI\t0x00002000\t \n#define DMA_STATUS_ETI\t0x00000400\t \n#define DMA_STATUS_RWT\t0x00000200\t \n#define DMA_STATUS_RPS\t0x00000100\t \n#define DMA_STATUS_RU\t0x00000080\t \n#define DMA_STATUS_RI\t0x00000040\t \n#define DMA_STATUS_UNF\t0x00000020\t \n#define DMA_STATUS_OVF\t0x00000010\t \n#define DMA_STATUS_TJT\t0x00000008\t \n#define DMA_STATUS_TU\t0x00000004\t \n#define DMA_STATUS_TPS\t0x00000002\t \n#define DMA_STATUS_TI\t0x00000001\t \n#define DMA_CONTROL_FTF\t\t0x00100000\t \n\n#define DMA_STATUS_MSK_COMMON\t\t(DMA_STATUS_NIS | \\\n\t\t\t\t\t DMA_STATUS_AIS | \\\n\t\t\t\t\t DMA_STATUS_FBI)\n\n#define DMA_STATUS_MSK_RX\t\t(DMA_STATUS_ERI | \\\n\t\t\t\t\t DMA_STATUS_RWT | \\\n\t\t\t\t\t DMA_STATUS_RPS | \\\n\t\t\t\t\t DMA_STATUS_RU | \\\n\t\t\t\t\t DMA_STATUS_RI | \\\n\t\t\t\t\t DMA_STATUS_OVF | \\\n\t\t\t\t\t DMA_STATUS_MSK_COMMON)\n\n#define DMA_STATUS_MSK_TX\t\t(DMA_STATUS_ETI | \\\n\t\t\t\t\t DMA_STATUS_UNF | \\\n\t\t\t\t\t DMA_STATUS_TJT | \\\n\t\t\t\t\t DMA_STATUS_TU | \\\n\t\t\t\t\t DMA_STATUS_TPS | \\\n\t\t\t\t\t DMA_STATUS_TI | \\\n\t\t\t\t\t DMA_STATUS_MSK_COMMON)\n\n#define NUM_DWMAC100_DMA_REGS\t9\n#define NUM_DWMAC1000_DMA_REGS\t23\n#define NUM_DWMAC4_DMA_REGS\t27\n\nvoid dwmac_enable_dma_transmission(void __iomem *ioaddr);\nvoid dwmac_enable_dma_irq(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t\t  u32 chan, bool rx, bool tx);\nvoid dwmac_disable_dma_irq(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t\t   u32 chan, bool rx, bool tx);\nvoid dwmac_dma_start_tx(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t\tu32 chan);\nvoid dwmac_dma_stop_tx(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t       u32 chan);\nvoid dwmac_dma_start_rx(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t\tu32 chan);\nvoid dwmac_dma_stop_rx(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t       u32 chan);\nint dwmac_dma_interrupt(struct stmmac_priv *priv, void __iomem *ioaddr,\n\t\t\tstruct stmmac_extra_stats *x, u32 chan, u32 dir);\nint dwmac_dma_reset(void __iomem *ioaddr);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}