#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 17:04:43 2018
# Process ID: 25797
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Aug 31 17:04:50 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 17:04:51 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_long_div9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_long_div9.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_long_div9.tcl -notrace
Command: synth_design -top operator_long_div9 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1647 ; free virtual = 9258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_long_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.vhd:48]
INFO: [Synth 8-3491] module 'int_64_div9' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:12' bound to instance 'grp_int_64_div9_fu_32' of component 'int_64_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.vhd:67]
INFO: [Synth 8-638] synthesizing module 'int_64_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:217]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:327]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:345]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:347]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:353]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:355]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:359]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:363]
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_154' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:386]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:63]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:77' bound to instance 'r0_U' of component 'lut_div9_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:157]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:90]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:12' bound to instance 'lut_div9_chunk_r0_rom_U' of component 'lut_div9_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r0.vhd:90]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:73' bound to instance 'r1_U' of component 'lut_div9_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:12' bound to instance 'lut_div9_chunk_r1_rom_U' of component 'lut_div9_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:71' bound to instance 'r2_U' of component 'lut_div9_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:12' bound to instance 'lut_div9_chunk_r2_rom_U' of component 'lut_div9_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:71' bound to instance 'r3_U' of component 'lut_div9_chunk_r3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:12' bound to instance 'lut_div9_chunk_r3_rom_U' of component 'lut_div9_chunk_r3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r3_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r3' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_r3.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div9_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:205]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:12' bound to instance 'lut_div9_chunk_q0_rom_U' of component 'lut_div9_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q0_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q0' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div9_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:12' bound to instance 'lut_div9_chunk_q1_rom_U' of component 'lut_div9_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q1_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q1' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk_q1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/lut_div9_chunk.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'int_64_div9' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/int_64_div9.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'operator_long_div9' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.vhd:25]
WARNING: [Synth 8-3331] design lut_div9_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r3 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div9_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1657 ; free virtual = 9269
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1657 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.980 ; gain = 127.520 ; free physical = 1657 ; free virtual = 9269
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1638.457 ; gain = 0.000 ; free physical = 1398 ; free virtual = 9011
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.457 ; gain = 452.996 ; free physical = 1486 ; free virtual = 9099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.457 ; gain = 452.996 ; free physical = 1486 ; free virtual = 9099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.457 ; gain = 452.996 ; free physical = 1488 ; free virtual = 9101
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1638.457 ; gain = 452.996 ; free physical = 1478 ; free virtual = 9092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 66    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_long_div9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lut_div9_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_r2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_r3_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div9_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module int_64_div9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1638.457 ; gain = 452.996 ; free physical = 1463 ; free virtual = 9078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div9_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_r2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_r3_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div9_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|operator_long_div9    | p_0_out    | 64x1          | LUT            | 
|operator_long_div9    | p_0_out    | 64x1          | LUT            | 
|operator_long_div9    | p_0_out    | 64x1          | LUT            | 
|operator_long_div9    | p_0_out    | 64x1          | LUT            | 
|operator_long_div9    | p_0_out    | 64x1          | LUT            | 
|operator_long_div9    | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1638.457 ; gain = 452.996 ; free physical = 1339 ; free virtual = 8954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1334 ; free virtual = 8950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |    77|
|3     |LUT4 |    41|
|4     |LUT5 |    58|
|5     |LUT6 |   102|
|6     |FDRE |   273|
|7     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+----------------------+------+
|      |Instance                        |Module                |Cells |
+------+--------------------------------+----------------------+------+
|1     |top                             |                      |   559|
|2     |  grp_int_64_div9_fu_32         |int_64_div9           |   555|
|3     |    grp_lut_div9_chunk_fu_154   |lut_div9_chunk        |   225|
|4     |      q0_U                      |lut_div9_chunk_q0     |    29|
|5     |        lut_div9_chunk_q0_rom_U |lut_div9_chunk_q0_rom |    29|
|6     |      q1_U                      |lut_div9_chunk_q1     |    32|
|7     |        lut_div9_chunk_q1_rom_U |lut_div9_chunk_q1_rom |    32|
|8     |      r0_U                      |lut_div9_chunk_r0     |     3|
|9     |        lut_div9_chunk_r0_rom_U |lut_div9_chunk_r0_rom |     3|
|10    |      r1_U                      |lut_div9_chunk_r1     |     3|
|11    |        lut_div9_chunk_r1_rom_U |lut_div9_chunk_r1_rom |     3|
|12    |      r2_U                      |lut_div9_chunk_r2     |     3|
|13    |        lut_div9_chunk_r2_rom_U |lut_div9_chunk_r2_rom |     3|
|14    |      r3_U                      |lut_div9_chunk_r3     |     3|
|15    |        lut_div9_chunk_r3_rom_U |lut_div9_chunk_r3_rom |     3|
+------+--------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1666.496 ; gain = 481.035 ; free physical = 1333 ; free virtual = 8949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1666.496 ; gain = 155.559 ; free physical = 1389 ; free virtual = 9004
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1666.504 ; gain = 481.035 ; free physical = 1389 ; free virtual = 9004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1666.504 ; gain = 481.148 ; free physical = 1383 ; free virtual = 8998
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/synth_1/operator_long_div9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_long_div9_utilization_synth.rpt -pb operator_long_div9_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1690.508 ; gain = 0.000 ; free physical = 1383 ; free virtual = 8998
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 17:05:36 2018...
[Fri Aug 31 17:05:37 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1185.465 ; gain = 0.000 ; free physical = 1949 ; free virtual = 9562
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/operator_long_div9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1488.809 ; gain = 303.344 ; free physical = 1660 ; free virtual = 9273
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1488.809 ; gain = 0.000 ; free physical = 1659 ; free virtual = 9272
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2014.391 ; gain = 525.582 ; free physical = 1259 ; free virtual = 8872
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 17:06:19 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 17:06:19 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_long_div9.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_long_div9.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_long_div9.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.336 ; gain = 0.000 ; free physical = 1105 ; free virtual = 8719
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1983.945 ; gain = 800.609 ; free physical = 358 ; free virtual = 7972
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.961 ; gain = 49.016 ; free physical = 350 ; free virtual = 7964

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 351 ; free virtual = 7965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
Ending Logic Optimization Task | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14cb63cc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 415 ; free virtual = 8028
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_long_div9_drc_opted.rpt -pb operator_long_div9_drc_opted.pb -rpx operator_long_div9_drc_opted.rpx
Command: report_drc -file operator_long_div9_drc_opted.rpt -pb operator_long_div9_drc_opted.pb -rpx operator_long_div9_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 383 ; free virtual = 7996
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 84c7bc6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 383 ; free virtual = 7996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 383 ; free virtual = 7996

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bad429e1

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2032.961 ; gain = 0.000 ; free physical = 378 ; free virtual = 7991

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 174f543fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2059.984 ; gain = 27.023 ; free physical = 376 ; free virtual = 7989

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 174f543fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2059.984 ; gain = 27.023 ; free physical = 376 ; free virtual = 7989
Phase 1 Placer Initialization | Checksum: 174f543fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2059.984 ; gain = 27.023 ; free physical = 376 ; free virtual = 7989

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f780761d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2092.000 ; gain = 59.039 ; free physical = 373 ; free virtual = 7986

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 360 ; free virtual = 7973

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1389adaf9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7973
Phase 2 Global Placement | Checksum: 1869a2aec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7974

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1869a2aec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7974

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c0cd91d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18483d690

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18483d690

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7973

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18483d690

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 360 ; free virtual = 7973

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: e7c011e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 359 ; free virtual = 7972

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 28478dc1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 356 ; free virtual = 7969

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 234926ac7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 356 ; free virtual = 7969

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 234926ac7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 356 ; free virtual = 7969

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bddf0075

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 356 ; free virtual = 7969
Phase 3 Detail Placement | Checksum: 1bddf0075

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 356 ; free virtual = 7969

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2718d8c83

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2718d8c83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 356 ; free virtual = 7970
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.034. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27947a22e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 365 ; free virtual = 7979
Phase 4.1 Post Commit Optimization | Checksum: 27947a22e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 365 ; free virtual = 7979

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27947a22e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 367 ; free virtual = 7980

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27947a22e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 367 ; free virtual = 7980

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1826bf526

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 367 ; free virtual = 7980
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1826bf526

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 367 ; free virtual = 7980
Ending Placer Task | Checksum: dc7d0e25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 385 ; free virtual = 7998
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2108.008 ; gain = 75.047 ; free physical = 385 ; free virtual = 7998
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 382 ; free virtual = 7997
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_long_div9_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 370 ; free virtual = 7984
INFO: [runtcl-4] Executing : report_utilization -file operator_long_div9_utilization_placed.rpt -pb operator_long_div9_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 381 ; free virtual = 7995
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_long_div9_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 381 ; free virtual = 7995
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 382 ; free virtual = 7996

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.066 |
Phase 1 Physical Synthesis Initialization | Checksum: ef0a1c6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.066 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: ef0a1c6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7991

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 26 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/sel[0].  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/d_chunk_V_15_reg_613[0].  Did not re-place instance grp_int_64_div9_fu_32/d_chunk_V_15_reg_613_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_21_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_21
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_7
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/r3_q0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/r1_q0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/d_chunk_V_15_reg_613[1].  Did not re-place instance grp_int_64_div9_fu_32/d_chunk_V_15_reg_613_reg[1]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13
INFO: [Physopt 32-663] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_38_n_0.  Re-placed instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_38
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/p_0_out.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/g0_b0
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/q0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/d_chunk_V_11_reg_593[1].  Did not re-place instance grp_int_64_div9_fu_32/d_chunk_V_11_reg_593_reg[1]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_39_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_39
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/ap_CS_fsm_state28.  Did not re-place instance grp_int_64_div9_fu_32/ap_CS_fsm_reg[27]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_6.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_26
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_7.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_31
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_8_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_8
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_14_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_14
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/ap_CS_fsm_state36.  Did not re-place instance grp_int_64_div9_fu_32/ap_CS_fsm_reg[35]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/d_chunk_V_23_reg_653[0].  Did not re-place instance grp_int_64_div9_fu_32/d_chunk_V_23_reg_653_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_10_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_10
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_34_n_0.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_34
INFO: [Physopt 32-662] Processed net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_4.  Did not re-place instance grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_24
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.066 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
Phase 3 Placement Based Optimization | Checksum: 106e6629a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
Phase 4 Rewire | Checksum: 106e6629a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 56 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state28 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_6 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_7 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state36 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_4 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[1] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17_n_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state24 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state34 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state30 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/Q[0] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/E[0] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/grp_lut_div9_chunk_fu_154_ap_done was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/Q[1] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state42 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state26 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state10 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_8 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154_ap_start_reg_reg_n_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state32 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state8 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state62 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state12 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32_ap_start_reg_reg_n_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state6 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state40 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[2] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state54 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state20 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_1 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state60 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state48 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state52 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[0] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_20_n_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18_n_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state18 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state56 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state4 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state22 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_5 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_19_n_0 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[3] was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state14 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state58 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_3 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state46 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state44 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/grp_lut_div9_chunk_fu_154/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]_9 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state25 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_64_div9_fu_32/ap_CS_fsm_state29 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
Phase 5 Critical Cell Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 17 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
Phase 10 Critical Pin Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: ea4605ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.034 | TNS=-0.066 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 179f86cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7992
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2108.008 ; gain = 0.000 ; free physical = 377 ; free virtual = 7993
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b209ec73 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1120ac1ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2256.660 ; gain = 148.652 ; free physical = 171 ; free virtual = 7786
Post Restoration Checksum: NetGraph: ebef158c NumContArr: 261bac42 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1120ac1ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.660 ; gain = 148.652 ; free physical = 171 ; free virtual = 7786

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1120ac1ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.660 ; gain = 163.652 ; free physical = 154 ; free virtual = 7769

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1120ac1ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.660 ; gain = 163.652 ; free physical = 154 ; free virtual = 7769
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c8631299

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 152 ; free virtual = 7767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.006 | TNS=-0.010 | WHS=0.076  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1db166ca0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 151 ; free virtual = 7766

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1351d9c44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 147 ; free virtual = 7762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.196 | TNS=-0.729 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d4ef5136

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 151 ; free virtual = 7766

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.950 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23b1b9565

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 150 ; free virtual = 7765
Phase 4 Rip-up And Reroute | Checksum: 23b1b9565

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 150 ; free virtual = 7765

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23b1b9565

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 150 ; free virtual = 7765
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.196 | TNS=-0.729 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1708469b2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1708469b2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763
Phase 5 Delay and Skew Optimization | Checksum: 1708469b2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1598d1b69

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.186 | TNS=-0.718 | WHS=0.143  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1598d1b69

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763
Phase 6 Post Hold Fix | Checksum: 1598d1b69

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0256169 %
  Global Horizontal Routing Utilization  = 0.0347826 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1742cbd25

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2282.480 ; gain = 174.473 ; free physical = 148 ; free virtual = 7763

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1742cbd25

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2283.480 ; gain = 175.473 ; free physical = 147 ; free virtual = 7763

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 234df25ec

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2283.480 ; gain = 175.473 ; free physical = 147 ; free virtual = 7763

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.186 | TNS=-0.718 | WHS=0.143  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 234df25ec

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2283.480 ; gain = 175.473 ; free physical = 148 ; free virtual = 7763
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2283.480 ; gain = 175.473 ; free physical = 170 ; free virtual = 7786

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2283.480 ; gain = 175.473 ; free physical = 170 ; free virtual = 7786
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2283.480 ; gain = 0.000 ; free physical = 164 ; free virtual = 7781
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_long_div9_drc_routed.rpt -pb operator_long_div9_drc_routed.pb -rpx operator_long_div9_drc_routed.rpx
Command: report_drc -file operator_long_div9_drc_routed.rpt -pb operator_long_div9_drc_routed.pb -rpx operator_long_div9_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_long_div9_methodology_drc_routed.rpt -pb operator_long_div9_methodology_drc_routed.pb -rpx operator_long_div9_methodology_drc_routed.rpx
Command: report_methodology -file operator_long_div9_methodology_drc_routed.rpt -pb operator_long_div9_methodology_drc_routed.pb -rpx operator_long_div9_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div9/impl/vhdl/project.runs/impl_1/operator_long_div9_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_long_div9_power_routed.rpt -pb operator_long_div9_power_summary_routed.pb -rpx operator_long_div9_power_routed.rpx
Command: report_power -file operator_long_div9_power_routed.rpt -pb operator_long_div9_power_summary_routed.pb -rpx operator_long_div9_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
196 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_long_div9_route_status.rpt -pb operator_long_div9_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_long_div9_timing_summary_routed.rpt -pb operator_long_div9_timing_summary_routed.pb -rpx operator_long_div9_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_long_div9_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_long_div9_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_long_div9_bus_skew_routed.rpt -pb operator_long_div9_bus_skew_routed.pb -rpx operator_long_div9_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 17:07:58 2018...
[Fri Aug 31 17:08:03 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.77 ; elapsed = 00:01:44 . Memory (MB): peak = 2060.594 ; gain = 4.000 ; free physical = 1276 ; free virtual = 8893
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2188.906 ; gain = 0.000 ; free physical = 1172 ; free virtual = 8788
Restored from archive | CPU: 0.050000 secs | Memory: 0.482452 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2188.906 ; gain = 0.000 ; free physical = 1172 ; free virtual = 8788
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2244.934 ; gain = 56.027 ; free physical = 1169 ; free virtual = 8785


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            div9
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 17:08:04 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           95
LUT:            251
FF:             276
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.149
CP achieved post-implementation:    2.684
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 17:08:04 2018...
