#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000195b1b7cd60 .scope module, "tb_eta_adder_8bit" "tb_eta_adder_8bit" 2 7;
 .timescale -9 -12;
v00000195b1bec0a0_0 .var "a", 7 0;
v00000195b1beb420_0 .net "approx_sum", 8 0, L_00000195b1bed750;  1 drivers
v00000195b1bea340_0 .var "b", 7 0;
v00000195b1beb740_0 .var/i "error_cases", 31 0;
v00000195b1beb4c0_0 .var/i "error_dist", 31 0;
v00000195b1bea3e0_0 .var/real "error_percent", 0 0;
v00000195b1beb7e0_0 .var/i "exact_sum", 31 0;
v00000195b1bed2f0_0 .var/i "i", 31 0;
v00000195b1beca30_0 .var/i "j", 31 0;
v00000195b1beda70_0 .var/i "total_cases", 31 0;
v00000195b1bed9d0_0 .var/i "total_error", 31 0;
v00000195b1bec8f0_0 .var/real "total_error_percent", 0 0;
S_00000195b1b7cef0 .scope module, "uut" "eta_adder_8bit" 2 23, 3 1 0, S_00000195b1b7cd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "sum";
L_00000195b1b71240 .functor XOR 1, L_00000195b1bed390, L_00000195b1beded0, C4<0>, C4<0>;
L_00000195b1b711d0 .functor OR 1, L_00000195b1bece90, L_00000195b1bedb10, C4<0>, C4<0>;
L_00000195b1b71940 .functor OR 1, L_00000195b1becad0, L_00000195b1bed610, C4<0>, C4<0>;
L_00000195b1b71b00 .functor OR 1, L_00000195b1bed250, L_00000195b1bec990, C4<0>, C4<0>;
L_00000195b1b71b70 .functor AND 1, L_00000195b1bed4d0, L_00000195b1becb70, C4<1>, C4<1>;
v00000195b1bead40_0 .net *"_ivl_11", 0 0, L_00000195b1bed390;  1 drivers
v00000195b1bea5c0_0 .net *"_ivl_13", 0 0, L_00000195b1beded0;  1 drivers
v00000195b1beb240_0 .net *"_ivl_14", 0 0, L_00000195b1b71240;  1 drivers
v00000195b1beba60_0 .net *"_ivl_19", 0 0, L_00000195b1bece90;  1 drivers
v00000195b1beb2e0_0 .net *"_ivl_21", 0 0, L_00000195b1bedb10;  1 drivers
v00000195b1beaac0_0 .net *"_ivl_22", 0 0, L_00000195b1b711d0;  1 drivers
v00000195b1bea7a0_0 .net *"_ivl_27", 0 0, L_00000195b1becad0;  1 drivers
v00000195b1beab60_0 .net *"_ivl_29", 0 0, L_00000195b1bed610;  1 drivers
v00000195b1beb6a0_0 .net *"_ivl_30", 0 0, L_00000195b1b71940;  1 drivers
v00000195b1beade0_0 .net *"_ivl_36", 0 0, L_00000195b1bed250;  1 drivers
v00000195b1beac00_0 .net *"_ivl_38", 0 0, L_00000195b1bec990;  1 drivers
v00000195b1bea520_0 .net *"_ivl_39", 0 0, L_00000195b1b71b00;  1 drivers
v00000195b1beafc0_0 .net *"_ivl_42", 0 0, L_00000195b1bed4d0;  1 drivers
v00000195b1bebb00_0 .net *"_ivl_44", 0 0, L_00000195b1becb70;  1 drivers
v00000195b1beb060_0 .net "a", 7 0, v00000195b1bec0a0_0;  1 drivers
v00000195b1bea480_0 .net "a_high", 3 0, L_00000195b1becd50;  1 drivers
v00000195b1beb380_0 .net "a_low", 3 0, L_00000195b1bee290;  1 drivers
v00000195b1bebba0_0 .net "b", 7 0, v00000195b1bea340_0;  1 drivers
v00000195b1bebc40_0 .net "b_high", 3 0, L_00000195b1bedd90;  1 drivers
v00000195b1bebe20_0 .net "b_low", 3 0, L_00000195b1bed430;  1 drivers
v00000195b1bec1e0_0 .net "carry_high", 0 0, L_00000195b1b71b70;  1 drivers
v00000195b1bebec0_0 .net "sum", 8 0, L_00000195b1bed750;  alias, 1 drivers
v00000195b1beb100_0 .net "sum_high", 4 0, L_00000195b1bed1b0;  1 drivers
v00000195b1beb1a0_0 .net "sum_low", 3 0, L_00000195b1bee150;  1 drivers
L_00000195b1bee290 .part v00000195b1bec0a0_0, 0, 4;
L_00000195b1bed430 .part v00000195b1bea340_0, 0, 4;
L_00000195b1becd50 .part v00000195b1bec0a0_0, 4, 4;
L_00000195b1bedd90 .part v00000195b1bea340_0, 4, 4;
L_00000195b1bed390 .part L_00000195b1bee290, 0, 1;
L_00000195b1beded0 .part L_00000195b1bed430, 0, 1;
L_00000195b1bece90 .part L_00000195b1bee290, 1, 1;
L_00000195b1bedb10 .part L_00000195b1bed430, 1, 1;
L_00000195b1becad0 .part L_00000195b1bee290, 2, 1;
L_00000195b1bed610 .part L_00000195b1bed430, 2, 1;
L_00000195b1bee150 .concat8 [ 1 1 1 1], L_00000195b1b71240, L_00000195b1b711d0, L_00000195b1b71940, L_00000195b1b71b00;
L_00000195b1bed250 .part L_00000195b1bee290, 3, 1;
L_00000195b1bec990 .part L_00000195b1bed430, 3, 1;
L_00000195b1bed4d0 .part L_00000195b1bee290, 3, 1;
L_00000195b1becb70 .part L_00000195b1bed430, 3, 1;
L_00000195b1bed750 .concat [ 4 5 0 0], L_00000195b1bee150, L_00000195b1bed1b0;
S_00000195b1b76fb0 .scope module, "rca_high" "ripple_carry_adder" 3 24, 3 35 0, S_00000195b1b7cef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "sum";
P_00000195b1b93090 .param/l "N" 0 3 35, +C4<00000000000000000000000000000100>;
L_00000195b1bef020 .functor BUFZ 1, L_00000195b1b71b70, C4<0>, C4<0>, C4<0>;
v00000195b1beb560_0 .net *"_ivl_32", 0 0, L_00000195b1bef020;  1 drivers
v00000195b1bec140_0 .net *"_ivl_37", 0 0, L_00000195b1becfd0;  1 drivers
v00000195b1beaca0_0 .net "a", 3 0, L_00000195b1becd50;  alias, 1 drivers
v00000195b1beae80_0 .net "b", 3 0, L_00000195b1bedd90;  alias, 1 drivers
v00000195b1beb600_0 .net "c", 4 0, L_00000195b1becf30;  1 drivers
v00000195b1bea980_0 .net "cin", 0 0, L_00000195b1b71b70;  alias, 1 drivers
v00000195b1bec000_0 .net "sum", 4 0, L_00000195b1bed1b0;  alias, 1 drivers
L_00000195b1bed070 .part L_00000195b1becd50, 0, 1;
L_00000195b1bed110 .part L_00000195b1bedd90, 0, 1;
L_00000195b1bed890 .part L_00000195b1becf30, 0, 1;
L_00000195b1bedbb0 .part L_00000195b1becd50, 1, 1;
L_00000195b1bedc50 .part L_00000195b1bedd90, 1, 1;
L_00000195b1becc10 .part L_00000195b1becf30, 1, 1;
L_00000195b1beccb0 .part L_00000195b1becd50, 2, 1;
L_00000195b1bee1f0 .part L_00000195b1bedd90, 2, 1;
L_00000195b1bedcf0 .part L_00000195b1becf30, 2, 1;
L_00000195b1bede30 .part L_00000195b1becd50, 3, 1;
L_00000195b1becdf0 .part L_00000195b1bedd90, 3, 1;
L_00000195b1bec710 .part L_00000195b1becf30, 3, 1;
LS_00000195b1becf30_0_0 .concat8 [ 1 1 1 1], L_00000195b1bef020, L_00000195b1beea70, L_00000195b1bef3a0, L_00000195b1beeae0;
LS_00000195b1becf30_0_4 .concat8 [ 1 0 0 0], L_00000195b1beed10;
L_00000195b1becf30 .concat8 [ 4 1 0 0], LS_00000195b1becf30_0_0, LS_00000195b1becf30_0_4;
LS_00000195b1bed1b0_0_0 .concat8 [ 1 1 1 1], L_00000195b1b71320, L_00000195b1bef330, L_00000195b1bef410, L_00000195b1bef560;
LS_00000195b1bed1b0_0_4 .concat8 [ 1 0 0 0], L_00000195b1becfd0;
L_00000195b1bed1b0 .concat8 [ 4 1 0 0], LS_00000195b1bed1b0_0_0, LS_00000195b1bed1b0_0_4;
L_00000195b1becfd0 .part L_00000195b1becf30, 4, 1;
S_00000195b1b77140 .scope generate, "RCA[0]" "RCA[0]" 3 45, 3 45 0, S_00000195b1b76fb0;
 .timescale -9 -12;
P_00000195b1b92d90 .param/l "i" 0 3 45, +C4<00>;
S_00000195b1b7a1a0 .scope module, "fa" "full_adder" 3 46, 3 59 0, S_00000195b1b77140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000195b1b71be0 .functor XOR 1, L_00000195b1bed070, L_00000195b1bed110, C4<0>, C4<0>;
L_00000195b1b71320 .functor XOR 1, L_00000195b1b71be0, L_00000195b1bed890, C4<0>, C4<0>;
L_00000195b1b71390 .functor AND 1, L_00000195b1bed070, L_00000195b1bed110, C4<1>, C4<1>;
L_00000195b1b716a0 .functor AND 1, L_00000195b1bed110, L_00000195b1bed890, C4<1>, C4<1>;
L_00000195b1b71710 .functor OR 1, L_00000195b1b71390, L_00000195b1b716a0, C4<0>, C4<0>;
L_00000195b1bee920 .functor AND 1, L_00000195b1bed070, L_00000195b1bed890, C4<1>, C4<1>;
L_00000195b1beea70 .functor OR 1, L_00000195b1b71710, L_00000195b1bee920, C4<0>, C4<0>;
v00000195b1b87770_0 .net *"_ivl_0", 0 0, L_00000195b1b71be0;  1 drivers
v00000195b1b87810_0 .net *"_ivl_10", 0 0, L_00000195b1bee920;  1 drivers
v00000195b1b864b0_0 .net *"_ivl_4", 0 0, L_00000195b1b71390;  1 drivers
v00000195b1b879f0_0 .net *"_ivl_6", 0 0, L_00000195b1b716a0;  1 drivers
v00000195b1b86910_0 .net *"_ivl_8", 0 0, L_00000195b1b71710;  1 drivers
v00000195b1b86eb0_0 .net "a", 0 0, L_00000195b1bed070;  1 drivers
v00000195b1b86c30_0 .net "b", 0 0, L_00000195b1bed110;  1 drivers
v00000195b1b86550_0 .net "cin", 0 0, L_00000195b1bed890;  1 drivers
v00000195b1b87b30_0 .net "cout", 0 0, L_00000195b1beea70;  1 drivers
v00000195b1b87130_0 .net "sum", 0 0, L_00000195b1b71320;  1 drivers
S_00000195b1b7a330 .scope generate, "RCA[1]" "RCA[1]" 3 45, 3 45 0, S_00000195b1b76fb0;
 .timescale -9 -12;
P_00000195b1b92e50 .param/l "i" 0 3 45, +C4<01>;
S_00000195b1b94400 .scope module, "fa" "full_adder" 3 46, 3 59 0, S_00000195b1b7a330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000195b1bef2c0 .functor XOR 1, L_00000195b1bedbb0, L_00000195b1bedc50, C4<0>, C4<0>;
L_00000195b1bef330 .functor XOR 1, L_00000195b1bef2c0, L_00000195b1becc10, C4<0>, C4<0>;
L_00000195b1bee6f0 .functor AND 1, L_00000195b1bedbb0, L_00000195b1bedc50, C4<1>, C4<1>;
L_00000195b1beeca0 .functor AND 1, L_00000195b1bedc50, L_00000195b1becc10, C4<1>, C4<1>;
L_00000195b1bee840 .functor OR 1, L_00000195b1bee6f0, L_00000195b1beeca0, C4<0>, C4<0>;
L_00000195b1beea00 .functor AND 1, L_00000195b1bedbb0, L_00000195b1becc10, C4<1>, C4<1>;
L_00000195b1bef3a0 .functor OR 1, L_00000195b1bee840, L_00000195b1beea00, C4<0>, C4<0>;
v00000195b1b87db0_0 .net *"_ivl_0", 0 0, L_00000195b1bef2c0;  1 drivers
v00000195b1b871d0_0 .net *"_ivl_10", 0 0, L_00000195b1beea00;  1 drivers
v00000195b1b869b0_0 .net *"_ivl_4", 0 0, L_00000195b1bee6f0;  1 drivers
v00000195b1b865f0_0 .net *"_ivl_6", 0 0, L_00000195b1beeca0;  1 drivers
v00000195b1b86370_0 .net *"_ivl_8", 0 0, L_00000195b1bee840;  1 drivers
v00000195b1b86af0_0 .net "a", 0 0, L_00000195b1bedbb0;  1 drivers
v00000195b1b87270_0 .net "b", 0 0, L_00000195b1bedc50;  1 drivers
v00000195b1b87310_0 .net "cin", 0 0, L_00000195b1becc10;  1 drivers
v00000195b1b86050_0 .net "cout", 0 0, L_00000195b1bef3a0;  1 drivers
v00000195b1b86190_0 .net "sum", 0 0, L_00000195b1bef330;  1 drivers
S_00000195b1b94590 .scope generate, "RCA[2]" "RCA[2]" 3 45, 3 45 0, S_00000195b1b76fb0;
 .timescale -9 -12;
P_00000195b1b93010 .param/l "i" 0 3 45, +C4<010>;
S_00000195b1b94720 .scope module, "fa" "full_adder" 3 46, 3 59 0, S_00000195b1b94590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000195b1bee990 .functor XOR 1, L_00000195b1beccb0, L_00000195b1bee1f0, C4<0>, C4<0>;
L_00000195b1bef410 .functor XOR 1, L_00000195b1bee990, L_00000195b1bedcf0, C4<0>, C4<0>;
L_00000195b1bef4f0 .functor AND 1, L_00000195b1beccb0, L_00000195b1bee1f0, C4<1>, C4<1>;
L_00000195b1bef090 .functor AND 1, L_00000195b1bee1f0, L_00000195b1bedcf0, C4<1>, C4<1>;
L_00000195b1beef40 .functor OR 1, L_00000195b1bef4f0, L_00000195b1bef090, C4<0>, C4<0>;
L_00000195b1bef480 .functor AND 1, L_00000195b1beccb0, L_00000195b1bedcf0, C4<1>, C4<1>;
L_00000195b1beeae0 .functor OR 1, L_00000195b1beef40, L_00000195b1bef480, C4<0>, C4<0>;
v00000195b1b86410_0 .net *"_ivl_0", 0 0, L_00000195b1bee990;  1 drivers
v00000195b1b86cd0_0 .net *"_ivl_10", 0 0, L_00000195b1bef480;  1 drivers
v00000195b1b86690_0 .net *"_ivl_4", 0 0, L_00000195b1bef4f0;  1 drivers
v00000195b1b86d70_0 .net *"_ivl_6", 0 0, L_00000195b1bef090;  1 drivers
v00000195b1b86e10_0 .net *"_ivl_8", 0 0, L_00000195b1beef40;  1 drivers
v00000195b1b874f0_0 .net "a", 0 0, L_00000195b1beccb0;  1 drivers
v00000195b1b701c0_0 .net "b", 0 0, L_00000195b1bee1f0;  1 drivers
v00000195b1b6f9a0_0 .net "cin", 0 0, L_00000195b1bedcf0;  1 drivers
v00000195b1beaa20_0 .net "cout", 0 0, L_00000195b1beeae0;  1 drivers
v00000195b1bebce0_0 .net "sum", 0 0, L_00000195b1bef410;  1 drivers
S_00000195b1bec300 .scope generate, "RCA[3]" "RCA[3]" 3 45, 3 45 0, S_00000195b1b76fb0;
 .timescale -9 -12;
P_00000195b1b930d0 .param/l "i" 0 3 45, +C4<011>;
S_00000195b1bec490 .scope module, "fa" "full_adder" 3 46, 3 59 0, S_00000195b1bec300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000195b1beeb50 .functor XOR 1, L_00000195b1bede30, L_00000195b1becdf0, C4<0>, C4<0>;
L_00000195b1bef560 .functor XOR 1, L_00000195b1beeb50, L_00000195b1bec710, C4<0>, C4<0>;
L_00000195b1bee680 .functor AND 1, L_00000195b1bede30, L_00000195b1becdf0, C4<1>, C4<1>;
L_00000195b1beebc0 .functor AND 1, L_00000195b1becdf0, L_00000195b1bec710, C4<1>, C4<1>;
L_00000195b1beec30 .functor OR 1, L_00000195b1bee680, L_00000195b1beebc0, C4<0>, C4<0>;
L_00000195b1bef170 .functor AND 1, L_00000195b1bede30, L_00000195b1bec710, C4<1>, C4<1>;
L_00000195b1beed10 .functor OR 1, L_00000195b1beec30, L_00000195b1bef170, C4<0>, C4<0>;
v00000195b1bea840_0 .net *"_ivl_0", 0 0, L_00000195b1beeb50;  1 drivers
v00000195b1bebd80_0 .net *"_ivl_10", 0 0, L_00000195b1bef170;  1 drivers
v00000195b1bebf60_0 .net *"_ivl_4", 0 0, L_00000195b1bee680;  1 drivers
v00000195b1bea700_0 .net *"_ivl_6", 0 0, L_00000195b1beebc0;  1 drivers
v00000195b1beb880_0 .net *"_ivl_8", 0 0, L_00000195b1beec30;  1 drivers
v00000195b1beaf20_0 .net "a", 0 0, L_00000195b1bede30;  1 drivers
v00000195b1beb920_0 .net "b", 0 0, L_00000195b1becdf0;  1 drivers
v00000195b1beb9c0_0 .net "cin", 0 0, L_00000195b1bec710;  1 drivers
v00000195b1bea660_0 .net "cout", 0 0, L_00000195b1beed10;  1 drivers
v00000195b1bea8e0_0 .net "sum", 0 0, L_00000195b1bef560;  1 drivers
    .scope S_00000195b1b7cd60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195b1bed9d0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v00000195b1bec8f0_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195b1beda70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195b1beb740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195b1bed2f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000195b1bed2f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000195b1beca30_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000195b1beca30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v00000195b1bed2f0_0;
    %pad/s 8;
    %store/vec4 v00000195b1bec0a0_0, 0, 8;
    %load/vec4 v00000195b1beca30_0;
    %pad/s 8;
    %store/vec4 v00000195b1bea340_0, 0, 8;
    %delay 1000, 0;
    %load/vec4 v00000195b1bed2f0_0;
    %load/vec4 v00000195b1beca30_0;
    %add;
    %store/vec4 v00000195b1beb7e0_0, 0, 32;
    %load/vec4 v00000195b1beb7e0_0;
    %load/vec4 v00000195b1beb420_0;
    %pad/u 32;
    %sub;
    %store/vec4 v00000195b1beb4c0_0, 0, 32;
    %load/vec4 v00000195b1beb4c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v00000195b1beb4c0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000195b1beb4c0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000195b1beb7e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000195b1beb4c0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v00000195b1beb7e0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v00000195b1bea3e0_0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v00000195b1bea3e0_0;
T_0.7 ;
    %load/vec4 v00000195b1bed9d0_0;
    %load/vec4 v00000195b1beb4c0_0;
    %add;
    %store/vec4 v00000195b1bed9d0_0, 0, 32;
    %load/real v00000195b1bec8f0_0;
    %load/real v00000195b1bea3e0_0;
    %add/wr;
    %store/real v00000195b1bec8f0_0;
    %load/vec4 v00000195b1beda70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195b1beda70_0, 0, 32;
    %load/vec4 v00000195b1beb4c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v00000195b1beb740_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195b1beb740_0, 0, 32;
T_0.8 ;
    %load/vec4 v00000195b1beca30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195b1beca30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v00000195b1bed2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000195b1bed2f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 67 "$display", "=======================================" {0 0 0};
    %vpi_call 2 68 "$display", "ETA Adder (8-bit) Evaluation Results" {0 0 0};
    %vpi_call 2 69 "$display", " Total Cases           : %0d", v00000195b1beda70_0 {0 0 0};
    %vpi_call 2 70 "$display", " Total Error Distance  : %0d", v00000195b1bed9d0_0 {0 0 0};
    %load/vec4 v00000195b1beb740_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v00000195b1beda70_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 71 "$display", " Error Rate (ER)       : %0f%%", W<0,r> {0 1 0};
    %load/vec4 v00000195b1bed9d0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v00000195b1beda70_0;
    %cvt/rv/s;
    %mul/wr;
    %div/wr;
    %vpi_call 2 73 "$display", " MED (Mean Error Dist) : %0f", W<0,r> {0 1 0};
    %load/real v00000195b1bec8f0_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v00000195b1beda70_0;
    %cvt/rv/s;
    %mul/wr;
    %div/wr;
    %vpi_call 2 75 "$display", " MEP (Mean Error %% )  : %0f%%", W<0,r> {0 1 0};
    %vpi_call 2 77 "$display", "=======================================" {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "eta_tb.v";
    "./eta.v";
