
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 61508
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 377.031 ; gain = 64.078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck24-ubva530-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck24'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck24'
INFO: [Device 21-403] Loading part xck24-ubva530-2LV-c
WARNING: [Device 21-9] Clock region file  is not available
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17808
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.816 ; gain = 328.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:84]
INFO: [Synth 8-3491] module 'stencil_2d' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d.vhd:12' bound to instance 'U0' of component 'stencil_2d' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'stencil_2d' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d.vhd:40]
INFO: [Synth 8-3491] module 'stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:12' bound to instance 'grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136' of component 'stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d.vhd:161]
INFO: [Synth 8-638] synthesizing module 'stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U1' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:250]
INFO: [Synth 8-638] synthesizing module 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'stencil_2d_mul_32s_32s_32_1_1' (0#1) [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U2' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:262]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U3' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:274]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U4' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:286]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U5' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:298]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U6' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:310]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U7' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:322]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U8' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:334]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'stencil_2d_mul_32s_32s_32_1_1' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_mul_32s_32s_32_1_1.vhd:11' bound to instance 'mul_32s_32s_32_1_1_U9' of component 'stencil_2d_mul_32s_32s_32_1_1' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:346]
INFO: [Synth 8-3491] module 'stencil_2d_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'stencil_2d_flow_control_loop_pipe_sequential_init' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:358]
INFO: [Synth 8-638] synthesizing module 'stencil_2d_flow_control_loop_pipe_sequential_init' [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'stencil_2d_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' (0#1) [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'stencil_2d' (0#1) [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ipshared/92e0/hdl/vhdl/stencil_2d.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:84]
WARNING: [Synth 8-7129] Port ap_done_int in module stencil_2d_flow_control_loop_pipe_sequential_init is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.477 ; gain = 425.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.477 ; gain = 425.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1775.477 ; gain = 425.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1775.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/stencil_2d_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.738 ; gain = 2.793
Finished Parsing XDC File [c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/stencil_2d_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1870.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1870.738 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck24-ubva530-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   7 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 9     
	   3 Input   10 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 21    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              32x32  Multipliers := 9     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U8/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U7/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U2/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_1_reg_795_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U9/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U4/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_3_reg_815_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U1/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_reg_790_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U5/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_4_reg_830_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U6/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_5_reg_835_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout, operation Mode is: A2*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout, operation Mode is: A*B2.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout.
DSP Report: Generating DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg.
DSP Report: operator grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_32s_32s_32_1_1_U3/dout is absorbed into DSP grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_2_reg_810_reg.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[47]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[46]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[45]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[44]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[43]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[42]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[41]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[40]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[39]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[38]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[37]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[36]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[35]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[34]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[33]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[32]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[31]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[30]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[29]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[28]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[27]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[26]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[25]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[24]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[23]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[22]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[21]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[20]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[19]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[18]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[17]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[16]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[15]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[47]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[46]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[45]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[44]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[43]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[42]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[41]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[40]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[39]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[38]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[37]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[36]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[35]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[34]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[33]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[32]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[31]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[30]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[29]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[28]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[27]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[26]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[25]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[24]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[23]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[22]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[21]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[20]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[19]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[18]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_7_reg_855_reg[17]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[47]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[46]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[45]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[44]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[43]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[42]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[41]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[40]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[39]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[38]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[37]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[36]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[35]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[34]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[33]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[32]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[31]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[30]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[29]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[28]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[27]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[26]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[25]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[24]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[23]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[22]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[21]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[20]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[19]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[18]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[17]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[16]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[15]) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[47]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[46]__0) is unused and will be removed from module stencil_2d.
WARNING: [Synth 8-3332] Sequential element (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136/mul_ln17_6_reg_850_reg[45]__0) is unused and will be removed from module stencil_2d.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B2           | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (PCIN>>17+A*B')' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | (A'*B)'          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | A'*B             | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|stencil_2d  | PCIN>>17+A*B'    | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    42|
|2     |DSP_ALU         |    27|
|3     |DSP_A_B_DATA    |    27|
|4     |DSP_C_DATA      |    27|
|5     |DSP_MULTIPLIER  |    27|
|6     |DSP_M_DATA      |    27|
|7     |DSP_OUTPUT      |    27|
|8     |DSP_PREADD      |    27|
|9     |DSP_PREADD_DATA |    27|
|10    |LUT1            |     1|
|11    |LUT2            |   223|
|12    |LUT3            |   120|
|13    |LUT4            |    24|
|14    |LUT5            |    45|
|15    |LUT6            |   201|
|16    |FDRE            |   355|
|17    |FDSE            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1870.738 ; gain = 521.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 513 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1870.738 ; gain = 425.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1870.738 ; gain = 521.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1870.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 27 instances

Synth Design complete, checksum: 441c092d
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1870.738 ; gain = 1424.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = eb09617ea0be7859
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 00:13:09 2023...
