module AmpSel(sel, in, out);
	input[7:0] in;
	output [7:0] out;
	reg [7:0] out;
	input[1:0] sel;
	reg[12:0] i;
	always @(posedge clk_in or posedge rst)
		begin
			if (rst)
				i <= 13'd0;
			i <= i + 13'd1;
		end
	always @(sel, i)
		begin
			clk_out <= i[12];
			case (sel)
				2'b00:
					clk_out <= i[12];
				2'b01:
					clk_out <= i[11];
				2'b10:
					clk_out <= i[10];
				2'b11:
					clk_out <= i[9];
			endcase
		end
endmodule