$comment
	File created using the following command:
		vcd file Register_Demo.msim.vcd -direction
$end
$date
	Mon Mar 12 16:47:26 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module register8_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [7] $end
$var wire 1 # dataIn [6] $end
$var wire 1 $ dataIn [5] $end
$var wire 1 % dataIn [4] $end
$var wire 1 & dataIn [3] $end
$var wire 1 ' dataIn [2] $end
$var wire 1 ( dataIn [1] $end
$var wire 1 ) dataIn [0] $end
$var wire 1 * dataOut [7] $end
$var wire 1 + dataOut [6] $end
$var wire 1 , dataOut [5] $end
$var wire 1 - dataOut [4] $end
$var wire 1 . dataOut [3] $end
$var wire 1 / dataOut [2] $end
$var wire 1 0 dataOut [1] $end
$var wire 1 1 dataOut [0] $end
$var wire 1 2 wrEn $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_clk $end
$var wire 1 = ww_wrEn $end
$var wire 1 > ww_dataIn [7] $end
$var wire 1 ? ww_dataIn [6] $end
$var wire 1 @ ww_dataIn [5] $end
$var wire 1 A ww_dataIn [4] $end
$var wire 1 B ww_dataIn [3] $end
$var wire 1 C ww_dataIn [2] $end
$var wire 1 D ww_dataIn [1] $end
$var wire 1 E ww_dataIn [0] $end
$var wire 1 F ww_dataOut [7] $end
$var wire 1 G ww_dataOut [6] $end
$var wire 1 H ww_dataOut [5] $end
$var wire 1 I ww_dataOut [4] $end
$var wire 1 J ww_dataOut [3] $end
$var wire 1 K ww_dataOut [2] $end
$var wire 1 L ww_dataOut [1] $end
$var wire 1 M ww_dataOut [0] $end
$var wire 1 N \dataOut[0]~output_o\ $end
$var wire 1 O \dataOut[1]~output_o\ $end
$var wire 1 P \dataOut[2]~output_o\ $end
$var wire 1 Q \dataOut[3]~output_o\ $end
$var wire 1 R \dataOut[4]~output_o\ $end
$var wire 1 S \dataOut[5]~output_o\ $end
$var wire 1 T \dataOut[6]~output_o\ $end
$var wire 1 U \dataOut[7]~output_o\ $end
$var wire 1 V \clk~input_o\ $end
$var wire 1 W \dataIn[0]~input_o\ $end
$var wire 1 X \wrEn~input_o\ $end
$var wire 1 Y \dataOut[0]~reg0_q\ $end
$var wire 1 Z \dataIn[1]~input_o\ $end
$var wire 1 [ \dataOut[1]~reg0_q\ $end
$var wire 1 \ \dataIn[2]~input_o\ $end
$var wire 1 ] \dataOut[2]~reg0_q\ $end
$var wire 1 ^ \dataIn[3]~input_o\ $end
$var wire 1 _ \dataOut[3]~reg0_q\ $end
$var wire 1 ` \dataIn[4]~input_o\ $end
$var wire 1 a \dataOut[4]~reg0_q\ $end
$var wire 1 b \dataIn[5]~input_o\ $end
$var wire 1 c \dataOut[5]~reg0_q\ $end
$var wire 1 d \dataIn[6]~input_o\ $end
$var wire 1 e \dataOut[6]~reg0_q\ $end
$var wire 1 f \dataIn[7]~input_o\ $end
$var wire 1 g \dataOut[7]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
02
03
14
x5
16
17
18
19
1:
1;
0<
0=
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0"
0#
0$
0%
0&
0'
0(
0)
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0*
0+
0,
0-
0.
0/
00
01
$end
#20000
12
1=
1X
#60000
1!
1<
1V
#100000
1"
1$
1@
1>
1f
1b
#140000
1&
1B
1^
#200000
0!
0<
0V
#340000
1!
1<
1V
1_
1c
1g
1U
1S
1Q
1F
1H
1J
1.
1,
1*
#500000
0!
0<
0V
#660000
1!
1<
1V
#860000
0&
0"
0B
0>
0f
0^
#880000
0!
0<
0V
#940000
0$
0@
0b
#1000000
