
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000380c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08003918  08003918  00013918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d10  08003d10  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08003d10  08003d10  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d10  08003d10  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d10  08003d10  00013d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d14  08003d14  00013d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000078  08003d90  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003d90  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ecf  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a5c  00000000  00000000  00028f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  0002a9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006c8  00000000  00000000  0002b140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001746b  00000000  00000000  0002b808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000976b  00000000  00000000  00042c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082cd7  00000000  00000000  0004c3de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf0b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000251c  00000000  00000000  000cf108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08003900 	.word	0x08003900

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08003900 	.word	0x08003900

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	460b      	mov	r3, r1
 8000166:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */

	if (huart->Instance == USART3) {
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a1e      	ldr	r2, [pc, #120]	; (80001e8 <HAL_UARTEx_RxEventCallback+0x8c>)
 800016e:	4293      	cmp	r3, r2
 8000170:	d135      	bne.n	80001de <HAL_UARTEx_RxEventCallback+0x82>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000172:	2110      	movs	r1, #16
 8000174:	481d      	ldr	r0, [pc, #116]	; (80001ec <HAL_UARTEx_RxEventCallback+0x90>)
 8000176:	f001 f897 	bl	80012a8 <HAL_GPIO_TogglePin>
		HAL_UART_DMAPause(&huart3);
 800017a:	481d      	ldr	r0, [pc, #116]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 800017c:	f001 fd91 	bl	8001ca2 <HAL_UART_DMAPause>
		for (int i = 0; i < 10; i++)
 8000180:	2300      	movs	r3, #0
 8000182:	60fb      	str	r3, [r7, #12]
 8000184:	e018      	b.n	80001b8 <HAL_UARTEx_RxEventCallback+0x5c>
			if (!memcmp(DMA_RX_Buffer_3 + i, fistTERM, strlen(fistTERM))) {
 8000186:	68fb      	ldr	r3, [r7, #12]
 8000188:	4a1a      	ldr	r2, [pc, #104]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 800018a:	189c      	adds	r4, r3, r2
 800018c:	4b1a      	ldr	r3, [pc, #104]	; (80001f8 <HAL_UARTEx_RxEventCallback+0x9c>)
 800018e:	681d      	ldr	r5, [r3, #0]
 8000190:	4b19      	ldr	r3, [pc, #100]	; (80001f8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4618      	mov	r0, r3
 8000196:	f7ff ffd9 	bl	800014c <strlen>
 800019a:	4603      	mov	r3, r0
 800019c:	461a      	mov	r2, r3
 800019e:	4629      	mov	r1, r5
 80001a0:	4620      	mov	r0, r4
 80001a2:	f002 fa67 	bl	8002674 <memcmp>
 80001a6:	4603      	mov	r3, r0
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	d102      	bne.n	80001b2 <HAL_UARTEx_RxEventCallback+0x56>
				LORA_ReceivedCallback(DMA_RX_Buffer_3);
 80001ac:	4811      	ldr	r0, [pc, #68]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 80001ae:	f000 f83f 	bl	8000230 <LORA_ReceivedCallback>
		for (int i = 0; i < 10; i++)
 80001b2:	68fb      	ldr	r3, [r7, #12]
 80001b4:	3301      	adds	r3, #1
 80001b6:	60fb      	str	r3, [r7, #12]
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	2b09      	cmp	r3, #9
 80001bc:	dde3      	ble.n	8000186 <HAL_UARTEx_RxEventCallback+0x2a>

			}
		HAL_UART_DMAResume(&huart3);
 80001be:	480c      	ldr	r0, [pc, #48]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 80001c0:	f001 fe0b 	bl	8001dda <HAL_UART_DMAResume>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 80001c4:	2246      	movs	r2, #70	; 0x46
 80001c6:	490b      	ldr	r1, [pc, #44]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 80001c8:	4809      	ldr	r0, [pc, #36]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 80001ca:	f001 fe93 	bl	8001ef4 <HAL_UARTEx_ReceiveToIdle_DMA>
		DMA_RX_BUFFER_SIZE);
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001ce:	4b0b      	ldr	r3, [pc, #44]	; (80001fc <HAL_UARTEx_RxEventCallback+0xa0>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	681a      	ldr	r2, [r3, #0]
 80001d4:	4b09      	ldr	r3, [pc, #36]	; (80001fc <HAL_UARTEx_RxEventCallback+0xa0>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	f022 0204 	bic.w	r2, r2, #4
 80001dc:	601a      	str	r2, [r3, #0]
	}
}
 80001de:	bf00      	nop
 80001e0:	3710      	adds	r7, #16
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bdb0      	pop	{r4, r5, r7, pc}
 80001e6:	bf00      	nop
 80001e8:	40004800 	.word	0x40004800
 80001ec:	40010800 	.word	0x40010800
 80001f0:	20000174 	.word	0x20000174
 80001f4:	20000094 	.word	0x20000094
 80001f8:	20000000 	.word	0x20000000
 80001fc:	200001bc 	.word	0x200001bc

08000200 <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000204:	2246      	movs	r2, #70	; 0x46
 8000206:	4907      	ldr	r1, [pc, #28]	; (8000224 <USART_Init+0x24>)
 8000208:	4807      	ldr	r0, [pc, #28]	; (8000228 <USART_Init+0x28>)
 800020a:	f001 fe73 	bl	8001ef4 <HAL_UARTEx_ReceiveToIdle_DMA>
	DMA_RX_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 800020e:	4b07      	ldr	r3, [pc, #28]	; (800022c <USART_Init+0x2c>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	681a      	ldr	r2, [r3, #0]
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <USART_Init+0x2c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f022 0204 	bic.w	r2, r2, #4
 800021c:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 800021e:	bf00      	nop
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	20000094 	.word	0x20000094
 8000228:	20000174 	.word	0x20000174
 800022c:	200001bc 	.word	0x200001bc

08000230 <LORA_ReceivedCallback>:

/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_ReceivedCallback(uint8_t buffer[50]) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b088      	sub	sp, #32
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	int posicao_inicial = 0;
 8000238:	2300      	movs	r3, #0
 800023a:	61fb      	str	r3, [r7, #28]
	int posicao_final = 0;
 800023c:	2300      	movs	r3, #0
 800023e:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < 70; i++) {
 8000240:	2300      	movs	r3, #0
 8000242:	617b      	str	r3, [r7, #20]
 8000244:	e010      	b.n	8000268 <LORA_ReceivedCallback+0x38>
		if (!memcmp(buffer + i, "AT+", 3)) {
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	687a      	ldr	r2, [r7, #4]
 800024a:	4413      	add	r3, r2
 800024c:	2203      	movs	r2, #3
 800024e:	492c      	ldr	r1, [pc, #176]	; (8000300 <LORA_ReceivedCallback+0xd0>)
 8000250:	4618      	mov	r0, r3
 8000252:	f002 fa0f 	bl	8002674 <memcmp>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d102      	bne.n	8000262 <LORA_ReceivedCallback+0x32>
			posicao_inicial = i;
 800025c:	697b      	ldr	r3, [r7, #20]
 800025e:	61fb      	str	r3, [r7, #28]
			break;
 8000260:	e005      	b.n	800026e <LORA_ReceivedCallback+0x3e>
	for (int i = 0; i < 70; i++) {
 8000262:	697b      	ldr	r3, [r7, #20]
 8000264:	3301      	adds	r3, #1
 8000266:	617b      	str	r3, [r7, #20]
 8000268:	697b      	ldr	r3, [r7, #20]
 800026a:	2b45      	cmp	r3, #69	; 0x45
 800026c:	ddeb      	ble.n	8000246 <LORA_ReceivedCallback+0x16>
		}
	}
	for (int i = posicao_inicial; i < 70; i++) {
 800026e:	69fb      	ldr	r3, [r7, #28]
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	e011      	b.n	8000298 <LORA_ReceivedCallback+0x68>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 8000274:	693b      	ldr	r3, [r7, #16]
 8000276:	687a      	ldr	r2, [r7, #4]
 8000278:	4413      	add	r3, r2
 800027a:	2204      	movs	r2, #4
 800027c:	4921      	ldr	r1, [pc, #132]	; (8000304 <LORA_ReceivedCallback+0xd4>)
 800027e:	4618      	mov	r0, r3
 8000280:	f002 f9f8 	bl	8002674 <memcmp>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d103      	bne.n	8000292 <LORA_ReceivedCallback+0x62>
			posicao_final = i + 4;
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	3304      	adds	r3, #4
 800028e:	61bb      	str	r3, [r7, #24]
			break;
 8000290:	e005      	b.n	800029e <LORA_ReceivedCallback+0x6e>
	for (int i = posicao_inicial; i < 70; i++) {
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	3301      	adds	r3, #1
 8000296:	613b      	str	r3, [r7, #16]
 8000298:	693b      	ldr	r3, [r7, #16]
 800029a:	2b45      	cmp	r3, #69	; 0x45
 800029c:	ddea      	ble.n	8000274 <LORA_ReceivedCallback+0x44>
		}
	}
	if (posicao_inicial != 0 && posicao_final != 0) {
 800029e:	69fb      	ldr	r3, [r7, #28]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d027      	beq.n	80002f4 <LORA_ReceivedCallback+0xc4>
 80002a4:	69bb      	ldr	r3, [r7, #24]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d024      	beq.n	80002f4 <LORA_ReceivedCallback+0xc4>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80002aa:	2102      	movs	r1, #2
 80002ac:	4816      	ldr	r0, [pc, #88]	; (8000308 <LORA_ReceivedCallback+0xd8>)
 80002ae:	f000 fffb 	bl	80012a8 <HAL_GPIO_TogglePin>
		for (int i = posicao_inicial; i < 100; i++) {
 80002b2:	69fb      	ldr	r3, [r7, #28]
 80002b4:	60fb      	str	r3, [r7, #12]
 80002b6:	e016      	b.n	80002e6 <LORA_ReceivedCallback+0xb6>
			if (i <= posicao_final + 1)
 80002b8:	69bb      	ldr	r3, [r7, #24]
 80002ba:	3301      	adds	r3, #1
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	429a      	cmp	r2, r3
 80002c0:	dc09      	bgt.n	80002d6 <LORA_ReceivedCallback+0xa6>
				LORA_UART_BUFFER[i - posicao_inicial] = buffer[i];
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	687a      	ldr	r2, [r7, #4]
 80002c6:	441a      	add	r2, r3
 80002c8:	68f9      	ldr	r1, [r7, #12]
 80002ca:	69fb      	ldr	r3, [r7, #28]
 80002cc:	1acb      	subs	r3, r1, r3
 80002ce:	7811      	ldrb	r1, [r2, #0]
 80002d0:	4a0e      	ldr	r2, [pc, #56]	; (800030c <LORA_ReceivedCallback+0xdc>)
 80002d2:	54d1      	strb	r1, [r2, r3]
 80002d4:	e004      	b.n	80002e0 <LORA_ReceivedCallback+0xb0>
			else
				LORA_UART_BUFFER[i] = '\000';
 80002d6:	4a0d      	ldr	r2, [pc, #52]	; (800030c <LORA_ReceivedCallback+0xdc>)
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	4413      	add	r3, r2
 80002dc:	2200      	movs	r2, #0
 80002de:	701a      	strb	r2, [r3, #0]
		for (int i = posicao_inicial; i < 100; i++) {
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	3301      	adds	r3, #1
 80002e4:	60fb      	str	r3, [r7, #12]
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	2b63      	cmp	r3, #99	; 0x63
 80002ea:	dde5      	ble.n	80002b8 <LORA_ReceivedCallback+0x88>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 80002ec:	4b08      	ldr	r3, [pc, #32]	; (8000310 <LORA_ReceivedCallback+0xe0>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	701a      	strb	r2, [r3, #0]
		return;
 80002f2:	e002      	b.n	80002fa <LORA_ReceivedCallback+0xca>
	}
	LORA_STATUS_RECEIVE = LORA_FAILED;
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <LORA_ReceivedCallback+0xe0>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
}
 80002fa:	3720      	adds	r7, #32
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	08003928 	.word	0x08003928
 8000304:	0800392c 	.word	0x0800392c
 8000308:	40010800 	.word	0x40010800
 800030c:	200000dc 	.word	0x200000dc
 8000310:	20000004 	.word	0x20000004

08000314 <LORA_ReceiveCommand>:
		return LORA_FAILED;
	}
	return LORA_OK;
}

LoRa_StatusTypeDef LORA_ReceiveCommand(uint16_t _TimerWait, uint16_t _Periodo) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	460a      	mov	r2, r1
 800031e:	80fb      	strh	r3, [r7, #6]
 8000320:	4613      	mov	r3, r2
 8000322:	80bb      	strh	r3, [r7, #4]
	HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
			strlen((char*) AT_RXcommand), 100);
 8000324:	481f      	ldr	r0, [pc, #124]	; (80003a4 <LORA_ReceiveCommand+0x90>)
 8000326:	f7ff ff11 	bl	800014c <strlen>
 800032a:	4603      	mov	r3, r0
	HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 800032c:	b29a      	uxth	r2, r3
 800032e:	2364      	movs	r3, #100	; 0x64
 8000330:	491c      	ldr	r1, [pc, #112]	; (80003a4 <LORA_ReceiveCommand+0x90>)
 8000332:	481d      	ldr	r0, [pc, #116]	; (80003a8 <LORA_ReceiveCommand+0x94>)
 8000334:	f001 fc32 	bl	8001b9c <HAL_UART_Transmit>
	HAL_Delay(20);
 8000338:	2014      	movs	r0, #20
 800033a:	f000 faf9 	bl	8000930 <HAL_Delay>

	uint32_t Timer_start = HAL_GetTick();
 800033e:	f000 faed 	bl	800091c <HAL_GetTick>
 8000342:	60f8      	str	r0, [r7, #12]
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 8000344:	e025      	b.n	8000392 <LORA_ReceiveCommand+0x7e>
		if (((HAL_GetTick() - Timer_start) % _Periodo) == 0)
 8000346:	f000 fae9 	bl	800091c <HAL_GetTick>
 800034a:	4602      	mov	r2, r0
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	1ad3      	subs	r3, r2, r3
 8000350:	88ba      	ldrh	r2, [r7, #4]
 8000352:	fbb3 f1f2 	udiv	r1, r3, r2
 8000356:	fb01 f202 	mul.w	r2, r1, r2
 800035a:	1a9b      	subs	r3, r3, r2
 800035c:	2b00      	cmp	r3, #0
 800035e:	d10e      	bne.n	800037e <LORA_ReceiveCommand+0x6a>
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
					strlen((char*) AT_RXcommand), 100) != HAL_OK)
 8000360:	4810      	ldr	r0, [pc, #64]	; (80003a4 <LORA_ReceiveCommand+0x90>)
 8000362:	f7ff fef3 	bl	800014c <strlen>
 8000366:	4603      	mov	r3, r0
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 8000368:	b29a      	uxth	r2, r3
 800036a:	2364      	movs	r3, #100	; 0x64
 800036c:	490d      	ldr	r1, [pc, #52]	; (80003a4 <LORA_ReceiveCommand+0x90>)
 800036e:	480e      	ldr	r0, [pc, #56]	; (80003a8 <LORA_ReceiveCommand+0x94>)
 8000370:	f001 fc14 	bl	8001b9c <HAL_UART_Transmit>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <LORA_ReceiveCommand+0x6a>
				return LORA_FAILED;
 800037a:	2300      	movs	r3, #0
 800037c:	e00e      	b.n	800039c <LORA_ReceiveCommand+0x88>
		if ((HAL_GetTick() - Timer_start) > _TimerWait)
 800037e:	f000 facd 	bl	800091c <HAL_GetTick>
 8000382:	4602      	mov	r2, r0
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	1ad2      	subs	r2, r2, r3
 8000388:	88fb      	ldrh	r3, [r7, #6]
 800038a:	429a      	cmp	r2, r3
 800038c:	d901      	bls.n	8000392 <LORA_ReceiveCommand+0x7e>
			return LORA_TIMEOUT;
 800038e:	2305      	movs	r3, #5
 8000390:	e004      	b.n	800039c <LORA_ReceiveCommand+0x88>
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 8000392:	4b06      	ldr	r3, [pc, #24]	; (80003ac <LORA_ReceiveCommand+0x98>)
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	2b01      	cmp	r3, #1
 8000398:	d1d5      	bne.n	8000346 <LORA_ReceiveCommand+0x32>
	}
	return LORA_OK;
 800039a:	2301      	movs	r3, #1
}
 800039c:	4618      	mov	r0, r3
 800039e:	3710      	adds	r7, #16
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000140 	.word	0x20000140
 80003a8:	20000174 	.word	0x20000174
 80003ac:	20000004 	.word	0x20000004

080003b0 <AT_ActivationSettingValue>:
 * @tparam AT+AINF <ENTER>
 * @param _hSettings: Configurações ativas
 * @retval Status de execução do comando
 */
LoRa_StatusTypeDef AT_ActivationSettingValue(
		LoRa_ActivationSettingTypeDef *_hSettings) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
	sprintf((char*) AT_RXcommand, "AT+AINF\r\n");
 80003b8:	490f      	ldr	r1, [pc, #60]	; (80003f8 <AT_ActivationSettingValue+0x48>)
 80003ba:	4810      	ldr	r0, [pc, #64]	; (80003fc <AT_ActivationSettingValue+0x4c>)
 80003bc:	f002 f972 	bl	80026a4 <siprintf>
	LORA_STATUS_RECEIVE = LORA_CLEAR;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <AT_ActivationSettingValue+0x50>)
 80003c2:	2206      	movs	r2, #6
 80003c4:	701a      	strb	r2, [r3, #0]
	if (LORA_ReceiveCommand(1000, 10) != LORA_OK)
 80003c6:	210a      	movs	r1, #10
 80003c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003cc:	f7ff ffa2 	bl	8000314 <LORA_ReceiveCommand>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d001      	beq.n	80003da <AT_ActivationSettingValue+0x2a>
		return LORA_FAILED;
 80003d6:	2300      	movs	r3, #0
 80003d8:	e009      	b.n	80003ee <AT_ActivationSettingValue+0x3e>
	sscanf(LORA_UART_BUFFER, "%s\r%8lx\r\n", AT_RXcommand,
			(uint32_t*) _hSettings->LoRa_AppEUIAdress);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80003e0:	4613      	mov	r3, r2
	sscanf(LORA_UART_BUFFER, "%s\r%8lx\r\n", AT_RXcommand,
 80003e2:	4a06      	ldr	r2, [pc, #24]	; (80003fc <AT_ActivationSettingValue+0x4c>)
 80003e4:	4907      	ldr	r1, [pc, #28]	; (8000404 <AT_ActivationSettingValue+0x54>)
 80003e6:	4808      	ldr	r0, [pc, #32]	; (8000408 <AT_ActivationSettingValue+0x58>)
 80003e8:	f002 f97c 	bl	80026e4 <siscanf>
	return LORA_OK;
 80003ec:	2301      	movs	r3, #1
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	3708      	adds	r7, #8
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	08003b1c 	.word	0x08003b1c
 80003fc:	20000140 	.word	0x20000140
 8000400:	20000004 	.word	0x20000004
 8000404:	08003adc 	.word	0x08003adc
 8000408:	200000dc 	.word	0x200000dc

0800040c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000410:	f000 fa2c 	bl	800086c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000414:	f000 f818 	bl	8000448 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000418:	f000 f8a4 	bl	8000564 <MX_GPIO_Init>
	MX_DMA_Init();
 800041c:	f000 f884 	bl	8000528 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8000420:	f000 f858 	bl	80004d4 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	USART_Init();
 8000424:	f7ff feec 	bl	8000200 <USART_Init>
	while (1) {
//		if (adress != read_adress)
//			AT_NetworkIdentifier(AT_OPERATION_WRITE, &adress);
//		if (status != LORA_NETWORK_JOINED)
//			AT_AutoJoinNetworkServer();
		if (AT_ActivationSettingValue(&hSetting) == LORA_OK)
 8000428:	4805      	ldr	r0, [pc, #20]	; (8000440 <main+0x34>)
 800042a:	f7ff ffc1 	bl	80003b0 <AT_ActivationSettingValue>
 800042e:	4603      	mov	r3, r0
 8000430:	2b01      	cmp	r3, #1
 8000432:	d1f9      	bne.n	8000428 <main+0x1c>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 8000434:	2101      	movs	r1, #1
 8000436:	4803      	ldr	r0, [pc, #12]	; (8000444 <main+0x38>)
 8000438:	f000 ff36 	bl	80012a8 <HAL_GPIO_TogglePin>
		if (AT_ActivationSettingValue(&hSetting) == LORA_OK)
 800043c:	e7f4      	b.n	8000428 <main+0x1c>
 800043e:	bf00      	nop
 8000440:	20000200 	.word	0x20000200
 8000444:	40010800 	.word	0x40010800

08000448 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b090      	sub	sp, #64	; 0x40
 800044c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800044e:	f107 0318 	add.w	r3, r7, #24
 8000452:	2228      	movs	r2, #40	; 0x28
 8000454:	2100      	movs	r1, #0
 8000456:	4618      	mov	r0, r3
 8000458:	f002 f91c 	bl	8002694 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]
 8000466:	60da      	str	r2, [r3, #12]
 8000468:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800046a:	2301      	movs	r3, #1
 800046c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800046e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000472:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000474:	2300      	movs	r3, #0
 8000476:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000478:	2301      	movs	r3, #1
 800047a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800047c:	2302      	movs	r3, #2
 800047e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000480:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000484:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000486:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800048a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800048c:	f107 0318 	add.w	r3, r7, #24
 8000490:	4618      	mov	r0, r3
 8000492:	f000 ff23 	bl	80012dc <HAL_RCC_OscConfig>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <SystemClock_Config+0x58>
		Error_Handler();
 800049c:	f000 f8ac 	bl	80005f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80004a0:	230f      	movs	r3, #15
 80004a2:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a4:	2302      	movs	r3, #2
 80004a6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004a8:	2300      	movs	r3, #0
 80004aa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004b0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004b2:	2300      	movs	r3, #0
 80004b4:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80004b6:	1d3b      	adds	r3, r7, #4
 80004b8:	2102      	movs	r1, #2
 80004ba:	4618      	mov	r0, r3
 80004bc:	f001 f990 	bl	80017e0 <HAL_RCC_ClockConfig>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <SystemClock_Config+0x82>
		Error_Handler();
 80004c6:	f000 f897 	bl	80005f8 <Error_Handler>
	}
}
 80004ca:	bf00      	nop
 80004cc:	3740      	adds	r7, #64	; 0x40
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
	...

080004d4 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80004d8:	4b11      	ldr	r3, [pc, #68]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 80004da:	4a12      	ldr	r2, [pc, #72]	; (8000524 <MX_USART3_UART_Init+0x50>)
 80004dc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80004de:	4b10      	ldr	r3, [pc, #64]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 80004e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004e4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80004ec:	4b0c      	ldr	r3, [pc, #48]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 80004fa:	220c      	movs	r2, #12
 80004fc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 8000500:	2200      	movs	r2, #0
 8000502:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 8000506:	2200      	movs	r2, #0
 8000508:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 800050a:	4805      	ldr	r0, [pc, #20]	; (8000520 <MX_USART3_UART_Init+0x4c>)
 800050c:	f001 faf6 	bl	8001afc <HAL_UART_Init>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000516:	f000 f86f 	bl	80005f8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800051a:	bf00      	nop
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000174 	.word	0x20000174
 8000524:	40004800 	.word	0x40004800

08000528 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <MX_DMA_Init+0x38>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <MX_DMA_Init+0x38>)
 8000534:	f043 0301 	orr.w	r3, r3, #1
 8000538:	6153      	str	r3, [r2, #20]
 800053a:	4b09      	ldr	r3, [pc, #36]	; (8000560 <MX_DMA_Init+0x38>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f003 0301 	and.w	r3, r3, #1
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	200d      	movs	r0, #13
 800054c:	f000 faeb 	bl	8000b26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000550:	200d      	movs	r0, #13
 8000552:	f000 fb04 	bl	8000b5e <HAL_NVIC_EnableIRQ>

}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40021000 	.word	0x40021000

08000564 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b088      	sub	sp, #32
 8000568:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800056a:	f107 0310 	add.w	r3, r7, #16
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000578:	4b1d      	ldr	r3, [pc, #116]	; (80005f0 <MX_GPIO_Init+0x8c>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	4a1c      	ldr	r2, [pc, #112]	; (80005f0 <MX_GPIO_Init+0x8c>)
 800057e:	f043 0320 	orr.w	r3, r3, #32
 8000582:	6193      	str	r3, [r2, #24]
 8000584:	4b1a      	ldr	r3, [pc, #104]	; (80005f0 <MX_GPIO_Init+0x8c>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	f003 0320 	and.w	r3, r3, #32
 800058c:	60fb      	str	r3, [r7, #12]
 800058e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000590:	4b17      	ldr	r3, [pc, #92]	; (80005f0 <MX_GPIO_Init+0x8c>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	4a16      	ldr	r2, [pc, #88]	; (80005f0 <MX_GPIO_Init+0x8c>)
 8000596:	f043 0304 	orr.w	r3, r3, #4
 800059a:	6193      	str	r3, [r2, #24]
 800059c:	4b14      	ldr	r3, [pc, #80]	; (80005f0 <MX_GPIO_Init+0x8c>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	f003 0304 	and.w	r3, r3, #4
 80005a4:	60bb      	str	r3, [r7, #8]
 80005a6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80005a8:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <MX_GPIO_Init+0x8c>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a10      	ldr	r2, [pc, #64]	; (80005f0 <MX_GPIO_Init+0x8c>)
 80005ae:	f043 0308 	orr.w	r3, r3, #8
 80005b2:	6193      	str	r3, [r2, #24]
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <MX_GPIO_Init+0x8c>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f003 0308 	and.w	r3, r3, #8
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4,
 80005c0:	2200      	movs	r2, #0
 80005c2:	2113      	movs	r1, #19
 80005c4:	480b      	ldr	r0, [pc, #44]	; (80005f4 <MX_GPIO_Init+0x90>)
 80005c6:	f000 fe57 	bl	8001278 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4;
 80005ca:	2313      	movs	r3, #19
 80005cc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ce:	2301      	movs	r3, #1
 80005d0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	2300      	movs	r3, #0
 80005d4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d6:	2302      	movs	r3, #2
 80005d8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	4619      	mov	r1, r3
 80005e0:	4804      	ldr	r0, [pc, #16]	; (80005f4 <MX_GPIO_Init+0x90>)
 80005e2:	f000 fcc5 	bl	8000f70 <HAL_GPIO_Init>

}
 80005e6:	bf00      	nop
 80005e8:	3720      	adds	r7, #32
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40010800 	.word	0x40010800

080005f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005fc:	b672      	cpsid	i
}
 80005fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000600:	e7fe      	b.n	8000600 <Error_Handler+0x8>
	...

08000604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800060a:	4b15      	ldr	r3, [pc, #84]	; (8000660 <HAL_MspInit+0x5c>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	4a14      	ldr	r2, [pc, #80]	; (8000660 <HAL_MspInit+0x5c>)
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	6193      	str	r3, [r2, #24]
 8000616:	4b12      	ldr	r3, [pc, #72]	; (8000660 <HAL_MspInit+0x5c>)
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	f003 0301 	and.w	r3, r3, #1
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000622:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <HAL_MspInit+0x5c>)
 8000624:	69db      	ldr	r3, [r3, #28]
 8000626:	4a0e      	ldr	r2, [pc, #56]	; (8000660 <HAL_MspInit+0x5c>)
 8000628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062c:	61d3      	str	r3, [r2, #28]
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <HAL_MspInit+0x5c>)
 8000630:	69db      	ldr	r3, [r3, #28]
 8000632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800063a:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <HAL_MspInit+0x60>)
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	4a04      	ldr	r2, [pc, #16]	; (8000664 <HAL_MspInit+0x60>)
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000656:	bf00      	nop
 8000658:	3714      	adds	r7, #20
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr
 8000660:	40021000 	.word	0x40021000
 8000664:	40010000 	.word	0x40010000

08000668 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b088      	sub	sp, #32
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000670:	f107 0310 	add.w	r3, r7, #16
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a2f      	ldr	r2, [pc, #188]	; (8000740 <HAL_UART_MspInit+0xd8>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d157      	bne.n	8000738 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000688:	4b2e      	ldr	r3, [pc, #184]	; (8000744 <HAL_UART_MspInit+0xdc>)
 800068a:	69db      	ldr	r3, [r3, #28]
 800068c:	4a2d      	ldr	r2, [pc, #180]	; (8000744 <HAL_UART_MspInit+0xdc>)
 800068e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000692:	61d3      	str	r3, [r2, #28]
 8000694:	4b2b      	ldr	r3, [pc, #172]	; (8000744 <HAL_UART_MspInit+0xdc>)
 8000696:	69db      	ldr	r3, [r3, #28]
 8000698:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800069c:	60fb      	str	r3, [r7, #12]
 800069e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a0:	4b28      	ldr	r3, [pc, #160]	; (8000744 <HAL_UART_MspInit+0xdc>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a27      	ldr	r2, [pc, #156]	; (8000744 <HAL_UART_MspInit+0xdc>)
 80006a6:	f043 0308 	orr.w	r3, r3, #8
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b25      	ldr	r3, [pc, #148]	; (8000744 <HAL_UART_MspInit+0xdc>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0308 	and.w	r3, r3, #8
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006be:	2302      	movs	r3, #2
 80006c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c2:	2303      	movs	r3, #3
 80006c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c6:	f107 0310 	add.w	r3, r7, #16
 80006ca:	4619      	mov	r1, r3
 80006cc:	481e      	ldr	r0, [pc, #120]	; (8000748 <HAL_UART_MspInit+0xe0>)
 80006ce:	f000 fc4f 	bl	8000f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e0:	f107 0310 	add.w	r3, r7, #16
 80006e4:	4619      	mov	r1, r3
 80006e6:	4818      	ldr	r0, [pc, #96]	; (8000748 <HAL_UART_MspInit+0xe0>)
 80006e8:	f000 fc42 	bl	8000f70 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <HAL_UART_MspInit+0xe4>)
 80006ee:	4a18      	ldr	r2, [pc, #96]	; (8000750 <HAL_UART_MspInit+0xe8>)
 80006f0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <HAL_UART_MspInit+0xe4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <HAL_UART_MspInit+0xe4>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <HAL_UART_MspInit+0xe4>)
 8000700:	2280      	movs	r2, #128	; 0x80
 8000702:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <HAL_UART_MspInit+0xe4>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800070a:	4b10      	ldr	r3, [pc, #64]	; (800074c <HAL_UART_MspInit+0xe4>)
 800070c:	2200      	movs	r2, #0
 800070e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000710:	4b0e      	ldr	r3, [pc, #56]	; (800074c <HAL_UART_MspInit+0xe4>)
 8000712:	2220      	movs	r2, #32
 8000714:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000716:	4b0d      	ldr	r3, [pc, #52]	; (800074c <HAL_UART_MspInit+0xe4>)
 8000718:	2200      	movs	r2, #0
 800071a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800071c:	480b      	ldr	r0, [pc, #44]	; (800074c <HAL_UART_MspInit+0xe4>)
 800071e:	f000 fa39 	bl	8000b94 <HAL_DMA_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000728:	f7ff ff66 	bl	80005f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a07      	ldr	r2, [pc, #28]	; (800074c <HAL_UART_MspInit+0xe4>)
 8000730:	63da      	str	r2, [r3, #60]	; 0x3c
 8000732:	4a06      	ldr	r2, [pc, #24]	; (800074c <HAL_UART_MspInit+0xe4>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000738:	bf00      	nop
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40004800 	.word	0x40004800
 8000744:	40021000 	.word	0x40021000
 8000748:	40010c00 	.word	0x40010c00
 800074c:	200001bc 	.word	0x200001bc
 8000750:	40020030 	.word	0x40020030

08000754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000758:	e7fe      	b.n	8000758 <NMI_Handler+0x4>

0800075a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075a:	b480      	push	{r7}
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800075e:	e7fe      	b.n	800075e <HardFault_Handler+0x4>

08000760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000764:	e7fe      	b.n	8000764 <MemManage_Handler+0x4>

08000766 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076a:	e7fe      	b.n	800076a <BusFault_Handler+0x4>

0800076c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000770:	e7fe      	b.n	8000770 <UsageFault_Handler+0x4>

08000772 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000772:	b480      	push	{r7}
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr

0800077e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800077e:	b480      	push	{r7}
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr

0800078a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800078a:	b480      	push	{r7}
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078e:	bf00      	nop
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr

08000796 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800079a:	f000 f8ad 	bl	80008f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80007a8:	4802      	ldr	r0, [pc, #8]	; (80007b4 <DMA1_Channel3_IRQHandler+0x10>)
 80007aa:	f000 faad 	bl	8000d08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200001bc 	.word	0x200001bc

080007b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c0:	4a14      	ldr	r2, [pc, #80]	; (8000814 <_sbrk+0x5c>)
 80007c2:	4b15      	ldr	r3, [pc, #84]	; (8000818 <_sbrk+0x60>)
 80007c4:	1ad3      	subs	r3, r2, r3
 80007c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007cc:	4b13      	ldr	r3, [pc, #76]	; (800081c <_sbrk+0x64>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d102      	bne.n	80007da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007d4:	4b11      	ldr	r3, [pc, #68]	; (800081c <_sbrk+0x64>)
 80007d6:	4a12      	ldr	r2, [pc, #72]	; (8000820 <_sbrk+0x68>)
 80007d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007da:	4b10      	ldr	r3, [pc, #64]	; (800081c <_sbrk+0x64>)
 80007dc:	681a      	ldr	r2, [r3, #0]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4413      	add	r3, r2
 80007e2:	693a      	ldr	r2, [r7, #16]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d207      	bcs.n	80007f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007e8:	f001 ff1a 	bl	8002620 <__errno>
 80007ec:	4603      	mov	r3, r0
 80007ee:	220c      	movs	r2, #12
 80007f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295
 80007f6:	e009      	b.n	800080c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <_sbrk+0x64>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <_sbrk+0x64>)
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4413      	add	r3, r2
 8000806:	4a05      	ldr	r2, [pc, #20]	; (800081c <_sbrk+0x64>)
 8000808:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800080a:	68fb      	ldr	r3, [r7, #12]
}
 800080c:	4618      	mov	r0, r3
 800080e:	3718      	adds	r7, #24
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20005000 	.word	0x20005000
 8000818:	00000400 	.word	0x00000400
 800081c:	20000250 	.word	0x20000250
 8000820:	20000268 	.word	0x20000268

08000824 <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000824:	480b      	ldr	r0, [pc, #44]	; (8000854 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000826:	490c      	ldr	r1, [pc, #48]	; (8000858 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000828:	4a0c      	ldr	r2, [pc, #48]	; (800085c <LoopFillZerobss+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800082c:	e002      	b.n	8000834 <LoopCopyDataInit>

0800082e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800082e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000832:	3304      	adds	r3, #4

08000834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000838:	d3f9      	bcc.n	800082e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083a:	4a09      	ldr	r2, [pc, #36]	; (8000860 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800083c:	4c09      	ldr	r4, [pc, #36]	; (8000864 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000840:	e001      	b.n	8000846 <LoopFillZerobss>

08000842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000844:	3204      	adds	r2, #4

08000846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000848:	d3fb      	bcc.n	8000842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084a:	f001 feef 	bl	800262c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800084e:	f7ff fddd 	bl	800040c <main>
  bx lr
 8000852:	4770      	bx	lr
  ldr r0, =_sdata
 8000854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000858:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800085c:	08003d18 	.word	0x08003d18
  ldr r2, =_sbss
 8000860:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000864:	20000268 	.word	0x20000268

08000868 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000868:	e7fe      	b.n	8000868 <ADC1_2_IRQHandler>
	...

0800086c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000870:	4b08      	ldr	r3, [pc, #32]	; (8000894 <HAL_Init+0x28>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a07      	ldr	r2, [pc, #28]	; (8000894 <HAL_Init+0x28>)
 8000876:	f043 0310 	orr.w	r3, r3, #16
 800087a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800087c:	2003      	movs	r0, #3
 800087e:	f000 f947 	bl	8000b10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000882:	200f      	movs	r0, #15
 8000884:	f000 f808 	bl	8000898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000888:	f7ff febc 	bl	8000604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40022000 	.word	0x40022000

08000898 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <HAL_InitTick+0x54>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_InitTick+0x58>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	4619      	mov	r1, r3
 80008aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80008b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 f95f 	bl	8000b7a <HAL_SYSTICK_Config>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e00e      	b.n	80008e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2b0f      	cmp	r3, #15
 80008ca:	d80a      	bhi.n	80008e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008cc:	2200      	movs	r2, #0
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	f04f 30ff 	mov.w	r0, #4294967295
 80008d4:	f000 f927 	bl	8000b26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008d8:	4a06      	ldr	r2, [pc, #24]	; (80008f4 <HAL_InitTick+0x5c>)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008de:	2300      	movs	r3, #0
 80008e0:	e000      	b.n	80008e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008e2:	2301      	movs	r3, #1
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000008 	.word	0x20000008
 80008f0:	20000010 	.word	0x20000010
 80008f4:	2000000c 	.word	0x2000000c

080008f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008fc:	4b05      	ldr	r3, [pc, #20]	; (8000914 <HAL_IncTick+0x1c>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	461a      	mov	r2, r3
 8000902:	4b05      	ldr	r3, [pc, #20]	; (8000918 <HAL_IncTick+0x20>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4413      	add	r3, r2
 8000908:	4a03      	ldr	r2, [pc, #12]	; (8000918 <HAL_IncTick+0x20>)
 800090a:	6013      	str	r3, [r2, #0]
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr
 8000914:	20000010 	.word	0x20000010
 8000918:	20000254 	.word	0x20000254

0800091c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  return uwTick;
 8000920:	4b02      	ldr	r3, [pc, #8]	; (800092c <HAL_GetTick+0x10>)
 8000922:	681b      	ldr	r3, [r3, #0]
}
 8000924:	4618      	mov	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr
 800092c:	20000254 	.word	0x20000254

08000930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000938:	f7ff fff0 	bl	800091c <HAL_GetTick>
 800093c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000948:	d005      	beq.n	8000956 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800094a:	4b0a      	ldr	r3, [pc, #40]	; (8000974 <HAL_Delay+0x44>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	461a      	mov	r2, r3
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	4413      	add	r3, r2
 8000954:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000956:	bf00      	nop
 8000958:	f7ff ffe0 	bl	800091c <HAL_GetTick>
 800095c:	4602      	mov	r2, r0
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	429a      	cmp	r2, r3
 8000966:	d8f7      	bhi.n	8000958 <HAL_Delay+0x28>
  {
  }
}
 8000968:	bf00      	nop
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20000010 	.word	0x20000010

08000978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f003 0307 	and.w	r3, r3, #7
 8000986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <__NVIC_SetPriorityGrouping+0x44>)
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800098e:	68ba      	ldr	r2, [r7, #8]
 8000990:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000994:	4013      	ands	r3, r2
 8000996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009aa:	4a04      	ldr	r2, [pc, #16]	; (80009bc <__NVIC_SetPriorityGrouping+0x44>)
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	60d3      	str	r3, [r2, #12]
}
 80009b0:	bf00      	nop
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009c4:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <__NVIC_GetPriorityGrouping+0x18>)
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	0a1b      	lsrs	r3, r3, #8
 80009ca:	f003 0307 	and.w	r3, r3, #7
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bc80      	pop	{r7}
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	e000ed00 	.word	0xe000ed00

080009dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	db0b      	blt.n	8000a06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	f003 021f 	and.w	r2, r3, #31
 80009f4:	4906      	ldr	r1, [pc, #24]	; (8000a10 <__NVIC_EnableIRQ+0x34>)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	095b      	lsrs	r3, r3, #5
 80009fc:	2001      	movs	r0, #1
 80009fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	e000e100 	.word	0xe000e100

08000a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	6039      	str	r1, [r7, #0]
 8000a1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	db0a      	blt.n	8000a3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	b2da      	uxtb	r2, r3
 8000a2c:	490c      	ldr	r1, [pc, #48]	; (8000a60 <__NVIC_SetPriority+0x4c>)
 8000a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a32:	0112      	lsls	r2, r2, #4
 8000a34:	b2d2      	uxtb	r2, r2
 8000a36:	440b      	add	r3, r1
 8000a38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a3c:	e00a      	b.n	8000a54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	4908      	ldr	r1, [pc, #32]	; (8000a64 <__NVIC_SetPriority+0x50>)
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	f003 030f 	and.w	r3, r3, #15
 8000a4a:	3b04      	subs	r3, #4
 8000a4c:	0112      	lsls	r2, r2, #4
 8000a4e:	b2d2      	uxtb	r2, r2
 8000a50:	440b      	add	r3, r1
 8000a52:	761a      	strb	r2, [r3, #24]
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bc80      	pop	{r7}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000e100 	.word	0xe000e100
 8000a64:	e000ed00 	.word	0xe000ed00

08000a68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b089      	sub	sp, #36	; 0x24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	60b9      	str	r1, [r7, #8]
 8000a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f003 0307 	and.w	r3, r3, #7
 8000a7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	f1c3 0307 	rsb	r3, r3, #7
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	bf28      	it	cs
 8000a86:	2304      	movcs	r3, #4
 8000a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	2b06      	cmp	r3, #6
 8000a90:	d902      	bls.n	8000a98 <NVIC_EncodePriority+0x30>
 8000a92:	69fb      	ldr	r3, [r7, #28]
 8000a94:	3b03      	subs	r3, #3
 8000a96:	e000      	b.n	8000a9a <NVIC_EncodePriority+0x32>
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	43da      	mvns	r2, r3
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	401a      	ands	r2, r3
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aba:	43d9      	mvns	r1, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac0:	4313      	orrs	r3, r2
         );
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3724      	adds	r7, #36	; 0x24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr

08000acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000adc:	d301      	bcc.n	8000ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e00f      	b.n	8000b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <SysTick_Config+0x40>)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aea:	210f      	movs	r1, #15
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	f7ff ff90 	bl	8000a14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <SysTick_Config+0x40>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000afa:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <SysTick_Config+0x40>)
 8000afc:	2207      	movs	r2, #7
 8000afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	e000e010 	.word	0xe000e010

08000b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff ff2d 	bl	8000978 <__NVIC_SetPriorityGrouping>
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
 8000b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b38:	f7ff ff42 	bl	80009c0 <__NVIC_GetPriorityGrouping>
 8000b3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	6978      	ldr	r0, [r7, #20]
 8000b44:	f7ff ff90 	bl	8000a68 <NVIC_EncodePriority>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff5f 	bl	8000a14 <__NVIC_SetPriority>
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	4603      	mov	r3, r0
 8000b66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff ff35 	bl	80009dc <__NVIC_EnableIRQ>
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b082      	sub	sp, #8
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f7ff ffa2 	bl	8000acc <SysTick_Config>
 8000b88:	4603      	mov	r3, r0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d101      	bne.n	8000baa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e043      	b.n	8000c32 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	461a      	mov	r2, r3
 8000bb0:	4b22      	ldr	r3, [pc, #136]	; (8000c3c <HAL_DMA_Init+0xa8>)
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a22      	ldr	r2, [pc, #136]	; (8000c40 <HAL_DMA_Init+0xac>)
 8000bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bba:	091b      	lsrs	r3, r3, #4
 8000bbc:	009a      	lsls	r2, r3, #2
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a1f      	ldr	r2, [pc, #124]	; (8000c44 <HAL_DMA_Init+0xb0>)
 8000bc6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2202      	movs	r2, #2
 8000bcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000bde:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000be2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	68db      	ldr	r3, [r3, #12]
 8000bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000c0c:	68fa      	ldr	r2, [r7, #12]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2201      	movs	r2, #1
 8000c24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000c30:	2300      	movs	r3, #0
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr
 8000c3c:	bffdfff8 	.word	0xbffdfff8
 8000c40:	cccccccd 	.word	0xcccccccd
 8000c44:	40020000 	.word	0x40020000

08000c48 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
 8000c54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c56:	2300      	movs	r3, #0
 8000c58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d101      	bne.n	8000c68 <HAL_DMA_Start_IT+0x20>
 8000c64:	2302      	movs	r3, #2
 8000c66:	e04b      	b.n	8000d00 <HAL_DMA_Start_IT+0xb8>
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d13a      	bne.n	8000cf2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2202      	movs	r2, #2
 8000c80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	2200      	movs	r2, #0
 8000c88:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f022 0201 	bic.w	r2, r2, #1
 8000c98:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	68b9      	ldr	r1, [r7, #8]
 8000ca0:	68f8      	ldr	r0, [r7, #12]
 8000ca2:	f000 f937 	bl	8000f14 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d008      	beq.n	8000cc0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f042 020e 	orr.w	r2, r2, #14
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	e00f      	b.n	8000ce0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f022 0204 	bic.w	r2, r2, #4
 8000cce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f042 020a 	orr.w	r2, r2, #10
 8000cde:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f042 0201 	orr.w	r2, r2, #1
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	e005      	b.n	8000cfe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d24:	2204      	movs	r2, #4
 8000d26:	409a      	lsls	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d04f      	beq.n	8000dd0 <HAL_DMA_IRQHandler+0xc8>
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	f003 0304 	and.w	r3, r3, #4
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d04a      	beq.n	8000dd0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f003 0320 	and.w	r3, r3, #32
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d107      	bne.n	8000d58 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f022 0204 	bic.w	r2, r2, #4
 8000d56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a66      	ldr	r2, [pc, #408]	; (8000ef8 <HAL_DMA_IRQHandler+0x1f0>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d029      	beq.n	8000db6 <HAL_DMA_IRQHandler+0xae>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a65      	ldr	r2, [pc, #404]	; (8000efc <HAL_DMA_IRQHandler+0x1f4>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d022      	beq.n	8000db2 <HAL_DMA_IRQHandler+0xaa>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a63      	ldr	r2, [pc, #396]	; (8000f00 <HAL_DMA_IRQHandler+0x1f8>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d01a      	beq.n	8000dac <HAL_DMA_IRQHandler+0xa4>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a62      	ldr	r2, [pc, #392]	; (8000f04 <HAL_DMA_IRQHandler+0x1fc>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d012      	beq.n	8000da6 <HAL_DMA_IRQHandler+0x9e>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a60      	ldr	r2, [pc, #384]	; (8000f08 <HAL_DMA_IRQHandler+0x200>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d00a      	beq.n	8000da0 <HAL_DMA_IRQHandler+0x98>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a5f      	ldr	r2, [pc, #380]	; (8000f0c <HAL_DMA_IRQHandler+0x204>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d102      	bne.n	8000d9a <HAL_DMA_IRQHandler+0x92>
 8000d94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d98:	e00e      	b.n	8000db8 <HAL_DMA_IRQHandler+0xb0>
 8000d9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000d9e:	e00b      	b.n	8000db8 <HAL_DMA_IRQHandler+0xb0>
 8000da0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000da4:	e008      	b.n	8000db8 <HAL_DMA_IRQHandler+0xb0>
 8000da6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000daa:	e005      	b.n	8000db8 <HAL_DMA_IRQHandler+0xb0>
 8000dac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000db0:	e002      	b.n	8000db8 <HAL_DMA_IRQHandler+0xb0>
 8000db2:	2340      	movs	r3, #64	; 0x40
 8000db4:	e000      	b.n	8000db8 <HAL_DMA_IRQHandler+0xb0>
 8000db6:	2304      	movs	r3, #4
 8000db8:	4a55      	ldr	r2, [pc, #340]	; (8000f10 <HAL_DMA_IRQHandler+0x208>)
 8000dba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f000 8094 	beq.w	8000eee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000dce:	e08e      	b.n	8000eee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	409a      	lsls	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d056      	beq.n	8000e8e <HAL_DMA_IRQHandler+0x186>
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d051      	beq.n	8000e8e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0320 	and.w	r3, r3, #32
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d10b      	bne.n	8000e10 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f022 020a 	bic.w	r2, r2, #10
 8000e06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a38      	ldr	r2, [pc, #224]	; (8000ef8 <HAL_DMA_IRQHandler+0x1f0>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d029      	beq.n	8000e6e <HAL_DMA_IRQHandler+0x166>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a37      	ldr	r2, [pc, #220]	; (8000efc <HAL_DMA_IRQHandler+0x1f4>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d022      	beq.n	8000e6a <HAL_DMA_IRQHandler+0x162>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a35      	ldr	r2, [pc, #212]	; (8000f00 <HAL_DMA_IRQHandler+0x1f8>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d01a      	beq.n	8000e64 <HAL_DMA_IRQHandler+0x15c>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a34      	ldr	r2, [pc, #208]	; (8000f04 <HAL_DMA_IRQHandler+0x1fc>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d012      	beq.n	8000e5e <HAL_DMA_IRQHandler+0x156>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a32      	ldr	r2, [pc, #200]	; (8000f08 <HAL_DMA_IRQHandler+0x200>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d00a      	beq.n	8000e58 <HAL_DMA_IRQHandler+0x150>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a31      	ldr	r2, [pc, #196]	; (8000f0c <HAL_DMA_IRQHandler+0x204>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d102      	bne.n	8000e52 <HAL_DMA_IRQHandler+0x14a>
 8000e4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e50:	e00e      	b.n	8000e70 <HAL_DMA_IRQHandler+0x168>
 8000e52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e56:	e00b      	b.n	8000e70 <HAL_DMA_IRQHandler+0x168>
 8000e58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e5c:	e008      	b.n	8000e70 <HAL_DMA_IRQHandler+0x168>
 8000e5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e62:	e005      	b.n	8000e70 <HAL_DMA_IRQHandler+0x168>
 8000e64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e68:	e002      	b.n	8000e70 <HAL_DMA_IRQHandler+0x168>
 8000e6a:	2320      	movs	r3, #32
 8000e6c:	e000      	b.n	8000e70 <HAL_DMA_IRQHandler+0x168>
 8000e6e:	2302      	movs	r3, #2
 8000e70:	4a27      	ldr	r2, [pc, #156]	; (8000f10 <HAL_DMA_IRQHandler+0x208>)
 8000e72:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2200      	movs	r2, #0
 8000e78:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d034      	beq.n	8000eee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000e8c:	e02f      	b.n	8000eee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e92:	2208      	movs	r2, #8
 8000e94:	409a      	lsls	r2, r3
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d028      	beq.n	8000ef0 <HAL_DMA_IRQHandler+0x1e8>
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	f003 0308 	and.w	r3, r3, #8
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d023      	beq.n	8000ef0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f022 020e 	bic.w	r2, r2, #14
 8000eb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ec6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2201      	movs	r2, #1
 8000ecc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d004      	beq.n	8000ef0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	4798      	blx	r3
    }
  }
  return;
 8000eee:	bf00      	nop
 8000ef0:	bf00      	nop
}
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40020008 	.word	0x40020008
 8000efc:	4002001c 	.word	0x4002001c
 8000f00:	40020030 	.word	0x40020030
 8000f04:	40020044 	.word	0x40020044
 8000f08:	40020058 	.word	0x40020058
 8000f0c:	4002006c 	.word	0x4002006c
 8000f10:	40020000 	.word	0x40020000

08000f14 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
 8000f20:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	683a      	ldr	r2, [r7, #0]
 8000f38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	2b10      	cmp	r3, #16
 8000f40:	d108      	bne.n	8000f54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f52:	e007      	b.n	8000f64 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	68ba      	ldr	r2, [r7, #8]
 8000f5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	60da      	str	r2, [r3, #12]
}
 8000f64:	bf00      	nop
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr
	...

08000f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b08b      	sub	sp, #44	; 0x2c
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f82:	e169      	b.n	8001258 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f84:	2201      	movs	r2, #1
 8000f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	69fa      	ldr	r2, [r7, #28]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	f040 8158 	bne.w	8001252 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	4a9a      	ldr	r2, [pc, #616]	; (8001210 <HAL_GPIO_Init+0x2a0>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d05e      	beq.n	800106a <HAL_GPIO_Init+0xfa>
 8000fac:	4a98      	ldr	r2, [pc, #608]	; (8001210 <HAL_GPIO_Init+0x2a0>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d875      	bhi.n	800109e <HAL_GPIO_Init+0x12e>
 8000fb2:	4a98      	ldr	r2, [pc, #608]	; (8001214 <HAL_GPIO_Init+0x2a4>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d058      	beq.n	800106a <HAL_GPIO_Init+0xfa>
 8000fb8:	4a96      	ldr	r2, [pc, #600]	; (8001214 <HAL_GPIO_Init+0x2a4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d86f      	bhi.n	800109e <HAL_GPIO_Init+0x12e>
 8000fbe:	4a96      	ldr	r2, [pc, #600]	; (8001218 <HAL_GPIO_Init+0x2a8>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d052      	beq.n	800106a <HAL_GPIO_Init+0xfa>
 8000fc4:	4a94      	ldr	r2, [pc, #592]	; (8001218 <HAL_GPIO_Init+0x2a8>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d869      	bhi.n	800109e <HAL_GPIO_Init+0x12e>
 8000fca:	4a94      	ldr	r2, [pc, #592]	; (800121c <HAL_GPIO_Init+0x2ac>)
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d04c      	beq.n	800106a <HAL_GPIO_Init+0xfa>
 8000fd0:	4a92      	ldr	r2, [pc, #584]	; (800121c <HAL_GPIO_Init+0x2ac>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d863      	bhi.n	800109e <HAL_GPIO_Init+0x12e>
 8000fd6:	4a92      	ldr	r2, [pc, #584]	; (8001220 <HAL_GPIO_Init+0x2b0>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d046      	beq.n	800106a <HAL_GPIO_Init+0xfa>
 8000fdc:	4a90      	ldr	r2, [pc, #576]	; (8001220 <HAL_GPIO_Init+0x2b0>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d85d      	bhi.n	800109e <HAL_GPIO_Init+0x12e>
 8000fe2:	2b12      	cmp	r3, #18
 8000fe4:	d82a      	bhi.n	800103c <HAL_GPIO_Init+0xcc>
 8000fe6:	2b12      	cmp	r3, #18
 8000fe8:	d859      	bhi.n	800109e <HAL_GPIO_Init+0x12e>
 8000fea:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <HAL_GPIO_Init+0x80>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	0800106b 	.word	0x0800106b
 8000ff4:	08001045 	.word	0x08001045
 8000ff8:	08001057 	.word	0x08001057
 8000ffc:	08001099 	.word	0x08001099
 8001000:	0800109f 	.word	0x0800109f
 8001004:	0800109f 	.word	0x0800109f
 8001008:	0800109f 	.word	0x0800109f
 800100c:	0800109f 	.word	0x0800109f
 8001010:	0800109f 	.word	0x0800109f
 8001014:	0800109f 	.word	0x0800109f
 8001018:	0800109f 	.word	0x0800109f
 800101c:	0800109f 	.word	0x0800109f
 8001020:	0800109f 	.word	0x0800109f
 8001024:	0800109f 	.word	0x0800109f
 8001028:	0800109f 	.word	0x0800109f
 800102c:	0800109f 	.word	0x0800109f
 8001030:	0800109f 	.word	0x0800109f
 8001034:	0800104d 	.word	0x0800104d
 8001038:	08001061 	.word	0x08001061
 800103c:	4a79      	ldr	r2, [pc, #484]	; (8001224 <HAL_GPIO_Init+0x2b4>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d013      	beq.n	800106a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001042:	e02c      	b.n	800109e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	623b      	str	r3, [r7, #32]
          break;
 800104a:	e029      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	3304      	adds	r3, #4
 8001052:	623b      	str	r3, [r7, #32]
          break;
 8001054:	e024      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	3308      	adds	r3, #8
 800105c:	623b      	str	r3, [r7, #32]
          break;
 800105e:	e01f      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	330c      	adds	r3, #12
 8001066:	623b      	str	r3, [r7, #32]
          break;
 8001068:	e01a      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d102      	bne.n	8001078 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001072:	2304      	movs	r3, #4
 8001074:	623b      	str	r3, [r7, #32]
          break;
 8001076:	e013      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d105      	bne.n	800108c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001080:	2308      	movs	r3, #8
 8001082:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69fa      	ldr	r2, [r7, #28]
 8001088:	611a      	str	r2, [r3, #16]
          break;
 800108a:	e009      	b.n	80010a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800108c:	2308      	movs	r3, #8
 800108e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	69fa      	ldr	r2, [r7, #28]
 8001094:	615a      	str	r2, [r3, #20]
          break;
 8001096:	e003      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001098:	2300      	movs	r3, #0
 800109a:	623b      	str	r3, [r7, #32]
          break;
 800109c:	e000      	b.n	80010a0 <HAL_GPIO_Init+0x130>
          break;
 800109e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2bff      	cmp	r3, #255	; 0xff
 80010a4:	d801      	bhi.n	80010aa <HAL_GPIO_Init+0x13a>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	e001      	b.n	80010ae <HAL_GPIO_Init+0x13e>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3304      	adds	r3, #4
 80010ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	2bff      	cmp	r3, #255	; 0xff
 80010b4:	d802      	bhi.n	80010bc <HAL_GPIO_Init+0x14c>
 80010b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	e002      	b.n	80010c2 <HAL_GPIO_Init+0x152>
 80010bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010be:	3b08      	subs	r3, #8
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	210f      	movs	r1, #15
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	fa01 f303 	lsl.w	r3, r1, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	401a      	ands	r2, r3
 80010d4:	6a39      	ldr	r1, [r7, #32]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	fa01 f303 	lsl.w	r3, r1, r3
 80010dc:	431a      	orrs	r2, r3
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f000 80b1 	beq.w	8001252 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010f0:	4b4d      	ldr	r3, [pc, #308]	; (8001228 <HAL_GPIO_Init+0x2b8>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a4c      	ldr	r2, [pc, #304]	; (8001228 <HAL_GPIO_Init+0x2b8>)
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b4a      	ldr	r3, [pc, #296]	; (8001228 <HAL_GPIO_Init+0x2b8>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001108:	4a48      	ldr	r2, [pc, #288]	; (800122c <HAL_GPIO_Init+0x2bc>)
 800110a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3302      	adds	r3, #2
 8001110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001114:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	220f      	movs	r2, #15
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	4013      	ands	r3, r2
 800112a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a40      	ldr	r2, [pc, #256]	; (8001230 <HAL_GPIO_Init+0x2c0>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d013      	beq.n	800115c <HAL_GPIO_Init+0x1ec>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a3f      	ldr	r2, [pc, #252]	; (8001234 <HAL_GPIO_Init+0x2c4>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d00d      	beq.n	8001158 <HAL_GPIO_Init+0x1e8>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a3e      	ldr	r2, [pc, #248]	; (8001238 <HAL_GPIO_Init+0x2c8>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d007      	beq.n	8001154 <HAL_GPIO_Init+0x1e4>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a3d      	ldr	r2, [pc, #244]	; (800123c <HAL_GPIO_Init+0x2cc>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d101      	bne.n	8001150 <HAL_GPIO_Init+0x1e0>
 800114c:	2303      	movs	r3, #3
 800114e:	e006      	b.n	800115e <HAL_GPIO_Init+0x1ee>
 8001150:	2304      	movs	r3, #4
 8001152:	e004      	b.n	800115e <HAL_GPIO_Init+0x1ee>
 8001154:	2302      	movs	r3, #2
 8001156:	e002      	b.n	800115e <HAL_GPIO_Init+0x1ee>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <HAL_GPIO_Init+0x1ee>
 800115c:	2300      	movs	r3, #0
 800115e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001160:	f002 0203 	and.w	r2, r2, #3
 8001164:	0092      	lsls	r2, r2, #2
 8001166:	4093      	lsls	r3, r2
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	4313      	orrs	r3, r2
 800116c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800116e:	492f      	ldr	r1, [pc, #188]	; (800122c <HAL_GPIO_Init+0x2bc>)
 8001170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001172:	089b      	lsrs	r3, r3, #2
 8001174:	3302      	adds	r3, #2
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d006      	beq.n	8001196 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001188:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 800118a:	689a      	ldr	r2, [r3, #8]
 800118c:	492c      	ldr	r1, [pc, #176]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	4313      	orrs	r3, r2
 8001192:	608b      	str	r3, [r1, #8]
 8001194:	e006      	b.n	80011a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001196:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	43db      	mvns	r3, r3
 800119e:	4928      	ldr	r1, [pc, #160]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d006      	beq.n	80011be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80011b0:	4b23      	ldr	r3, [pc, #140]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011b2:	68da      	ldr	r2, [r3, #12]
 80011b4:	4922      	ldr	r1, [pc, #136]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	60cb      	str	r3, [r1, #12]
 80011bc:	e006      	b.n	80011cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011be:	4b20      	ldr	r3, [pc, #128]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011c0:	68da      	ldr	r2, [r3, #12]
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	491e      	ldr	r1, [pc, #120]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011c8:	4013      	ands	r3, r2
 80011ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d006      	beq.n	80011e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	4918      	ldr	r1, [pc, #96]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	604b      	str	r3, [r1, #4]
 80011e4:	e006      	b.n	80011f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011e6:	4b16      	ldr	r3, [pc, #88]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	43db      	mvns	r3, r3
 80011ee:	4914      	ldr	r1, [pc, #80]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 80011f0:	4013      	ands	r3, r2
 80011f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d021      	beq.n	8001244 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	490e      	ldr	r1, [pc, #56]	; (8001240 <HAL_GPIO_Init+0x2d0>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	4313      	orrs	r3, r2
 800120a:	600b      	str	r3, [r1, #0]
 800120c:	e021      	b.n	8001252 <HAL_GPIO_Init+0x2e2>
 800120e:	bf00      	nop
 8001210:	10320000 	.word	0x10320000
 8001214:	10310000 	.word	0x10310000
 8001218:	10220000 	.word	0x10220000
 800121c:	10210000 	.word	0x10210000
 8001220:	10120000 	.word	0x10120000
 8001224:	10110000 	.word	0x10110000
 8001228:	40021000 	.word	0x40021000
 800122c:	40010000 	.word	0x40010000
 8001230:	40010800 	.word	0x40010800
 8001234:	40010c00 	.word	0x40010c00
 8001238:	40011000 	.word	0x40011000
 800123c:	40011400 	.word	0x40011400
 8001240:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001244:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <HAL_GPIO_Init+0x304>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	43db      	mvns	r3, r3
 800124c:	4909      	ldr	r1, [pc, #36]	; (8001274 <HAL_GPIO_Init+0x304>)
 800124e:	4013      	ands	r3, r2
 8001250:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001254:	3301      	adds	r3, #1
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125e:	fa22 f303 	lsr.w	r3, r2, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	f47f ae8e 	bne.w	8000f84 <HAL_GPIO_Init+0x14>
  }
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	372c      	adds	r7, #44	; 0x2c
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	40010400 	.word	0x40010400

08001278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	807b      	strh	r3, [r7, #2]
 8001284:	4613      	mov	r3, r2
 8001286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001288:	787b      	ldrb	r3, [r7, #1]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800128e:	887a      	ldrh	r2, [r7, #2]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001294:	e003      	b.n	800129e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001296:	887b      	ldrh	r3, [r7, #2]
 8001298:	041a      	lsls	r2, r3, #16
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	611a      	str	r2, [r3, #16]
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr

080012a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012ba:	887a      	ldrh	r2, [r7, #2]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4013      	ands	r3, r2
 80012c0:	041a      	lsls	r2, r3, #16
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	43d9      	mvns	r1, r3
 80012c6:	887b      	ldrh	r3, [r7, #2]
 80012c8:	400b      	ands	r3, r1
 80012ca:	431a      	orrs	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	611a      	str	r2, [r3, #16]
}
 80012d0:	bf00      	nop
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bc80      	pop	{r7}
 80012d8:	4770      	bx	lr
	...

080012dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e272      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f000 8087 	beq.w	800140a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012fc:	4b92      	ldr	r3, [pc, #584]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 030c 	and.w	r3, r3, #12
 8001304:	2b04      	cmp	r3, #4
 8001306:	d00c      	beq.n	8001322 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001308:	4b8f      	ldr	r3, [pc, #572]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f003 030c 	and.w	r3, r3, #12
 8001310:	2b08      	cmp	r3, #8
 8001312:	d112      	bne.n	800133a <HAL_RCC_OscConfig+0x5e>
 8001314:	4b8c      	ldr	r3, [pc, #560]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800131c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001320:	d10b      	bne.n	800133a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001322:	4b89      	ldr	r3, [pc, #548]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d06c      	beq.n	8001408 <HAL_RCC_OscConfig+0x12c>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d168      	bne.n	8001408 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e24c      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001342:	d106      	bne.n	8001352 <HAL_RCC_OscConfig+0x76>
 8001344:	4b80      	ldr	r3, [pc, #512]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a7f      	ldr	r2, [pc, #508]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800134a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	e02e      	b.n	80013b0 <HAL_RCC_OscConfig+0xd4>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d10c      	bne.n	8001374 <HAL_RCC_OscConfig+0x98>
 800135a:	4b7b      	ldr	r3, [pc, #492]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a7a      	ldr	r2, [pc, #488]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	4b78      	ldr	r3, [pc, #480]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a77      	ldr	r2, [pc, #476]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800136c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001370:	6013      	str	r3, [r2, #0]
 8001372:	e01d      	b.n	80013b0 <HAL_RCC_OscConfig+0xd4>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800137c:	d10c      	bne.n	8001398 <HAL_RCC_OscConfig+0xbc>
 800137e:	4b72      	ldr	r3, [pc, #456]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a71      	ldr	r2, [pc, #452]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001384:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001388:	6013      	str	r3, [r2, #0]
 800138a:	4b6f      	ldr	r3, [pc, #444]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a6e      	ldr	r2, [pc, #440]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001394:	6013      	str	r3, [r2, #0]
 8001396:	e00b      	b.n	80013b0 <HAL_RCC_OscConfig+0xd4>
 8001398:	4b6b      	ldr	r3, [pc, #428]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a6a      	ldr	r2, [pc, #424]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800139e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013a2:	6013      	str	r3, [r2, #0]
 80013a4:	4b68      	ldr	r3, [pc, #416]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a67      	ldr	r2, [pc, #412]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80013aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d013      	beq.n	80013e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fab0 	bl	800091c <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c0:	f7ff faac 	bl	800091c <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b64      	cmp	r3, #100	; 0x64
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e200      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d2:	4b5d      	ldr	r3, [pc, #372]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d0f0      	beq.n	80013c0 <HAL_RCC_OscConfig+0xe4>
 80013de:	e014      	b.n	800140a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e0:	f7ff fa9c 	bl	800091c <HAL_GetTick>
 80013e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013e6:	e008      	b.n	80013fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013e8:	f7ff fa98 	bl	800091c <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b64      	cmp	r3, #100	; 0x64
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e1ec      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fa:	4b53      	ldr	r3, [pc, #332]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1f0      	bne.n	80013e8 <HAL_RCC_OscConfig+0x10c>
 8001406:	e000      	b.n	800140a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	2b00      	cmp	r3, #0
 8001414:	d063      	beq.n	80014de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001416:	4b4c      	ldr	r3, [pc, #304]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f003 030c 	and.w	r3, r3, #12
 800141e:	2b00      	cmp	r3, #0
 8001420:	d00b      	beq.n	800143a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001422:	4b49      	ldr	r3, [pc, #292]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f003 030c 	and.w	r3, r3, #12
 800142a:	2b08      	cmp	r3, #8
 800142c:	d11c      	bne.n	8001468 <HAL_RCC_OscConfig+0x18c>
 800142e:	4b46      	ldr	r3, [pc, #280]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d116      	bne.n	8001468 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143a:	4b43      	ldr	r3, [pc, #268]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d005      	beq.n	8001452 <HAL_RCC_OscConfig+0x176>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	691b      	ldr	r3, [r3, #16]
 800144a:	2b01      	cmp	r3, #1
 800144c:	d001      	beq.n	8001452 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e1c0      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001452:	4b3d      	ldr	r3, [pc, #244]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	4939      	ldr	r1, [pc, #228]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001462:	4313      	orrs	r3, r2
 8001464:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001466:	e03a      	b.n	80014de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d020      	beq.n	80014b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001470:	4b36      	ldr	r3, [pc, #216]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001472:	2201      	movs	r2, #1
 8001474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001476:	f7ff fa51 	bl	800091c <HAL_GetTick>
 800147a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147c:	e008      	b.n	8001490 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800147e:	f7ff fa4d 	bl	800091c <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e1a1      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001490:	4b2d      	ldr	r3, [pc, #180]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0f0      	beq.n	800147e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149c:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	4927      	ldr	r1, [pc, #156]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	600b      	str	r3, [r1, #0]
 80014b0:	e015      	b.n	80014de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b2:	4b26      	ldr	r3, [pc, #152]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b8:	f7ff fa30 	bl	800091c <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c0:	f7ff fa2c 	bl	800091c <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e180      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d2:	4b1d      	ldr	r3, [pc, #116]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1f0      	bne.n	80014c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0308 	and.w	r3, r3, #8
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d03a      	beq.n	8001560 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d019      	beq.n	8001526 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f2:	4b17      	ldr	r3, [pc, #92]	; (8001550 <HAL_RCC_OscConfig+0x274>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f8:	f7ff fa10 	bl	800091c <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001500:	f7ff fa0c 	bl	800091c <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b02      	cmp	r3, #2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e160      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <HAL_RCC_OscConfig+0x26c>)
 8001514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f0      	beq.n	8001500 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800151e:	2001      	movs	r0, #1
 8001520:	f000 face 	bl	8001ac0 <RCC_Delay>
 8001524:	e01c      	b.n	8001560 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001526:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <HAL_RCC_OscConfig+0x274>)
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152c:	f7ff f9f6 	bl	800091c <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001532:	e00f      	b.n	8001554 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001534:	f7ff f9f2 	bl	800091c <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d908      	bls.n	8001554 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e146      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
 8001546:	bf00      	nop
 8001548:	40021000 	.word	0x40021000
 800154c:	42420000 	.word	0x42420000
 8001550:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001554:	4b92      	ldr	r3, [pc, #584]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1e9      	bne.n	8001534 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 80a6 	beq.w	80016ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001572:	4b8b      	ldr	r3, [pc, #556]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10d      	bne.n	800159a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	4b88      	ldr	r3, [pc, #544]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	4a87      	ldr	r2, [pc, #540]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001588:	61d3      	str	r3, [r2, #28]
 800158a:	4b85      	ldr	r3, [pc, #532]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001596:	2301      	movs	r3, #1
 8001598:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159a:	4b82      	ldr	r3, [pc, #520]	; (80017a4 <HAL_RCC_OscConfig+0x4c8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d118      	bne.n	80015d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a6:	4b7f      	ldr	r3, [pc, #508]	; (80017a4 <HAL_RCC_OscConfig+0x4c8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a7e      	ldr	r2, [pc, #504]	; (80017a4 <HAL_RCC_OscConfig+0x4c8>)
 80015ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b2:	f7ff f9b3 	bl	800091c <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ba:	f7ff f9af 	bl	800091c <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b64      	cmp	r3, #100	; 0x64
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e103      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015cc:	4b75      	ldr	r3, [pc, #468]	; (80017a4 <HAL_RCC_OscConfig+0x4c8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d106      	bne.n	80015ee <HAL_RCC_OscConfig+0x312>
 80015e0:	4b6f      	ldr	r3, [pc, #444]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	4a6e      	ldr	r2, [pc, #440]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	6213      	str	r3, [r2, #32]
 80015ec:	e02d      	b.n	800164a <HAL_RCC_OscConfig+0x36e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d10c      	bne.n	8001610 <HAL_RCC_OscConfig+0x334>
 80015f6:	4b6a      	ldr	r3, [pc, #424]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80015f8:	6a1b      	ldr	r3, [r3, #32]
 80015fa:	4a69      	ldr	r2, [pc, #420]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80015fc:	f023 0301 	bic.w	r3, r3, #1
 8001600:	6213      	str	r3, [r2, #32]
 8001602:	4b67      	ldr	r3, [pc, #412]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	4a66      	ldr	r2, [pc, #408]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001608:	f023 0304 	bic.w	r3, r3, #4
 800160c:	6213      	str	r3, [r2, #32]
 800160e:	e01c      	b.n	800164a <HAL_RCC_OscConfig+0x36e>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b05      	cmp	r3, #5
 8001616:	d10c      	bne.n	8001632 <HAL_RCC_OscConfig+0x356>
 8001618:	4b61      	ldr	r3, [pc, #388]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800161a:	6a1b      	ldr	r3, [r3, #32]
 800161c:	4a60      	ldr	r2, [pc, #384]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800161e:	f043 0304 	orr.w	r3, r3, #4
 8001622:	6213      	str	r3, [r2, #32]
 8001624:	4b5e      	ldr	r3, [pc, #376]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	4a5d      	ldr	r2, [pc, #372]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800162a:	f043 0301 	orr.w	r3, r3, #1
 800162e:	6213      	str	r3, [r2, #32]
 8001630:	e00b      	b.n	800164a <HAL_RCC_OscConfig+0x36e>
 8001632:	4b5b      	ldr	r3, [pc, #364]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	6a1b      	ldr	r3, [r3, #32]
 8001636:	4a5a      	ldr	r2, [pc, #360]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001638:	f023 0301 	bic.w	r3, r3, #1
 800163c:	6213      	str	r3, [r2, #32]
 800163e:	4b58      	ldr	r3, [pc, #352]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001640:	6a1b      	ldr	r3, [r3, #32]
 8001642:	4a57      	ldr	r2, [pc, #348]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001644:	f023 0304 	bic.w	r3, r3, #4
 8001648:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d015      	beq.n	800167e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001652:	f7ff f963 	bl	800091c <HAL_GetTick>
 8001656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001658:	e00a      	b.n	8001670 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800165a:	f7ff f95f 	bl	800091c <HAL_GetTick>
 800165e:	4602      	mov	r2, r0
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	f241 3288 	movw	r2, #5000	; 0x1388
 8001668:	4293      	cmp	r3, r2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e0b1      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001670:	4b4b      	ldr	r3, [pc, #300]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0ee      	beq.n	800165a <HAL_RCC_OscConfig+0x37e>
 800167c:	e014      	b.n	80016a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800167e:	f7ff f94d 	bl	800091c <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001684:	e00a      	b.n	800169c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001686:	f7ff f949 	bl	800091c <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	f241 3288 	movw	r2, #5000	; 0x1388
 8001694:	4293      	cmp	r3, r2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e09b      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800169c:	4b40      	ldr	r3, [pc, #256]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1ee      	bne.n	8001686 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80016a8:	7dfb      	ldrb	r3, [r7, #23]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d105      	bne.n	80016ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ae:	4b3c      	ldr	r3, [pc, #240]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	4a3b      	ldr	r2, [pc, #236]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 8087 	beq.w	80017d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016c4:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 030c 	and.w	r3, r3, #12
 80016cc:	2b08      	cmp	r3, #8
 80016ce:	d061      	beq.n	8001794 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d146      	bne.n	8001766 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d8:	4b33      	ldr	r3, [pc, #204]	; (80017a8 <HAL_RCC_OscConfig+0x4cc>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016de:	f7ff f91d 	bl	800091c <HAL_GetTick>
 80016e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e4:	e008      	b.n	80016f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e6:	f7ff f919 	bl	800091c <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e06d      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f8:	4b29      	ldr	r3, [pc, #164]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1f0      	bne.n	80016e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800170c:	d108      	bne.n	8001720 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800170e:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	4921      	ldr	r1, [pc, #132]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800171c:	4313      	orrs	r3, r2
 800171e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001720:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a19      	ldr	r1, [r3, #32]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001730:	430b      	orrs	r3, r1
 8001732:	491b      	ldr	r1, [pc, #108]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001734:	4313      	orrs	r3, r2
 8001736:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001738:	4b1b      	ldr	r3, [pc, #108]	; (80017a8 <HAL_RCC_OscConfig+0x4cc>)
 800173a:	2201      	movs	r2, #1
 800173c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173e:	f7ff f8ed 	bl	800091c <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001746:	f7ff f8e9 	bl	800091c <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e03d      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d0f0      	beq.n	8001746 <HAL_RCC_OscConfig+0x46a>
 8001764:	e035      	b.n	80017d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001766:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <HAL_RCC_OscConfig+0x4cc>)
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176c:	f7ff f8d6 	bl	800091c <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001774:	f7ff f8d2 	bl	800091c <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e026      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001786:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <HAL_RCC_OscConfig+0x4c4>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d1f0      	bne.n	8001774 <HAL_RCC_OscConfig+0x498>
 8001792:	e01e      	b.n	80017d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	69db      	ldr	r3, [r3, #28]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d107      	bne.n	80017ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e019      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40007000 	.word	0x40007000
 80017a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017ac:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <HAL_RCC_OscConfig+0x500>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d106      	bne.n	80017ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d001      	beq.n	80017d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e000      	b.n	80017d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3718      	adds	r7, #24
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40021000 	.word	0x40021000

080017e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0d0      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017f4:	4b6a      	ldr	r3, [pc, #424]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d910      	bls.n	8001824 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001802:	4b67      	ldr	r3, [pc, #412]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f023 0207 	bic.w	r2, r3, #7
 800180a:	4965      	ldr	r1, [pc, #404]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	4313      	orrs	r3, r2
 8001810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001812:	4b63      	ldr	r3, [pc, #396]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d001      	beq.n	8001824 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e0b8      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d020      	beq.n	8001872 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800183c:	4b59      	ldr	r3, [pc, #356]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	4a58      	ldr	r2, [pc, #352]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001842:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001846:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0308 	and.w	r3, r3, #8
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001854:	4b53      	ldr	r3, [pc, #332]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	4a52      	ldr	r2, [pc, #328]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800185a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800185e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001860:	4b50      	ldr	r3, [pc, #320]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	494d      	ldr	r1, [pc, #308]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800186e:	4313      	orrs	r3, r2
 8001870:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	d040      	beq.n	8001900 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d107      	bne.n	8001896 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001886:	4b47      	ldr	r3, [pc, #284]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d115      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e07f      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	2b02      	cmp	r3, #2
 800189c:	d107      	bne.n	80018ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189e:	4b41      	ldr	r3, [pc, #260]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d109      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e073      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ae:	4b3d      	ldr	r3, [pc, #244]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e06b      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018be:	4b39      	ldr	r3, [pc, #228]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f023 0203 	bic.w	r2, r3, #3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	4936      	ldr	r1, [pc, #216]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018d0:	f7ff f824 	bl	800091c <HAL_GetTick>
 80018d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d6:	e00a      	b.n	80018ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d8:	f7ff f820 	bl	800091c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e053      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	4b2d      	ldr	r3, [pc, #180]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f003 020c 	and.w	r2, r3, #12
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d1eb      	bne.n	80018d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001900:	4b27      	ldr	r3, [pc, #156]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	d210      	bcs.n	8001930 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190e:	4b24      	ldr	r3, [pc, #144]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 0207 	bic.w	r2, r3, #7
 8001916:	4922      	ldr	r1, [pc, #136]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	4313      	orrs	r3, r2
 800191c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800191e:	4b20      	ldr	r3, [pc, #128]	; (80019a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	429a      	cmp	r2, r3
 800192a:	d001      	beq.n	8001930 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e032      	b.n	8001996 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	d008      	beq.n	800194e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800193c:	4b19      	ldr	r3, [pc, #100]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	4916      	ldr	r1, [pc, #88]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	4313      	orrs	r3, r2
 800194c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0308 	and.w	r3, r3, #8
 8001956:	2b00      	cmp	r3, #0
 8001958:	d009      	beq.n	800196e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800195a:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	490e      	ldr	r1, [pc, #56]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 800196a:	4313      	orrs	r3, r2
 800196c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800196e:	f000 f821 	bl	80019b4 <HAL_RCC_GetSysClockFreq>
 8001972:	4602      	mov	r2, r0
 8001974:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	091b      	lsrs	r3, r3, #4
 800197a:	f003 030f 	and.w	r3, r3, #15
 800197e:	490a      	ldr	r1, [pc, #40]	; (80019a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001980:	5ccb      	ldrb	r3, [r1, r3]
 8001982:	fa22 f303 	lsr.w	r3, r2, r3
 8001986:	4a09      	ldr	r2, [pc, #36]	; (80019ac <HAL_RCC_ClockConfig+0x1cc>)
 8001988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_RCC_ClockConfig+0x1d0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe ff82 	bl	8000898 <HAL_InitTick>

  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40022000 	.word	0x40022000
 80019a4:	40021000 	.word	0x40021000
 80019a8:	08003b34 	.word	0x08003b34
 80019ac:	20000008 	.word	0x20000008
 80019b0:	2000000c 	.word	0x2000000c

080019b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b087      	sub	sp, #28
 80019b8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
 80019c6:	2300      	movs	r3, #0
 80019c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80019ce:	4b1e      	ldr	r3, [pc, #120]	; (8001a48 <HAL_RCC_GetSysClockFreq+0x94>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f003 030c 	and.w	r3, r3, #12
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d002      	beq.n	80019e4 <HAL_RCC_GetSysClockFreq+0x30>
 80019de:	2b08      	cmp	r3, #8
 80019e0:	d003      	beq.n	80019ea <HAL_RCC_GetSysClockFreq+0x36>
 80019e2:	e027      	b.n	8001a34 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019e4:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <HAL_RCC_GetSysClockFreq+0x98>)
 80019e6:	613b      	str	r3, [r7, #16]
      break;
 80019e8:	e027      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	0c9b      	lsrs	r3, r3, #18
 80019ee:	f003 030f 	and.w	r3, r3, #15
 80019f2:	4a17      	ldr	r2, [pc, #92]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x9c>)
 80019f4:	5cd3      	ldrb	r3, [r2, r3]
 80019f6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d010      	beq.n	8001a24 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a02:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	0c5b      	lsrs	r3, r3, #17
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	4a11      	ldr	r2, [pc, #68]	; (8001a54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001a0e:	5cd3      	ldrb	r3, [r2, r3]
 8001a10:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a0d      	ldr	r2, [pc, #52]	; (8001a4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001a16:	fb03 f202 	mul.w	r2, r3, r2
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	e004      	b.n	8001a2e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001a28:	fb02 f303 	mul.w	r3, r2, r3
 8001a2c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	613b      	str	r3, [r7, #16]
      break;
 8001a32:	e002      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <HAL_RCC_GetSysClockFreq+0x98>)
 8001a36:	613b      	str	r3, [r7, #16]
      break;
 8001a38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a3a:	693b      	ldr	r3, [r7, #16]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	371c      	adds	r7, #28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	007a1200 	.word	0x007a1200
 8001a50:	08003b4c 	.word	0x08003b4c
 8001a54:	08003b5c 	.word	0x08003b5c
 8001a58:	003d0900 	.word	0x003d0900

08001a5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a60:	4b02      	ldr	r3, [pc, #8]	; (8001a6c <HAL_RCC_GetHCLKFreq+0x10>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	20000008 	.word	0x20000008

08001a70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a74:	f7ff fff2 	bl	8001a5c <HAL_RCC_GetHCLKFreq>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	0a1b      	lsrs	r3, r3, #8
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	4903      	ldr	r1, [pc, #12]	; (8001a94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a86:	5ccb      	ldrb	r3, [r1, r3]
 8001a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40021000 	.word	0x40021000
 8001a94:	08003b44 	.word	0x08003b44

08001a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a9c:	f7ff ffde 	bl	8001a5c <HAL_RCC_GetHCLKFreq>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	0adb      	lsrs	r3, r3, #11
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	4903      	ldr	r1, [pc, #12]	; (8001abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001aae:	5ccb      	ldrb	r3, [r1, r3]
 8001ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	08003b44 	.word	0x08003b44

08001ac0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <RCC_Delay+0x34>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <RCC_Delay+0x38>)
 8001ace:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad2:	0a5b      	lsrs	r3, r3, #9
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	fb02 f303 	mul.w	r3, r2, r3
 8001ada:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001adc:	bf00      	nop
  }
  while (Delay --);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	1e5a      	subs	r2, r3, #1
 8001ae2:	60fa      	str	r2, [r7, #12]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1f9      	bne.n	8001adc <RCC_Delay+0x1c>
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr
 8001af4:	20000008 	.word	0x20000008
 8001af8:	10624dd3 	.word	0x10624dd3

08001afc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e042      	b.n	8001b94 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d106      	bne.n	8001b28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7fe fda0 	bl	8000668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2224      	movs	r2, #36	; 0x24
 8001b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68da      	ldr	r2, [r3, #12]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001b3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 fcdf 	bl	8002504 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	695a      	ldr	r2, [r3, #20]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68da      	ldr	r2, [r3, #12]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2220      	movs	r2, #32
 8001b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2220      	movs	r2, #32
 8001b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b08a      	sub	sp, #40	; 0x28
 8001ba0:	af02      	add	r7, sp, #8
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b20      	cmp	r3, #32
 8001bba:	d16d      	bne.n	8001c98 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d002      	beq.n	8001bc8 <HAL_UART_Transmit+0x2c>
 8001bc2:	88fb      	ldrh	r3, [r7, #6]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e066      	b.n	8001c9a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2221      	movs	r2, #33	; 0x21
 8001bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bda:	f7fe fe9f 	bl	800091c <HAL_GetTick>
 8001bde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	88fa      	ldrh	r2, [r7, #6]
 8001be4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	88fa      	ldrh	r2, [r7, #6]
 8001bea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bf4:	d108      	bne.n	8001c08 <HAL_UART_Transmit+0x6c>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d104      	bne.n	8001c08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	e003      	b.n	8001c10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c10:	e02a      	b.n	8001c68 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2180      	movs	r1, #128	; 0x80
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f000 fadf 	bl	80021e0 <UART_WaitOnFlagUntilTimeout>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e036      	b.n	8001c9a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10b      	bne.n	8001c4a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	3302      	adds	r3, #2
 8001c46:	61bb      	str	r3, [r7, #24]
 8001c48:	e007      	b.n	8001c5a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	781a      	ldrb	r2, [r3, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	3301      	adds	r3, #1
 8001c58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	3b01      	subs	r3, #1
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1cf      	bne.n	8001c12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2140      	movs	r1, #64	; 0x40
 8001c7c:	68f8      	ldr	r0, [r7, #12]
 8001c7e:	f000 faaf 	bl	80021e0 <UART_WaitOnFlagUntilTimeout>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e006      	b.n	8001c9a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2220      	movs	r2, #32
 8001c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	e000      	b.n	8001c9a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001c98:	2302      	movs	r3, #2
  }
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b09d      	sub	sp, #116	; 0x74
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	66fb      	str	r3, [r7, #108]	; 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	bf14      	ite	ne
 8001cbc:	2301      	movne	r3, #1
 8001cbe:	2300      	moveq	r3, #0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	2b21      	cmp	r3, #33	; 0x21
 8001cce:	d11c      	bne.n	8001d0a <HAL_UART_DMAPause+0x68>
 8001cd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d019      	beq.n	8001d0a <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	3314      	adds	r3, #20
 8001cdc:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ce0:	e853 3f00 	ldrex	r3, [r3]
 8001ce4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001ce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001cec:	66bb      	str	r3, [r7, #104]	; 0x68
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3314      	adds	r3, #20
 8001cf4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001cf6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001cf8:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cfa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001cfc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001cfe:	e841 2300 	strex	r3, r2, [r1]
 8001d02:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1e5      	bne.n	8001cd6 <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	bf14      	ite	ne
 8001d18:	2301      	movne	r3, #1
 8001d1a:	2300      	moveq	r3, #0
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	2b22      	cmp	r3, #34	; 0x22
 8001d2a:	d150      	bne.n	8001dce <HAL_UART_DMAPause+0x12c>
 8001d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d04d      	beq.n	8001dce <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	330c      	adds	r3, #12
 8001d38:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d3c:	e853 3f00 	ldrex	r3, [r3]
 8001d40:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d48:	667b      	str	r3, [r7, #100]	; 0x64
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	330c      	adds	r3, #12
 8001d50:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001d52:	647a      	str	r2, [r7, #68]	; 0x44
 8001d54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001d58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001d5a:	e841 2300 	strex	r3, r2, [r1]
 8001d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1e5      	bne.n	8001d32 <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	3314      	adds	r3, #20
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d70:	e853 3f00 	ldrex	r3, [r3]
 8001d74:	623b      	str	r3, [r7, #32]
   return(result);
 8001d76:	6a3b      	ldr	r3, [r7, #32]
 8001d78:	f023 0301 	bic.w	r3, r3, #1
 8001d7c:	663b      	str	r3, [r7, #96]	; 0x60
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	3314      	adds	r3, #20
 8001d84:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d86:	633a      	str	r2, [r7, #48]	; 0x30
 8001d88:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d8e:	e841 2300 	strex	r3, r2, [r1]
 8001d92:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1e5      	bne.n	8001d66 <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	3314      	adds	r3, #20
 8001da0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	e853 3f00 	ldrex	r3, [r3]
 8001da8:	60fb      	str	r3, [r7, #12]
   return(result);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001db0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	3314      	adds	r3, #20
 8001db8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001dba:	61fa      	str	r2, [r7, #28]
 8001dbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dbe:	69b9      	ldr	r1, [r7, #24]
 8001dc0:	69fa      	ldr	r2, [r7, #28]
 8001dc2:	e841 2300 	strex	r3, r2, [r1]
 8001dc6:	617b      	str	r3, [r7, #20]
   return(result);
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1e5      	bne.n	8001d9a <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3774      	adds	r7, #116	; 0x74
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr

08001dda <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b09d      	sub	sp, #116	; 0x74
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b21      	cmp	r3, #33	; 0x21
 8001dec:	d119      	bne.n	8001e22 <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	3314      	adds	r3, #20
 8001df4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001df6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001df8:	e853 3f00 	ldrex	r3, [r3]
 8001dfc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8001dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e04:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	3314      	adds	r3, #20
 8001e0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001e0e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001e10:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001e14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001e16:	e841 2300 	strex	r3, r2, [r1]
 8001e1a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8001e1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1e5      	bne.n	8001dee <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b22      	cmp	r3, #34	; 0x22
 8001e2c:	d15c      	bne.n	8001ee8 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d019      	beq.n	8001e80 <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	330c      	adds	r3, #12
 8001e52:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e56:	e853 3f00 	ldrex	r3, [r3]
 8001e5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e62:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	330c      	adds	r3, #12
 8001e6a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001e6c:	64ba      	str	r2, [r7, #72]	; 0x48
 8001e6e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e70:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001e72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e74:	e841 2300 	strex	r3, r2, [r1]
 8001e78:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8001e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1e5      	bne.n	8001e4c <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3314      	adds	r3, #20
 8001e86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e8a:	e853 3f00 	ldrex	r3, [r3]
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	667b      	str	r3, [r7, #100]	; 0x64
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	3314      	adds	r3, #20
 8001e9e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001ea0:	637a      	str	r2, [r7, #52]	; 0x34
 8001ea2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ea4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ea6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ea8:	e841 2300 	strex	r3, r2, [r1]
 8001eac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d1e5      	bne.n	8001e80 <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	3314      	adds	r3, #20
 8001eba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	e853 3f00 	ldrex	r3, [r3]
 8001ec2:	613b      	str	r3, [r7, #16]
   return(result);
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eca:	663b      	str	r3, [r7, #96]	; 0x60
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	3314      	adds	r3, #20
 8001ed2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ed4:	623a      	str	r2, [r7, #32]
 8001ed6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ed8:	69f9      	ldr	r1, [r7, #28]
 8001eda:	6a3a      	ldr	r2, [r7, #32]
 8001edc:	e841 2300 	strex	r3, r2, [r1]
 8001ee0:	61bb      	str	r3, [r7, #24]
   return(result);
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1e5      	bne.n	8001eb4 <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3774      	adds	r7, #116	; 0x74
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08c      	sub	sp, #48	; 0x30
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	4613      	mov	r3, r2
 8001f00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b20      	cmp	r3, #32
 8001f0c:	d14a      	bne.n	8001fa4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8001f14:	88fb      	ldrh	r3, [r7, #6]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e043      	b.n	8001fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2201      	movs	r2, #1
 8001f22:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	68b9      	ldr	r1, [r7, #8]
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f000 f9c3 	bl	80022bc <UART_Start_Receive_DMA>
 8001f36:	4603      	mov	r3, r0
 8001f38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8001f3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d12c      	bne.n	8001f9e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d125      	bne.n	8001f98 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	330c      	adds	r3, #12
 8001f68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	e853 3f00 	ldrex	r3, [r3]
 8001f70:	617b      	str	r3, [r7, #20]
   return(result);
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f043 0310 	orr.w	r3, r3, #16
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	330c      	adds	r3, #12
 8001f80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f82:	627a      	str	r2, [r7, #36]	; 0x24
 8001f84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f86:	6a39      	ldr	r1, [r7, #32]
 8001f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f8a:	e841 2300 	strex	r3, r2, [r1]
 8001f8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1e5      	bne.n	8001f62 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8001f96:	e002      	b.n	8001f9e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8001f9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001fa2:	e000      	b.n	8001fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8001fa4:	2302      	movs	r3, #2
  }
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3730      	adds	r7, #48	; 0x30
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr

08001fd2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b09c      	sub	sp, #112	; 0x70
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d172      	bne.n	80020e6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002000:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002002:	2200      	movs	r2, #0
 8002004:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	330c      	adds	r3, #12
 800200c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800200e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002010:	e853 3f00 	ldrex	r3, [r3]
 8002014:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002016:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002018:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800201c:	66bb      	str	r3, [r7, #104]	; 0x68
 800201e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	330c      	adds	r3, #12
 8002024:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002026:	65ba      	str	r2, [r7, #88]	; 0x58
 8002028:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800202a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800202c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800202e:	e841 2300 	strex	r3, r2, [r1]
 8002032:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002034:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1e5      	bne.n	8002006 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800203a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	3314      	adds	r3, #20
 8002040:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002044:	e853 3f00 	ldrex	r3, [r3]
 8002048:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800204a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800204c:	f023 0301 	bic.w	r3, r3, #1
 8002050:	667b      	str	r3, [r7, #100]	; 0x64
 8002052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	3314      	adds	r3, #20
 8002058:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800205a:	647a      	str	r2, [r7, #68]	; 0x44
 800205c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800205e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002060:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002062:	e841 2300 	strex	r3, r2, [r1]
 8002066:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1e5      	bne.n	800203a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800206e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	3314      	adds	r3, #20
 8002074:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002078:	e853 3f00 	ldrex	r3, [r3]
 800207c:	623b      	str	r3, [r7, #32]
   return(result);
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002084:	663b      	str	r3, [r7, #96]	; 0x60
 8002086:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	3314      	adds	r3, #20
 800208c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800208e:	633a      	str	r2, [r7, #48]	; 0x30
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002092:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002094:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002096:	e841 2300 	strex	r3, r2, [r1]
 800209a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800209c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1e5      	bne.n	800206e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80020a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020a4:	2220      	movs	r2, #32
 80020a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d119      	bne.n	80020e6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	330c      	adds	r3, #12
 80020b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	e853 3f00 	ldrex	r3, [r3]
 80020c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f023 0310 	bic.w	r3, r3, #16
 80020c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	330c      	adds	r3, #12
 80020d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80020d2:	61fa      	str	r2, [r7, #28]
 80020d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020d6:	69b9      	ldr	r1, [r7, #24]
 80020d8:	69fa      	ldr	r2, [r7, #28]
 80020da:	e841 2300 	strex	r3, r2, [r1]
 80020de:	617b      	str	r3, [r7, #20]
   return(result);
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1e5      	bne.n	80020b2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020e8:	2200      	movs	r2, #0
 80020ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d106      	bne.n	8002102 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80020f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80020f8:	4619      	mov	r1, r3
 80020fa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80020fc:	f7fe f82e 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002100:	e002      	b.n	8002108 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002102:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002104:	f7ff ff53 	bl	8001fae <HAL_UART_RxCpltCallback>
}
 8002108:	bf00      	nop
 800210a:	3770      	adds	r7, #112	; 0x70
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2201      	movs	r2, #1
 8002122:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	2b01      	cmp	r3, #1
 800212a:	d108      	bne.n	800213e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002130:	085b      	lsrs	r3, r3, #1
 8002132:	b29b      	uxth	r3, r3
 8002134:	4619      	mov	r1, r3
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f7fe f810 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800213c:	e002      	b.n	8002144 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f7ff ff3e 	bl	8001fc0 <HAL_UART_RxHalfCpltCallback>
}
 8002144:	bf00      	nop
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002168:	2b00      	cmp	r3, #0
 800216a:	bf14      	ite	ne
 800216c:	2301      	movne	r3, #1
 800216e:	2300      	moveq	r3, #0
 8002170:	b2db      	uxtb	r3, r3
 8002172:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b21      	cmp	r3, #33	; 0x21
 800217e:	d108      	bne.n	8002192 <UART_DMAError+0x46>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	2200      	movs	r2, #0
 800218a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800218c:	68b8      	ldr	r0, [r7, #8]
 800218e:	f000 f92f 	bl	80023f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219c:	2b00      	cmp	r3, #0
 800219e:	bf14      	ite	ne
 80021a0:	2301      	movne	r3, #1
 80021a2:	2300      	moveq	r3, #0
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b22      	cmp	r3, #34	; 0x22
 80021b2:	d108      	bne.n	80021c6 <UART_DMAError+0x7a>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d005      	beq.n	80021c6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	2200      	movs	r2, #0
 80021be:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80021c0:	68b8      	ldr	r0, [r7, #8]
 80021c2:	f000 f93c 	bl	800243e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	f043 0210 	orr.w	r2, r3, #16
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80021d2:	68b8      	ldr	r0, [r7, #8]
 80021d4:	f7ff fefd 	bl	8001fd2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021d8:	bf00      	nop
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b090      	sub	sp, #64	; 0x40
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	603b      	str	r3, [r7, #0]
 80021ec:	4613      	mov	r3, r2
 80021ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021f0:	e050      	b.n	8002294 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f8:	d04c      	beq.n	8002294 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80021fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d007      	beq.n	8002210 <UART_WaitOnFlagUntilTimeout+0x30>
 8002200:	f7fe fb8c 	bl	800091c <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800220c:	429a      	cmp	r2, r3
 800220e:	d241      	bcs.n	8002294 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	330c      	adds	r3, #12
 8002216:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800221a:	e853 3f00 	ldrex	r3, [r3]
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002222:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	330c      	adds	r3, #12
 800222e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002230:	637a      	str	r2, [r7, #52]	; 0x34
 8002232:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002234:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002238:	e841 2300 	strex	r3, r2, [r1]
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800223e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1e5      	bne.n	8002210 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	3314      	adds	r3, #20
 800224a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	e853 3f00 	ldrex	r3, [r3]
 8002252:	613b      	str	r3, [r7, #16]
   return(result);
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	f023 0301 	bic.w	r3, r3, #1
 800225a:	63bb      	str	r3, [r7, #56]	; 0x38
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	3314      	adds	r3, #20
 8002262:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002264:	623a      	str	r2, [r7, #32]
 8002266:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002268:	69f9      	ldr	r1, [r7, #28]
 800226a:	6a3a      	ldr	r2, [r7, #32]
 800226c:	e841 2300 	strex	r3, r2, [r1]
 8002270:	61bb      	str	r3, [r7, #24]
   return(result);
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1e5      	bne.n	8002244 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2220      	movs	r2, #32
 800227c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2220      	movs	r2, #32
 8002284:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e00f      	b.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	4013      	ands	r3, r2
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	bf0c      	ite	eq
 80022a4:	2301      	moveq	r3, #1
 80022a6:	2300      	movne	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	461a      	mov	r2, r3
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d09f      	beq.n	80021f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3740      	adds	r7, #64	; 0x40
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b098      	sub	sp, #96	; 0x60
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	4613      	mov	r3, r2
 80022c8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	88fa      	ldrh	r2, [r7, #6]
 80022d4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2222      	movs	r2, #34	; 0x22
 80022e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e8:	4a3e      	ldr	r2, [pc, #248]	; (80023e4 <UART_Start_Receive_DMA+0x128>)
 80022ea:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f0:	4a3d      	ldr	r2, [pc, #244]	; (80023e8 <UART_Start_Receive_DMA+0x12c>)
 80022f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f8:	4a3c      	ldr	r2, [pc, #240]	; (80023ec <UART_Start_Receive_DMA+0x130>)
 80022fa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002300:	2200      	movs	r2, #0
 8002302:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002304:	f107 0308 	add.w	r3, r7, #8
 8002308:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	3304      	adds	r3, #4
 8002314:	4619      	mov	r1, r3
 8002316:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	88fb      	ldrh	r3, [r7, #6]
 800231c:	f7fe fc94 	bl	8000c48 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002320:	2300      	movs	r3, #0
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d019      	beq.n	8002372 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	330c      	adds	r3, #12
 8002344:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002346:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002348:	e853 3f00 	ldrex	r3, [r3]
 800234c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800234e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002354:	65bb      	str	r3, [r7, #88]	; 0x58
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	330c      	adds	r3, #12
 800235c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800235e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002360:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002362:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002364:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002366:	e841 2300 	strex	r3, r2, [r1]
 800236a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800236c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1e5      	bne.n	800233e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	3314      	adds	r3, #20
 8002378:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800237c:	e853 3f00 	ldrex	r3, [r3]
 8002380:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	657b      	str	r3, [r7, #84]	; 0x54
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	3314      	adds	r3, #20
 8002390:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002392:	63ba      	str	r2, [r7, #56]	; 0x38
 8002394:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002396:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002398:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800239a:	e841 2300 	strex	r3, r2, [r1]
 800239e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80023a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1e5      	bne.n	8002372 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	3314      	adds	r3, #20
 80023ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	e853 3f00 	ldrex	r3, [r3]
 80023b4:	617b      	str	r3, [r7, #20]
   return(result);
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023bc:	653b      	str	r3, [r7, #80]	; 0x50
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3314      	adds	r3, #20
 80023c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80023c6:	627a      	str	r2, [r7, #36]	; 0x24
 80023c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ca:	6a39      	ldr	r1, [r7, #32]
 80023cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ce:	e841 2300 	strex	r3, r2, [r1]
 80023d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1e5      	bne.n	80023a6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3760      	adds	r7, #96	; 0x60
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	08001fe5 	.word	0x08001fe5
 80023e8:	08002111 	.word	0x08002111
 80023ec:	0800214d 	.word	0x0800214d

080023f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b089      	sub	sp, #36	; 0x24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	330c      	adds	r3, #12
 80023fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	e853 3f00 	ldrex	r3, [r3]
 8002406:	60bb      	str	r3, [r7, #8]
   return(result);
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800240e:	61fb      	str	r3, [r7, #28]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	330c      	adds	r3, #12
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	61ba      	str	r2, [r7, #24]
 800241a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800241c:	6979      	ldr	r1, [r7, #20]
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	e841 2300 	strex	r3, r2, [r1]
 8002424:	613b      	str	r3, [r7, #16]
   return(result);
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1e5      	bne.n	80023f8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2220      	movs	r2, #32
 8002430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8002434:	bf00      	nop
 8002436:	3724      	adds	r7, #36	; 0x24
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr

0800243e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800243e:	b480      	push	{r7}
 8002440:	b095      	sub	sp, #84	; 0x54
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	330c      	adds	r3, #12
 800244c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800244e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002450:	e853 3f00 	ldrex	r3, [r3]
 8002454:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002458:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800245c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	330c      	adds	r3, #12
 8002464:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002466:	643a      	str	r2, [r7, #64]	; 0x40
 8002468:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800246a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800246c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800246e:	e841 2300 	strex	r3, r2, [r1]
 8002472:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1e5      	bne.n	8002446 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	3314      	adds	r3, #20
 8002480:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002482:	6a3b      	ldr	r3, [r7, #32]
 8002484:	e853 3f00 	ldrex	r3, [r3]
 8002488:	61fb      	str	r3, [r7, #28]
   return(result);
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	f023 0301 	bic.w	r3, r3, #1
 8002490:	64bb      	str	r3, [r7, #72]	; 0x48
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	3314      	adds	r3, #20
 8002498:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800249a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800249c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800249e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024a2:	e841 2300 	strex	r3, r2, [r1]
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1e5      	bne.n	800247a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d119      	bne.n	80024ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	330c      	adds	r3, #12
 80024bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	e853 3f00 	ldrex	r3, [r3]
 80024c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	f023 0310 	bic.w	r3, r3, #16
 80024cc:	647b      	str	r3, [r7, #68]	; 0x44
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	330c      	adds	r3, #12
 80024d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80024d6:	61ba      	str	r2, [r7, #24]
 80024d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024da:	6979      	ldr	r1, [r7, #20]
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	e841 2300 	strex	r3, r2, [r1]
 80024e2:	613b      	str	r3, [r7, #16]
   return(result);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1e5      	bne.n	80024b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2220      	movs	r2, #32
 80024ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80024f8:	bf00      	nop
 80024fa:	3754      	adds	r7, #84	; 0x54
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr
	...

08002504 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	431a      	orrs	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	4313      	orrs	r3, r2
 8002532:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800253e:	f023 030c 	bic.w	r3, r3, #12
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	68b9      	ldr	r1, [r7, #8]
 8002548:	430b      	orrs	r3, r1
 800254a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699a      	ldr	r2, [r3, #24]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	430a      	orrs	r2, r1
 8002560:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a2c      	ldr	r2, [pc, #176]	; (8002618 <UART_SetConfig+0x114>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d103      	bne.n	8002574 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800256c:	f7ff fa94 	bl	8001a98 <HAL_RCC_GetPCLK2Freq>
 8002570:	60f8      	str	r0, [r7, #12]
 8002572:	e002      	b.n	800257a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002574:	f7ff fa7c 	bl	8001a70 <HAL_RCC_GetPCLK1Freq>
 8002578:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	4613      	mov	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	009a      	lsls	r2, r3, #2
 8002584:	441a      	add	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002590:	4a22      	ldr	r2, [pc, #136]	; (800261c <UART_SetConfig+0x118>)
 8002592:	fba2 2303 	umull	r2, r3, r2, r3
 8002596:	095b      	lsrs	r3, r3, #5
 8002598:	0119      	lsls	r1, r3, #4
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	4613      	mov	r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	009a      	lsls	r2, r3, #2
 80025a4:	441a      	add	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80025b0:	4b1a      	ldr	r3, [pc, #104]	; (800261c <UART_SetConfig+0x118>)
 80025b2:	fba3 0302 	umull	r0, r3, r3, r2
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	2064      	movs	r0, #100	; 0x64
 80025ba:	fb00 f303 	mul.w	r3, r0, r3
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	3332      	adds	r3, #50	; 0x32
 80025c4:	4a15      	ldr	r2, [pc, #84]	; (800261c <UART_SetConfig+0x118>)
 80025c6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025d0:	4419      	add	r1, r3
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4613      	mov	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4413      	add	r3, r2
 80025da:	009a      	lsls	r2, r3, #2
 80025dc:	441a      	add	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80025e8:	4b0c      	ldr	r3, [pc, #48]	; (800261c <UART_SetConfig+0x118>)
 80025ea:	fba3 0302 	umull	r0, r3, r3, r2
 80025ee:	095b      	lsrs	r3, r3, #5
 80025f0:	2064      	movs	r0, #100	; 0x64
 80025f2:	fb00 f303 	mul.w	r3, r0, r3
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	3332      	adds	r3, #50	; 0x32
 80025fc:	4a07      	ldr	r2, [pc, #28]	; (800261c <UART_SetConfig+0x118>)
 80025fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002602:	095b      	lsrs	r3, r3, #5
 8002604:	f003 020f 	and.w	r2, r3, #15
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	440a      	add	r2, r1
 800260e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40013800 	.word	0x40013800
 800261c:	51eb851f 	.word	0x51eb851f

08002620 <__errno>:
 8002620:	4b01      	ldr	r3, [pc, #4]	; (8002628 <__errno+0x8>)
 8002622:	6818      	ldr	r0, [r3, #0]
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	20000014 	.word	0x20000014

0800262c <__libc_init_array>:
 800262c:	b570      	push	{r4, r5, r6, lr}
 800262e:	2600      	movs	r6, #0
 8002630:	4d0c      	ldr	r5, [pc, #48]	; (8002664 <__libc_init_array+0x38>)
 8002632:	4c0d      	ldr	r4, [pc, #52]	; (8002668 <__libc_init_array+0x3c>)
 8002634:	1b64      	subs	r4, r4, r5
 8002636:	10a4      	asrs	r4, r4, #2
 8002638:	42a6      	cmp	r6, r4
 800263a:	d109      	bne.n	8002650 <__libc_init_array+0x24>
 800263c:	f001 f960 	bl	8003900 <_init>
 8002640:	2600      	movs	r6, #0
 8002642:	4d0a      	ldr	r5, [pc, #40]	; (800266c <__libc_init_array+0x40>)
 8002644:	4c0a      	ldr	r4, [pc, #40]	; (8002670 <__libc_init_array+0x44>)
 8002646:	1b64      	subs	r4, r4, r5
 8002648:	10a4      	asrs	r4, r4, #2
 800264a:	42a6      	cmp	r6, r4
 800264c:	d105      	bne.n	800265a <__libc_init_array+0x2e>
 800264e:	bd70      	pop	{r4, r5, r6, pc}
 8002650:	f855 3b04 	ldr.w	r3, [r5], #4
 8002654:	4798      	blx	r3
 8002656:	3601      	adds	r6, #1
 8002658:	e7ee      	b.n	8002638 <__libc_init_array+0xc>
 800265a:	f855 3b04 	ldr.w	r3, [r5], #4
 800265e:	4798      	blx	r3
 8002660:	3601      	adds	r6, #1
 8002662:	e7f2      	b.n	800264a <__libc_init_array+0x1e>
 8002664:	08003d10 	.word	0x08003d10
 8002668:	08003d10 	.word	0x08003d10
 800266c:	08003d10 	.word	0x08003d10
 8002670:	08003d14 	.word	0x08003d14

08002674 <memcmp>:
 8002674:	b510      	push	{r4, lr}
 8002676:	3901      	subs	r1, #1
 8002678:	4402      	add	r2, r0
 800267a:	4290      	cmp	r0, r2
 800267c:	d101      	bne.n	8002682 <memcmp+0xe>
 800267e:	2000      	movs	r0, #0
 8002680:	e005      	b.n	800268e <memcmp+0x1a>
 8002682:	7803      	ldrb	r3, [r0, #0]
 8002684:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002688:	42a3      	cmp	r3, r4
 800268a:	d001      	beq.n	8002690 <memcmp+0x1c>
 800268c:	1b18      	subs	r0, r3, r4
 800268e:	bd10      	pop	{r4, pc}
 8002690:	3001      	adds	r0, #1
 8002692:	e7f2      	b.n	800267a <memcmp+0x6>

08002694 <memset>:
 8002694:	4603      	mov	r3, r0
 8002696:	4402      	add	r2, r0
 8002698:	4293      	cmp	r3, r2
 800269a:	d100      	bne.n	800269e <memset+0xa>
 800269c:	4770      	bx	lr
 800269e:	f803 1b01 	strb.w	r1, [r3], #1
 80026a2:	e7f9      	b.n	8002698 <memset+0x4>

080026a4 <siprintf>:
 80026a4:	b40e      	push	{r1, r2, r3}
 80026a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026aa:	b500      	push	{lr}
 80026ac:	b09c      	sub	sp, #112	; 0x70
 80026ae:	ab1d      	add	r3, sp, #116	; 0x74
 80026b0:	9002      	str	r0, [sp, #8]
 80026b2:	9006      	str	r0, [sp, #24]
 80026b4:	9107      	str	r1, [sp, #28]
 80026b6:	9104      	str	r1, [sp, #16]
 80026b8:	4808      	ldr	r0, [pc, #32]	; (80026dc <siprintf+0x38>)
 80026ba:	4909      	ldr	r1, [pc, #36]	; (80026e0 <siprintf+0x3c>)
 80026bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80026c0:	9105      	str	r1, [sp, #20]
 80026c2:	6800      	ldr	r0, [r0, #0]
 80026c4:	a902      	add	r1, sp, #8
 80026c6:	9301      	str	r3, [sp, #4]
 80026c8:	f000 f894 	bl	80027f4 <_svfiprintf_r>
 80026cc:	2200      	movs	r2, #0
 80026ce:	9b02      	ldr	r3, [sp, #8]
 80026d0:	701a      	strb	r2, [r3, #0]
 80026d2:	b01c      	add	sp, #112	; 0x70
 80026d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80026d8:	b003      	add	sp, #12
 80026da:	4770      	bx	lr
 80026dc:	20000014 	.word	0x20000014
 80026e0:	ffff0208 	.word	0xffff0208

080026e4 <siscanf>:
 80026e4:	b40e      	push	{r1, r2, r3}
 80026e6:	f44f 7201 	mov.w	r2, #516	; 0x204
 80026ea:	b530      	push	{r4, r5, lr}
 80026ec:	b09c      	sub	sp, #112	; 0x70
 80026ee:	ac1f      	add	r4, sp, #124	; 0x7c
 80026f0:	f854 5b04 	ldr.w	r5, [r4], #4
 80026f4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80026f8:	9002      	str	r0, [sp, #8]
 80026fa:	9006      	str	r0, [sp, #24]
 80026fc:	f7fd fd26 	bl	800014c <strlen>
 8002700:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <siscanf+0x4c>)
 8002702:	9003      	str	r0, [sp, #12]
 8002704:	930b      	str	r3, [sp, #44]	; 0x2c
 8002706:	2300      	movs	r3, #0
 8002708:	930f      	str	r3, [sp, #60]	; 0x3c
 800270a:	9314      	str	r3, [sp, #80]	; 0x50
 800270c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002710:	9007      	str	r0, [sp, #28]
 8002712:	4808      	ldr	r0, [pc, #32]	; (8002734 <siscanf+0x50>)
 8002714:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002718:	462a      	mov	r2, r5
 800271a:	4623      	mov	r3, r4
 800271c:	a902      	add	r1, sp, #8
 800271e:	6800      	ldr	r0, [r0, #0]
 8002720:	9401      	str	r4, [sp, #4]
 8002722:	f000 f9c1 	bl	8002aa8 <__ssvfiscanf_r>
 8002726:	b01c      	add	sp, #112	; 0x70
 8002728:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800272c:	b003      	add	sp, #12
 800272e:	4770      	bx	lr
 8002730:	08002739 	.word	0x08002739
 8002734:	20000014 	.word	0x20000014

08002738 <__seofread>:
 8002738:	2000      	movs	r0, #0
 800273a:	4770      	bx	lr

0800273c <__ssputs_r>:
 800273c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002740:	688e      	ldr	r6, [r1, #8]
 8002742:	4682      	mov	sl, r0
 8002744:	429e      	cmp	r6, r3
 8002746:	460c      	mov	r4, r1
 8002748:	4690      	mov	r8, r2
 800274a:	461f      	mov	r7, r3
 800274c:	d838      	bhi.n	80027c0 <__ssputs_r+0x84>
 800274e:	898a      	ldrh	r2, [r1, #12]
 8002750:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002754:	d032      	beq.n	80027bc <__ssputs_r+0x80>
 8002756:	6825      	ldr	r5, [r4, #0]
 8002758:	6909      	ldr	r1, [r1, #16]
 800275a:	3301      	adds	r3, #1
 800275c:	eba5 0901 	sub.w	r9, r5, r1
 8002760:	6965      	ldr	r5, [r4, #20]
 8002762:	444b      	add	r3, r9
 8002764:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002768:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800276c:	106d      	asrs	r5, r5, #1
 800276e:	429d      	cmp	r5, r3
 8002770:	bf38      	it	cc
 8002772:	461d      	movcc	r5, r3
 8002774:	0553      	lsls	r3, r2, #21
 8002776:	d531      	bpl.n	80027dc <__ssputs_r+0xa0>
 8002778:	4629      	mov	r1, r5
 800277a:	f000 fff9 	bl	8003770 <_malloc_r>
 800277e:	4606      	mov	r6, r0
 8002780:	b950      	cbnz	r0, 8002798 <__ssputs_r+0x5c>
 8002782:	230c      	movs	r3, #12
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f8ca 3000 	str.w	r3, [sl]
 800278c:	89a3      	ldrh	r3, [r4, #12]
 800278e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002792:	81a3      	strh	r3, [r4, #12]
 8002794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002798:	464a      	mov	r2, r9
 800279a:	6921      	ldr	r1, [r4, #16]
 800279c:	f000 ff58 	bl	8003650 <memcpy>
 80027a0:	89a3      	ldrh	r3, [r4, #12]
 80027a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027aa:	81a3      	strh	r3, [r4, #12]
 80027ac:	6126      	str	r6, [r4, #16]
 80027ae:	444e      	add	r6, r9
 80027b0:	6026      	str	r6, [r4, #0]
 80027b2:	463e      	mov	r6, r7
 80027b4:	6165      	str	r5, [r4, #20]
 80027b6:	eba5 0509 	sub.w	r5, r5, r9
 80027ba:	60a5      	str	r5, [r4, #8]
 80027bc:	42be      	cmp	r6, r7
 80027be:	d900      	bls.n	80027c2 <__ssputs_r+0x86>
 80027c0:	463e      	mov	r6, r7
 80027c2:	4632      	mov	r2, r6
 80027c4:	4641      	mov	r1, r8
 80027c6:	6820      	ldr	r0, [r4, #0]
 80027c8:	f000 ff50 	bl	800366c <memmove>
 80027cc:	68a3      	ldr	r3, [r4, #8]
 80027ce:	2000      	movs	r0, #0
 80027d0:	1b9b      	subs	r3, r3, r6
 80027d2:	60a3      	str	r3, [r4, #8]
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	4433      	add	r3, r6
 80027d8:	6023      	str	r3, [r4, #0]
 80027da:	e7db      	b.n	8002794 <__ssputs_r+0x58>
 80027dc:	462a      	mov	r2, r5
 80027de:	f001 f83b 	bl	8003858 <_realloc_r>
 80027e2:	4606      	mov	r6, r0
 80027e4:	2800      	cmp	r0, #0
 80027e6:	d1e1      	bne.n	80027ac <__ssputs_r+0x70>
 80027e8:	4650      	mov	r0, sl
 80027ea:	6921      	ldr	r1, [r4, #16]
 80027ec:	f000 ff58 	bl	80036a0 <_free_r>
 80027f0:	e7c7      	b.n	8002782 <__ssputs_r+0x46>
	...

080027f4 <_svfiprintf_r>:
 80027f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027f8:	4698      	mov	r8, r3
 80027fa:	898b      	ldrh	r3, [r1, #12]
 80027fc:	4607      	mov	r7, r0
 80027fe:	061b      	lsls	r3, r3, #24
 8002800:	460d      	mov	r5, r1
 8002802:	4614      	mov	r4, r2
 8002804:	b09d      	sub	sp, #116	; 0x74
 8002806:	d50e      	bpl.n	8002826 <_svfiprintf_r+0x32>
 8002808:	690b      	ldr	r3, [r1, #16]
 800280a:	b963      	cbnz	r3, 8002826 <_svfiprintf_r+0x32>
 800280c:	2140      	movs	r1, #64	; 0x40
 800280e:	f000 ffaf 	bl	8003770 <_malloc_r>
 8002812:	6028      	str	r0, [r5, #0]
 8002814:	6128      	str	r0, [r5, #16]
 8002816:	b920      	cbnz	r0, 8002822 <_svfiprintf_r+0x2e>
 8002818:	230c      	movs	r3, #12
 800281a:	603b      	str	r3, [r7, #0]
 800281c:	f04f 30ff 	mov.w	r0, #4294967295
 8002820:	e0d1      	b.n	80029c6 <_svfiprintf_r+0x1d2>
 8002822:	2340      	movs	r3, #64	; 0x40
 8002824:	616b      	str	r3, [r5, #20]
 8002826:	2300      	movs	r3, #0
 8002828:	9309      	str	r3, [sp, #36]	; 0x24
 800282a:	2320      	movs	r3, #32
 800282c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002830:	2330      	movs	r3, #48	; 0x30
 8002832:	f04f 0901 	mov.w	r9, #1
 8002836:	f8cd 800c 	str.w	r8, [sp, #12]
 800283a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80029e0 <_svfiprintf_r+0x1ec>
 800283e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002842:	4623      	mov	r3, r4
 8002844:	469a      	mov	sl, r3
 8002846:	f813 2b01 	ldrb.w	r2, [r3], #1
 800284a:	b10a      	cbz	r2, 8002850 <_svfiprintf_r+0x5c>
 800284c:	2a25      	cmp	r2, #37	; 0x25
 800284e:	d1f9      	bne.n	8002844 <_svfiprintf_r+0x50>
 8002850:	ebba 0b04 	subs.w	fp, sl, r4
 8002854:	d00b      	beq.n	800286e <_svfiprintf_r+0x7a>
 8002856:	465b      	mov	r3, fp
 8002858:	4622      	mov	r2, r4
 800285a:	4629      	mov	r1, r5
 800285c:	4638      	mov	r0, r7
 800285e:	f7ff ff6d 	bl	800273c <__ssputs_r>
 8002862:	3001      	adds	r0, #1
 8002864:	f000 80aa 	beq.w	80029bc <_svfiprintf_r+0x1c8>
 8002868:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800286a:	445a      	add	r2, fp
 800286c:	9209      	str	r2, [sp, #36]	; 0x24
 800286e:	f89a 3000 	ldrb.w	r3, [sl]
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 80a2 	beq.w	80029bc <_svfiprintf_r+0x1c8>
 8002878:	2300      	movs	r3, #0
 800287a:	f04f 32ff 	mov.w	r2, #4294967295
 800287e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002882:	f10a 0a01 	add.w	sl, sl, #1
 8002886:	9304      	str	r3, [sp, #16]
 8002888:	9307      	str	r3, [sp, #28]
 800288a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800288e:	931a      	str	r3, [sp, #104]	; 0x68
 8002890:	4654      	mov	r4, sl
 8002892:	2205      	movs	r2, #5
 8002894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002898:	4851      	ldr	r0, [pc, #324]	; (80029e0 <_svfiprintf_r+0x1ec>)
 800289a:	f000 fecb 	bl	8003634 <memchr>
 800289e:	9a04      	ldr	r2, [sp, #16]
 80028a0:	b9d8      	cbnz	r0, 80028da <_svfiprintf_r+0xe6>
 80028a2:	06d0      	lsls	r0, r2, #27
 80028a4:	bf44      	itt	mi
 80028a6:	2320      	movmi	r3, #32
 80028a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028ac:	0711      	lsls	r1, r2, #28
 80028ae:	bf44      	itt	mi
 80028b0:	232b      	movmi	r3, #43	; 0x2b
 80028b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028b6:	f89a 3000 	ldrb.w	r3, [sl]
 80028ba:	2b2a      	cmp	r3, #42	; 0x2a
 80028bc:	d015      	beq.n	80028ea <_svfiprintf_r+0xf6>
 80028be:	4654      	mov	r4, sl
 80028c0:	2000      	movs	r0, #0
 80028c2:	f04f 0c0a 	mov.w	ip, #10
 80028c6:	9a07      	ldr	r2, [sp, #28]
 80028c8:	4621      	mov	r1, r4
 80028ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028ce:	3b30      	subs	r3, #48	; 0x30
 80028d0:	2b09      	cmp	r3, #9
 80028d2:	d94e      	bls.n	8002972 <_svfiprintf_r+0x17e>
 80028d4:	b1b0      	cbz	r0, 8002904 <_svfiprintf_r+0x110>
 80028d6:	9207      	str	r2, [sp, #28]
 80028d8:	e014      	b.n	8002904 <_svfiprintf_r+0x110>
 80028da:	eba0 0308 	sub.w	r3, r0, r8
 80028de:	fa09 f303 	lsl.w	r3, r9, r3
 80028e2:	4313      	orrs	r3, r2
 80028e4:	46a2      	mov	sl, r4
 80028e6:	9304      	str	r3, [sp, #16]
 80028e8:	e7d2      	b.n	8002890 <_svfiprintf_r+0x9c>
 80028ea:	9b03      	ldr	r3, [sp, #12]
 80028ec:	1d19      	adds	r1, r3, #4
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	9103      	str	r1, [sp, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	bfbb      	ittet	lt
 80028f6:	425b      	neglt	r3, r3
 80028f8:	f042 0202 	orrlt.w	r2, r2, #2
 80028fc:	9307      	strge	r3, [sp, #28]
 80028fe:	9307      	strlt	r3, [sp, #28]
 8002900:	bfb8      	it	lt
 8002902:	9204      	strlt	r2, [sp, #16]
 8002904:	7823      	ldrb	r3, [r4, #0]
 8002906:	2b2e      	cmp	r3, #46	; 0x2e
 8002908:	d10c      	bne.n	8002924 <_svfiprintf_r+0x130>
 800290a:	7863      	ldrb	r3, [r4, #1]
 800290c:	2b2a      	cmp	r3, #42	; 0x2a
 800290e:	d135      	bne.n	800297c <_svfiprintf_r+0x188>
 8002910:	9b03      	ldr	r3, [sp, #12]
 8002912:	3402      	adds	r4, #2
 8002914:	1d1a      	adds	r2, r3, #4
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	9203      	str	r2, [sp, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	bfb8      	it	lt
 800291e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002922:	9305      	str	r3, [sp, #20]
 8002924:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80029e4 <_svfiprintf_r+0x1f0>
 8002928:	2203      	movs	r2, #3
 800292a:	4650      	mov	r0, sl
 800292c:	7821      	ldrb	r1, [r4, #0]
 800292e:	f000 fe81 	bl	8003634 <memchr>
 8002932:	b140      	cbz	r0, 8002946 <_svfiprintf_r+0x152>
 8002934:	2340      	movs	r3, #64	; 0x40
 8002936:	eba0 000a 	sub.w	r0, r0, sl
 800293a:	fa03 f000 	lsl.w	r0, r3, r0
 800293e:	9b04      	ldr	r3, [sp, #16]
 8002940:	3401      	adds	r4, #1
 8002942:	4303      	orrs	r3, r0
 8002944:	9304      	str	r3, [sp, #16]
 8002946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800294a:	2206      	movs	r2, #6
 800294c:	4826      	ldr	r0, [pc, #152]	; (80029e8 <_svfiprintf_r+0x1f4>)
 800294e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002952:	f000 fe6f 	bl	8003634 <memchr>
 8002956:	2800      	cmp	r0, #0
 8002958:	d038      	beq.n	80029cc <_svfiprintf_r+0x1d8>
 800295a:	4b24      	ldr	r3, [pc, #144]	; (80029ec <_svfiprintf_r+0x1f8>)
 800295c:	bb1b      	cbnz	r3, 80029a6 <_svfiprintf_r+0x1b2>
 800295e:	9b03      	ldr	r3, [sp, #12]
 8002960:	3307      	adds	r3, #7
 8002962:	f023 0307 	bic.w	r3, r3, #7
 8002966:	3308      	adds	r3, #8
 8002968:	9303      	str	r3, [sp, #12]
 800296a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800296c:	4433      	add	r3, r6
 800296e:	9309      	str	r3, [sp, #36]	; 0x24
 8002970:	e767      	b.n	8002842 <_svfiprintf_r+0x4e>
 8002972:	460c      	mov	r4, r1
 8002974:	2001      	movs	r0, #1
 8002976:	fb0c 3202 	mla	r2, ip, r2, r3
 800297a:	e7a5      	b.n	80028c8 <_svfiprintf_r+0xd4>
 800297c:	2300      	movs	r3, #0
 800297e:	f04f 0c0a 	mov.w	ip, #10
 8002982:	4619      	mov	r1, r3
 8002984:	3401      	adds	r4, #1
 8002986:	9305      	str	r3, [sp, #20]
 8002988:	4620      	mov	r0, r4
 800298a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800298e:	3a30      	subs	r2, #48	; 0x30
 8002990:	2a09      	cmp	r2, #9
 8002992:	d903      	bls.n	800299c <_svfiprintf_r+0x1a8>
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0c5      	beq.n	8002924 <_svfiprintf_r+0x130>
 8002998:	9105      	str	r1, [sp, #20]
 800299a:	e7c3      	b.n	8002924 <_svfiprintf_r+0x130>
 800299c:	4604      	mov	r4, r0
 800299e:	2301      	movs	r3, #1
 80029a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80029a4:	e7f0      	b.n	8002988 <_svfiprintf_r+0x194>
 80029a6:	ab03      	add	r3, sp, #12
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	462a      	mov	r2, r5
 80029ac:	4638      	mov	r0, r7
 80029ae:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <_svfiprintf_r+0x1fc>)
 80029b0:	a904      	add	r1, sp, #16
 80029b2:	f3af 8000 	nop.w
 80029b6:	1c42      	adds	r2, r0, #1
 80029b8:	4606      	mov	r6, r0
 80029ba:	d1d6      	bne.n	800296a <_svfiprintf_r+0x176>
 80029bc:	89ab      	ldrh	r3, [r5, #12]
 80029be:	065b      	lsls	r3, r3, #25
 80029c0:	f53f af2c 	bmi.w	800281c <_svfiprintf_r+0x28>
 80029c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029c6:	b01d      	add	sp, #116	; 0x74
 80029c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029cc:	ab03      	add	r3, sp, #12
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	462a      	mov	r2, r5
 80029d2:	4638      	mov	r0, r7
 80029d4:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <_svfiprintf_r+0x1fc>)
 80029d6:	a904      	add	r1, sp, #16
 80029d8:	f000 fa50 	bl	8002e7c <_printf_i>
 80029dc:	e7eb      	b.n	80029b6 <_svfiprintf_r+0x1c2>
 80029de:	bf00      	nop
 80029e0:	08003b5e 	.word	0x08003b5e
 80029e4:	08003b64 	.word	0x08003b64
 80029e8:	08003b68 	.word	0x08003b68
 80029ec:	00000000 	.word	0x00000000
 80029f0:	0800273d 	.word	0x0800273d

080029f4 <_sungetc_r>:
 80029f4:	b538      	push	{r3, r4, r5, lr}
 80029f6:	1c4b      	adds	r3, r1, #1
 80029f8:	4614      	mov	r4, r2
 80029fa:	d103      	bne.n	8002a04 <_sungetc_r+0x10>
 80029fc:	f04f 35ff 	mov.w	r5, #4294967295
 8002a00:	4628      	mov	r0, r5
 8002a02:	bd38      	pop	{r3, r4, r5, pc}
 8002a04:	8993      	ldrh	r3, [r2, #12]
 8002a06:	b2cd      	uxtb	r5, r1
 8002a08:	f023 0320 	bic.w	r3, r3, #32
 8002a0c:	8193      	strh	r3, [r2, #12]
 8002a0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a10:	6852      	ldr	r2, [r2, #4]
 8002a12:	b18b      	cbz	r3, 8002a38 <_sungetc_r+0x44>
 8002a14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a16:	4293      	cmp	r3, r2
 8002a18:	dd08      	ble.n	8002a2c <_sungetc_r+0x38>
 8002a1a:	6823      	ldr	r3, [r4, #0]
 8002a1c:	1e5a      	subs	r2, r3, #1
 8002a1e:	6022      	str	r2, [r4, #0]
 8002a20:	f803 5c01 	strb.w	r5, [r3, #-1]
 8002a24:	6863      	ldr	r3, [r4, #4]
 8002a26:	3301      	adds	r3, #1
 8002a28:	6063      	str	r3, [r4, #4]
 8002a2a:	e7e9      	b.n	8002a00 <_sungetc_r+0xc>
 8002a2c:	4621      	mov	r1, r4
 8002a2e:	f000 fdc7 	bl	80035c0 <__submore>
 8002a32:	2800      	cmp	r0, #0
 8002a34:	d0f1      	beq.n	8002a1a <_sungetc_r+0x26>
 8002a36:	e7e1      	b.n	80029fc <_sungetc_r+0x8>
 8002a38:	6921      	ldr	r1, [r4, #16]
 8002a3a:	6823      	ldr	r3, [r4, #0]
 8002a3c:	b151      	cbz	r1, 8002a54 <_sungetc_r+0x60>
 8002a3e:	4299      	cmp	r1, r3
 8002a40:	d208      	bcs.n	8002a54 <_sungetc_r+0x60>
 8002a42:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8002a46:	42a9      	cmp	r1, r5
 8002a48:	d104      	bne.n	8002a54 <_sungetc_r+0x60>
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	3201      	adds	r2, #1
 8002a4e:	6023      	str	r3, [r4, #0]
 8002a50:	6062      	str	r2, [r4, #4]
 8002a52:	e7d5      	b.n	8002a00 <_sungetc_r+0xc>
 8002a54:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8002a58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a5c:	6363      	str	r3, [r4, #52]	; 0x34
 8002a5e:	2303      	movs	r3, #3
 8002a60:	63a3      	str	r3, [r4, #56]	; 0x38
 8002a62:	4623      	mov	r3, r4
 8002a64:	f803 5f46 	strb.w	r5, [r3, #70]!
 8002a68:	6023      	str	r3, [r4, #0]
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e7dc      	b.n	8002a28 <_sungetc_r+0x34>

08002a6e <__ssrefill_r>:
 8002a6e:	b510      	push	{r4, lr}
 8002a70:	460c      	mov	r4, r1
 8002a72:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8002a74:	b169      	cbz	r1, 8002a92 <__ssrefill_r+0x24>
 8002a76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002a7a:	4299      	cmp	r1, r3
 8002a7c:	d001      	beq.n	8002a82 <__ssrefill_r+0x14>
 8002a7e:	f000 fe0f 	bl	80036a0 <_free_r>
 8002a82:	2000      	movs	r0, #0
 8002a84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a86:	6360      	str	r0, [r4, #52]	; 0x34
 8002a88:	6063      	str	r3, [r4, #4]
 8002a8a:	b113      	cbz	r3, 8002a92 <__ssrefill_r+0x24>
 8002a8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a8e:	6023      	str	r3, [r4, #0]
 8002a90:	bd10      	pop	{r4, pc}
 8002a92:	6923      	ldr	r3, [r4, #16]
 8002a94:	f04f 30ff 	mov.w	r0, #4294967295
 8002a98:	6023      	str	r3, [r4, #0]
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	6063      	str	r3, [r4, #4]
 8002a9e:	89a3      	ldrh	r3, [r4, #12]
 8002aa0:	f043 0320 	orr.w	r3, r3, #32
 8002aa4:	81a3      	strh	r3, [r4, #12]
 8002aa6:	e7f3      	b.n	8002a90 <__ssrefill_r+0x22>

08002aa8 <__ssvfiscanf_r>:
 8002aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002aac:	460c      	mov	r4, r1
 8002aae:	2100      	movs	r1, #0
 8002ab0:	4606      	mov	r6, r0
 8002ab2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8002ab6:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8002aba:	49a7      	ldr	r1, [pc, #668]	; (8002d58 <__ssvfiscanf_r+0x2b0>)
 8002abc:	f10d 0804 	add.w	r8, sp, #4
 8002ac0:	91a0      	str	r1, [sp, #640]	; 0x280
 8002ac2:	49a6      	ldr	r1, [pc, #664]	; (8002d5c <__ssvfiscanf_r+0x2b4>)
 8002ac4:	4fa6      	ldr	r7, [pc, #664]	; (8002d60 <__ssvfiscanf_r+0x2b8>)
 8002ac6:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8002d64 <__ssvfiscanf_r+0x2bc>
 8002aca:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8002ace:	91a1      	str	r1, [sp, #644]	; 0x284
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	7813      	ldrb	r3, [r2, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 815c 	beq.w	8002d92 <__ssvfiscanf_r+0x2ea>
 8002ada:	5dd9      	ldrb	r1, [r3, r7]
 8002adc:	1c55      	adds	r5, r2, #1
 8002ade:	f011 0108 	ands.w	r1, r1, #8
 8002ae2:	d019      	beq.n	8002b18 <__ssvfiscanf_r+0x70>
 8002ae4:	6863      	ldr	r3, [r4, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	dd0f      	ble.n	8002b0a <__ssvfiscanf_r+0x62>
 8002aea:	6823      	ldr	r3, [r4, #0]
 8002aec:	781a      	ldrb	r2, [r3, #0]
 8002aee:	5cba      	ldrb	r2, [r7, r2]
 8002af0:	0712      	lsls	r2, r2, #28
 8002af2:	d401      	bmi.n	8002af8 <__ssvfiscanf_r+0x50>
 8002af4:	462a      	mov	r2, r5
 8002af6:	e7ec      	b.n	8002ad2 <__ssvfiscanf_r+0x2a>
 8002af8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002afa:	3301      	adds	r3, #1
 8002afc:	3201      	adds	r2, #1
 8002afe:	9245      	str	r2, [sp, #276]	; 0x114
 8002b00:	6862      	ldr	r2, [r4, #4]
 8002b02:	6023      	str	r3, [r4, #0]
 8002b04:	3a01      	subs	r2, #1
 8002b06:	6062      	str	r2, [r4, #4]
 8002b08:	e7ec      	b.n	8002ae4 <__ssvfiscanf_r+0x3c>
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	4630      	mov	r0, r6
 8002b0e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002b10:	4798      	blx	r3
 8002b12:	2800      	cmp	r0, #0
 8002b14:	d0e9      	beq.n	8002aea <__ssvfiscanf_r+0x42>
 8002b16:	e7ed      	b.n	8002af4 <__ssvfiscanf_r+0x4c>
 8002b18:	2b25      	cmp	r3, #37	; 0x25
 8002b1a:	d012      	beq.n	8002b42 <__ssvfiscanf_r+0x9a>
 8002b1c:	469a      	mov	sl, r3
 8002b1e:	6863      	ldr	r3, [r4, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f340 8094 	ble.w	8002c4e <__ssvfiscanf_r+0x1a6>
 8002b26:	6822      	ldr	r2, [r4, #0]
 8002b28:	7813      	ldrb	r3, [r2, #0]
 8002b2a:	4553      	cmp	r3, sl
 8002b2c:	f040 8131 	bne.w	8002d92 <__ssvfiscanf_r+0x2ea>
 8002b30:	6863      	ldr	r3, [r4, #4]
 8002b32:	3201      	adds	r2, #1
 8002b34:	3b01      	subs	r3, #1
 8002b36:	6063      	str	r3, [r4, #4]
 8002b38:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8002b3a:	6022      	str	r2, [r4, #0]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	9345      	str	r3, [sp, #276]	; 0x114
 8002b40:	e7d8      	b.n	8002af4 <__ssvfiscanf_r+0x4c>
 8002b42:	9141      	str	r1, [sp, #260]	; 0x104
 8002b44:	9143      	str	r1, [sp, #268]	; 0x10c
 8002b46:	7853      	ldrb	r3, [r2, #1]
 8002b48:	2b2a      	cmp	r3, #42	; 0x2a
 8002b4a:	bf04      	itt	eq
 8002b4c:	2310      	moveq	r3, #16
 8002b4e:	1c95      	addeq	r5, r2, #2
 8002b50:	f04f 020a 	mov.w	r2, #10
 8002b54:	bf08      	it	eq
 8002b56:	9341      	streq	r3, [sp, #260]	; 0x104
 8002b58:	46aa      	mov	sl, r5
 8002b5a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8002b5e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8002b62:	2b09      	cmp	r3, #9
 8002b64:	d91d      	bls.n	8002ba2 <__ssvfiscanf_r+0xfa>
 8002b66:	2203      	movs	r2, #3
 8002b68:	487e      	ldr	r0, [pc, #504]	; (8002d64 <__ssvfiscanf_r+0x2bc>)
 8002b6a:	f000 fd63 	bl	8003634 <memchr>
 8002b6e:	b140      	cbz	r0, 8002b82 <__ssvfiscanf_r+0xda>
 8002b70:	2301      	movs	r3, #1
 8002b72:	4655      	mov	r5, sl
 8002b74:	eba0 0009 	sub.w	r0, r0, r9
 8002b78:	fa03 f000 	lsl.w	r0, r3, r0
 8002b7c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002b7e:	4318      	orrs	r0, r3
 8002b80:	9041      	str	r0, [sp, #260]	; 0x104
 8002b82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002b86:	2b78      	cmp	r3, #120	; 0x78
 8002b88:	d806      	bhi.n	8002b98 <__ssvfiscanf_r+0xf0>
 8002b8a:	2b57      	cmp	r3, #87	; 0x57
 8002b8c:	d810      	bhi.n	8002bb0 <__ssvfiscanf_r+0x108>
 8002b8e:	2b25      	cmp	r3, #37	; 0x25
 8002b90:	d0c4      	beq.n	8002b1c <__ssvfiscanf_r+0x74>
 8002b92:	d857      	bhi.n	8002c44 <__ssvfiscanf_r+0x19c>
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d065      	beq.n	8002c64 <__ssvfiscanf_r+0x1bc>
 8002b98:	2303      	movs	r3, #3
 8002b9a:	9347      	str	r3, [sp, #284]	; 0x11c
 8002b9c:	230a      	movs	r3, #10
 8002b9e:	9342      	str	r3, [sp, #264]	; 0x108
 8002ba0:	e072      	b.n	8002c88 <__ssvfiscanf_r+0x1e0>
 8002ba2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8002ba4:	4655      	mov	r5, sl
 8002ba6:	fb02 1103 	mla	r1, r2, r3, r1
 8002baa:	3930      	subs	r1, #48	; 0x30
 8002bac:	9143      	str	r1, [sp, #268]	; 0x10c
 8002bae:	e7d3      	b.n	8002b58 <__ssvfiscanf_r+0xb0>
 8002bb0:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8002bb4:	2a20      	cmp	r2, #32
 8002bb6:	d8ef      	bhi.n	8002b98 <__ssvfiscanf_r+0xf0>
 8002bb8:	a101      	add	r1, pc, #4	; (adr r1, 8002bc0 <__ssvfiscanf_r+0x118>)
 8002bba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002bbe:	bf00      	nop
 8002bc0:	08002c73 	.word	0x08002c73
 8002bc4:	08002b99 	.word	0x08002b99
 8002bc8:	08002b99 	.word	0x08002b99
 8002bcc:	08002cd1 	.word	0x08002cd1
 8002bd0:	08002b99 	.word	0x08002b99
 8002bd4:	08002b99 	.word	0x08002b99
 8002bd8:	08002b99 	.word	0x08002b99
 8002bdc:	08002b99 	.word	0x08002b99
 8002be0:	08002b99 	.word	0x08002b99
 8002be4:	08002b99 	.word	0x08002b99
 8002be8:	08002b99 	.word	0x08002b99
 8002bec:	08002ce7 	.word	0x08002ce7
 8002bf0:	08002cbd 	.word	0x08002cbd
 8002bf4:	08002c4b 	.word	0x08002c4b
 8002bf8:	08002c4b 	.word	0x08002c4b
 8002bfc:	08002c4b 	.word	0x08002c4b
 8002c00:	08002b99 	.word	0x08002b99
 8002c04:	08002cc1 	.word	0x08002cc1
 8002c08:	08002b99 	.word	0x08002b99
 8002c0c:	08002b99 	.word	0x08002b99
 8002c10:	08002b99 	.word	0x08002b99
 8002c14:	08002b99 	.word	0x08002b99
 8002c18:	08002cf7 	.word	0x08002cf7
 8002c1c:	08002cc9 	.word	0x08002cc9
 8002c20:	08002c6b 	.word	0x08002c6b
 8002c24:	08002b99 	.word	0x08002b99
 8002c28:	08002b99 	.word	0x08002b99
 8002c2c:	08002cf3 	.word	0x08002cf3
 8002c30:	08002b99 	.word	0x08002b99
 8002c34:	08002cbd 	.word	0x08002cbd
 8002c38:	08002b99 	.word	0x08002b99
 8002c3c:	08002b99 	.word	0x08002b99
 8002c40:	08002c73 	.word	0x08002c73
 8002c44:	3b45      	subs	r3, #69	; 0x45
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d8a6      	bhi.n	8002b98 <__ssvfiscanf_r+0xf0>
 8002c4a:	2305      	movs	r3, #5
 8002c4c:	e01b      	b.n	8002c86 <__ssvfiscanf_r+0x1de>
 8002c4e:	4621      	mov	r1, r4
 8002c50:	4630      	mov	r0, r6
 8002c52:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002c54:	4798      	blx	r3
 8002c56:	2800      	cmp	r0, #0
 8002c58:	f43f af65 	beq.w	8002b26 <__ssvfiscanf_r+0x7e>
 8002c5c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002c5e:	2800      	cmp	r0, #0
 8002c60:	f040 808d 	bne.w	8002d7e <__ssvfiscanf_r+0x2d6>
 8002c64:	f04f 30ff 	mov.w	r0, #4294967295
 8002c68:	e08f      	b.n	8002d8a <__ssvfiscanf_r+0x2e2>
 8002c6a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002c6c:	f042 0220 	orr.w	r2, r2, #32
 8002c70:	9241      	str	r2, [sp, #260]	; 0x104
 8002c72:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002c74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c78:	9241      	str	r2, [sp, #260]	; 0x104
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	2b6f      	cmp	r3, #111	; 0x6f
 8002c7e:	bf34      	ite	cc
 8002c80:	2303      	movcc	r3, #3
 8002c82:	2304      	movcs	r3, #4
 8002c84:	9242      	str	r2, [sp, #264]	; 0x108
 8002c86:	9347      	str	r3, [sp, #284]	; 0x11c
 8002c88:	6863      	ldr	r3, [r4, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	dd42      	ble.n	8002d14 <__ssvfiscanf_r+0x26c>
 8002c8e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002c90:	0659      	lsls	r1, r3, #25
 8002c92:	d404      	bmi.n	8002c9e <__ssvfiscanf_r+0x1f6>
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	781a      	ldrb	r2, [r3, #0]
 8002c98:	5cba      	ldrb	r2, [r7, r2]
 8002c9a:	0712      	lsls	r2, r2, #28
 8002c9c:	d441      	bmi.n	8002d22 <__ssvfiscanf_r+0x27a>
 8002c9e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	dc50      	bgt.n	8002d46 <__ssvfiscanf_r+0x29e>
 8002ca4:	466b      	mov	r3, sp
 8002ca6:	4622      	mov	r2, r4
 8002ca8:	4630      	mov	r0, r6
 8002caa:	a941      	add	r1, sp, #260	; 0x104
 8002cac:	f000 fa0c 	bl	80030c8 <_scanf_chars>
 8002cb0:	2801      	cmp	r0, #1
 8002cb2:	d06e      	beq.n	8002d92 <__ssvfiscanf_r+0x2ea>
 8002cb4:	2802      	cmp	r0, #2
 8002cb6:	f47f af1d 	bne.w	8002af4 <__ssvfiscanf_r+0x4c>
 8002cba:	e7cf      	b.n	8002c5c <__ssvfiscanf_r+0x1b4>
 8002cbc:	220a      	movs	r2, #10
 8002cbe:	e7dd      	b.n	8002c7c <__ssvfiscanf_r+0x1d4>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	9342      	str	r3, [sp, #264]	; 0x108
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e7de      	b.n	8002c86 <__ssvfiscanf_r+0x1de>
 8002cc8:	2308      	movs	r3, #8
 8002cca:	9342      	str	r3, [sp, #264]	; 0x108
 8002ccc:	2304      	movs	r3, #4
 8002cce:	e7da      	b.n	8002c86 <__ssvfiscanf_r+0x1de>
 8002cd0:	4629      	mov	r1, r5
 8002cd2:	4640      	mov	r0, r8
 8002cd4:	f000 fb4a 	bl	800336c <__sccl>
 8002cd8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002cda:	4605      	mov	r5, r0
 8002cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ce0:	9341      	str	r3, [sp, #260]	; 0x104
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e7cf      	b.n	8002c86 <__ssvfiscanf_r+0x1de>
 8002ce6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cec:	9341      	str	r3, [sp, #260]	; 0x104
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e7c9      	b.n	8002c86 <__ssvfiscanf_r+0x1de>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e7c7      	b.n	8002c86 <__ssvfiscanf_r+0x1de>
 8002cf6:	9841      	ldr	r0, [sp, #260]	; 0x104
 8002cf8:	06c3      	lsls	r3, r0, #27
 8002cfa:	f53f aefb 	bmi.w	8002af4 <__ssvfiscanf_r+0x4c>
 8002cfe:	9b00      	ldr	r3, [sp, #0]
 8002d00:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002d02:	1d19      	adds	r1, r3, #4
 8002d04:	9100      	str	r1, [sp, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f010 0f01 	tst.w	r0, #1
 8002d0c:	bf14      	ite	ne
 8002d0e:	801a      	strhne	r2, [r3, #0]
 8002d10:	601a      	streq	r2, [r3, #0]
 8002d12:	e6ef      	b.n	8002af4 <__ssvfiscanf_r+0x4c>
 8002d14:	4621      	mov	r1, r4
 8002d16:	4630      	mov	r0, r6
 8002d18:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002d1a:	4798      	blx	r3
 8002d1c:	2800      	cmp	r0, #0
 8002d1e:	d0b6      	beq.n	8002c8e <__ssvfiscanf_r+0x1e6>
 8002d20:	e79c      	b.n	8002c5c <__ssvfiscanf_r+0x1b4>
 8002d22:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002d24:	3201      	adds	r2, #1
 8002d26:	9245      	str	r2, [sp, #276]	; 0x114
 8002d28:	6862      	ldr	r2, [r4, #4]
 8002d2a:	3a01      	subs	r2, #1
 8002d2c:	2a00      	cmp	r2, #0
 8002d2e:	6062      	str	r2, [r4, #4]
 8002d30:	dd02      	ble.n	8002d38 <__ssvfiscanf_r+0x290>
 8002d32:	3301      	adds	r3, #1
 8002d34:	6023      	str	r3, [r4, #0]
 8002d36:	e7ad      	b.n	8002c94 <__ssvfiscanf_r+0x1ec>
 8002d38:	4621      	mov	r1, r4
 8002d3a:	4630      	mov	r0, r6
 8002d3c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002d3e:	4798      	blx	r3
 8002d40:	2800      	cmp	r0, #0
 8002d42:	d0a7      	beq.n	8002c94 <__ssvfiscanf_r+0x1ec>
 8002d44:	e78a      	b.n	8002c5c <__ssvfiscanf_r+0x1b4>
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	dc0e      	bgt.n	8002d68 <__ssvfiscanf_r+0x2c0>
 8002d4a:	466b      	mov	r3, sp
 8002d4c:	4622      	mov	r2, r4
 8002d4e:	4630      	mov	r0, r6
 8002d50:	a941      	add	r1, sp, #260	; 0x104
 8002d52:	f000 fa13 	bl	800317c <_scanf_i>
 8002d56:	e7ab      	b.n	8002cb0 <__ssvfiscanf_r+0x208>
 8002d58:	080029f5 	.word	0x080029f5
 8002d5c:	08002a6f 	.word	0x08002a6f
 8002d60:	08003bad 	.word	0x08003bad
 8002d64:	08003b64 	.word	0x08003b64
 8002d68:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <__ssvfiscanf_r+0x2f0>)
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f43f aec2 	beq.w	8002af4 <__ssvfiscanf_r+0x4c>
 8002d70:	466b      	mov	r3, sp
 8002d72:	4622      	mov	r2, r4
 8002d74:	4630      	mov	r0, r6
 8002d76:	a941      	add	r1, sp, #260	; 0x104
 8002d78:	f3af 8000 	nop.w
 8002d7c:	e798      	b.n	8002cb0 <__ssvfiscanf_r+0x208>
 8002d7e:	89a3      	ldrh	r3, [r4, #12]
 8002d80:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002d84:	bf18      	it	ne
 8002d86:	f04f 30ff 	movne.w	r0, #4294967295
 8002d8a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8002d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d92:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002d94:	e7f9      	b.n	8002d8a <__ssvfiscanf_r+0x2e2>
 8002d96:	bf00      	nop
 8002d98:	00000000 	.word	0x00000000

08002d9c <_printf_common>:
 8002d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002da0:	4616      	mov	r6, r2
 8002da2:	4699      	mov	r9, r3
 8002da4:	688a      	ldr	r2, [r1, #8]
 8002da6:	690b      	ldr	r3, [r1, #16]
 8002da8:	4607      	mov	r7, r0
 8002daa:	4293      	cmp	r3, r2
 8002dac:	bfb8      	it	lt
 8002dae:	4613      	movlt	r3, r2
 8002db0:	6033      	str	r3, [r6, #0]
 8002db2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002db6:	460c      	mov	r4, r1
 8002db8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002dbc:	b10a      	cbz	r2, 8002dc2 <_printf_common+0x26>
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	6033      	str	r3, [r6, #0]
 8002dc2:	6823      	ldr	r3, [r4, #0]
 8002dc4:	0699      	lsls	r1, r3, #26
 8002dc6:	bf42      	ittt	mi
 8002dc8:	6833      	ldrmi	r3, [r6, #0]
 8002dca:	3302      	addmi	r3, #2
 8002dcc:	6033      	strmi	r3, [r6, #0]
 8002dce:	6825      	ldr	r5, [r4, #0]
 8002dd0:	f015 0506 	ands.w	r5, r5, #6
 8002dd4:	d106      	bne.n	8002de4 <_printf_common+0x48>
 8002dd6:	f104 0a19 	add.w	sl, r4, #25
 8002dda:	68e3      	ldr	r3, [r4, #12]
 8002ddc:	6832      	ldr	r2, [r6, #0]
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	42ab      	cmp	r3, r5
 8002de2:	dc28      	bgt.n	8002e36 <_printf_common+0x9a>
 8002de4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002de8:	1e13      	subs	r3, r2, #0
 8002dea:	6822      	ldr	r2, [r4, #0]
 8002dec:	bf18      	it	ne
 8002dee:	2301      	movne	r3, #1
 8002df0:	0692      	lsls	r2, r2, #26
 8002df2:	d42d      	bmi.n	8002e50 <_printf_common+0xb4>
 8002df4:	4649      	mov	r1, r9
 8002df6:	4638      	mov	r0, r7
 8002df8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002dfc:	47c0      	blx	r8
 8002dfe:	3001      	adds	r0, #1
 8002e00:	d020      	beq.n	8002e44 <_printf_common+0xa8>
 8002e02:	6823      	ldr	r3, [r4, #0]
 8002e04:	68e5      	ldr	r5, [r4, #12]
 8002e06:	f003 0306 	and.w	r3, r3, #6
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	bf18      	it	ne
 8002e0e:	2500      	movne	r5, #0
 8002e10:	6832      	ldr	r2, [r6, #0]
 8002e12:	f04f 0600 	mov.w	r6, #0
 8002e16:	68a3      	ldr	r3, [r4, #8]
 8002e18:	bf08      	it	eq
 8002e1a:	1aad      	subeq	r5, r5, r2
 8002e1c:	6922      	ldr	r2, [r4, #16]
 8002e1e:	bf08      	it	eq
 8002e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e24:	4293      	cmp	r3, r2
 8002e26:	bfc4      	itt	gt
 8002e28:	1a9b      	subgt	r3, r3, r2
 8002e2a:	18ed      	addgt	r5, r5, r3
 8002e2c:	341a      	adds	r4, #26
 8002e2e:	42b5      	cmp	r5, r6
 8002e30:	d11a      	bne.n	8002e68 <_printf_common+0xcc>
 8002e32:	2000      	movs	r0, #0
 8002e34:	e008      	b.n	8002e48 <_printf_common+0xac>
 8002e36:	2301      	movs	r3, #1
 8002e38:	4652      	mov	r2, sl
 8002e3a:	4649      	mov	r1, r9
 8002e3c:	4638      	mov	r0, r7
 8002e3e:	47c0      	blx	r8
 8002e40:	3001      	adds	r0, #1
 8002e42:	d103      	bne.n	8002e4c <_printf_common+0xb0>
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295
 8002e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e4c:	3501      	adds	r5, #1
 8002e4e:	e7c4      	b.n	8002dda <_printf_common+0x3e>
 8002e50:	2030      	movs	r0, #48	; 0x30
 8002e52:	18e1      	adds	r1, r4, r3
 8002e54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e58:	1c5a      	adds	r2, r3, #1
 8002e5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e5e:	4422      	add	r2, r4
 8002e60:	3302      	adds	r3, #2
 8002e62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e66:	e7c5      	b.n	8002df4 <_printf_common+0x58>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	4622      	mov	r2, r4
 8002e6c:	4649      	mov	r1, r9
 8002e6e:	4638      	mov	r0, r7
 8002e70:	47c0      	blx	r8
 8002e72:	3001      	adds	r0, #1
 8002e74:	d0e6      	beq.n	8002e44 <_printf_common+0xa8>
 8002e76:	3601      	adds	r6, #1
 8002e78:	e7d9      	b.n	8002e2e <_printf_common+0x92>
	...

08002e7c <_printf_i>:
 8002e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e80:	7e0f      	ldrb	r7, [r1, #24]
 8002e82:	4691      	mov	r9, r2
 8002e84:	2f78      	cmp	r7, #120	; 0x78
 8002e86:	4680      	mov	r8, r0
 8002e88:	460c      	mov	r4, r1
 8002e8a:	469a      	mov	sl, r3
 8002e8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002e8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002e92:	d807      	bhi.n	8002ea4 <_printf_i+0x28>
 8002e94:	2f62      	cmp	r7, #98	; 0x62
 8002e96:	d80a      	bhi.n	8002eae <_printf_i+0x32>
 8002e98:	2f00      	cmp	r7, #0
 8002e9a:	f000 80d9 	beq.w	8003050 <_printf_i+0x1d4>
 8002e9e:	2f58      	cmp	r7, #88	; 0x58
 8002ea0:	f000 80a4 	beq.w	8002fec <_printf_i+0x170>
 8002ea4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ea8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002eac:	e03a      	b.n	8002f24 <_printf_i+0xa8>
 8002eae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002eb2:	2b15      	cmp	r3, #21
 8002eb4:	d8f6      	bhi.n	8002ea4 <_printf_i+0x28>
 8002eb6:	a101      	add	r1, pc, #4	; (adr r1, 8002ebc <_printf_i+0x40>)
 8002eb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ebc:	08002f15 	.word	0x08002f15
 8002ec0:	08002f29 	.word	0x08002f29
 8002ec4:	08002ea5 	.word	0x08002ea5
 8002ec8:	08002ea5 	.word	0x08002ea5
 8002ecc:	08002ea5 	.word	0x08002ea5
 8002ed0:	08002ea5 	.word	0x08002ea5
 8002ed4:	08002f29 	.word	0x08002f29
 8002ed8:	08002ea5 	.word	0x08002ea5
 8002edc:	08002ea5 	.word	0x08002ea5
 8002ee0:	08002ea5 	.word	0x08002ea5
 8002ee4:	08002ea5 	.word	0x08002ea5
 8002ee8:	08003037 	.word	0x08003037
 8002eec:	08002f59 	.word	0x08002f59
 8002ef0:	08003019 	.word	0x08003019
 8002ef4:	08002ea5 	.word	0x08002ea5
 8002ef8:	08002ea5 	.word	0x08002ea5
 8002efc:	08003059 	.word	0x08003059
 8002f00:	08002ea5 	.word	0x08002ea5
 8002f04:	08002f59 	.word	0x08002f59
 8002f08:	08002ea5 	.word	0x08002ea5
 8002f0c:	08002ea5 	.word	0x08002ea5
 8002f10:	08003021 	.word	0x08003021
 8002f14:	682b      	ldr	r3, [r5, #0]
 8002f16:	1d1a      	adds	r2, r3, #4
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	602a      	str	r2, [r5, #0]
 8002f1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0a4      	b.n	8003072 <_printf_i+0x1f6>
 8002f28:	6820      	ldr	r0, [r4, #0]
 8002f2a:	6829      	ldr	r1, [r5, #0]
 8002f2c:	0606      	lsls	r6, r0, #24
 8002f2e:	f101 0304 	add.w	r3, r1, #4
 8002f32:	d50a      	bpl.n	8002f4a <_printf_i+0xce>
 8002f34:	680e      	ldr	r6, [r1, #0]
 8002f36:	602b      	str	r3, [r5, #0]
 8002f38:	2e00      	cmp	r6, #0
 8002f3a:	da03      	bge.n	8002f44 <_printf_i+0xc8>
 8002f3c:	232d      	movs	r3, #45	; 0x2d
 8002f3e:	4276      	negs	r6, r6
 8002f40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f44:	230a      	movs	r3, #10
 8002f46:	485e      	ldr	r0, [pc, #376]	; (80030c0 <_printf_i+0x244>)
 8002f48:	e019      	b.n	8002f7e <_printf_i+0x102>
 8002f4a:	680e      	ldr	r6, [r1, #0]
 8002f4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f50:	602b      	str	r3, [r5, #0]
 8002f52:	bf18      	it	ne
 8002f54:	b236      	sxthne	r6, r6
 8002f56:	e7ef      	b.n	8002f38 <_printf_i+0xbc>
 8002f58:	682b      	ldr	r3, [r5, #0]
 8002f5a:	6820      	ldr	r0, [r4, #0]
 8002f5c:	1d19      	adds	r1, r3, #4
 8002f5e:	6029      	str	r1, [r5, #0]
 8002f60:	0601      	lsls	r1, r0, #24
 8002f62:	d501      	bpl.n	8002f68 <_printf_i+0xec>
 8002f64:	681e      	ldr	r6, [r3, #0]
 8002f66:	e002      	b.n	8002f6e <_printf_i+0xf2>
 8002f68:	0646      	lsls	r6, r0, #25
 8002f6a:	d5fb      	bpl.n	8002f64 <_printf_i+0xe8>
 8002f6c:	881e      	ldrh	r6, [r3, #0]
 8002f6e:	2f6f      	cmp	r7, #111	; 0x6f
 8002f70:	bf0c      	ite	eq
 8002f72:	2308      	moveq	r3, #8
 8002f74:	230a      	movne	r3, #10
 8002f76:	4852      	ldr	r0, [pc, #328]	; (80030c0 <_printf_i+0x244>)
 8002f78:	2100      	movs	r1, #0
 8002f7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f7e:	6865      	ldr	r5, [r4, #4]
 8002f80:	2d00      	cmp	r5, #0
 8002f82:	bfa8      	it	ge
 8002f84:	6821      	ldrge	r1, [r4, #0]
 8002f86:	60a5      	str	r5, [r4, #8]
 8002f88:	bfa4      	itt	ge
 8002f8a:	f021 0104 	bicge.w	r1, r1, #4
 8002f8e:	6021      	strge	r1, [r4, #0]
 8002f90:	b90e      	cbnz	r6, 8002f96 <_printf_i+0x11a>
 8002f92:	2d00      	cmp	r5, #0
 8002f94:	d04d      	beq.n	8003032 <_printf_i+0x1b6>
 8002f96:	4615      	mov	r5, r2
 8002f98:	fbb6 f1f3 	udiv	r1, r6, r3
 8002f9c:	fb03 6711 	mls	r7, r3, r1, r6
 8002fa0:	5dc7      	ldrb	r7, [r0, r7]
 8002fa2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002fa6:	4637      	mov	r7, r6
 8002fa8:	42bb      	cmp	r3, r7
 8002faa:	460e      	mov	r6, r1
 8002fac:	d9f4      	bls.n	8002f98 <_printf_i+0x11c>
 8002fae:	2b08      	cmp	r3, #8
 8002fb0:	d10b      	bne.n	8002fca <_printf_i+0x14e>
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	07de      	lsls	r6, r3, #31
 8002fb6:	d508      	bpl.n	8002fca <_printf_i+0x14e>
 8002fb8:	6923      	ldr	r3, [r4, #16]
 8002fba:	6861      	ldr	r1, [r4, #4]
 8002fbc:	4299      	cmp	r1, r3
 8002fbe:	bfde      	ittt	le
 8002fc0:	2330      	movle	r3, #48	; 0x30
 8002fc2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fc6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fca:	1b52      	subs	r2, r2, r5
 8002fcc:	6122      	str	r2, [r4, #16]
 8002fce:	464b      	mov	r3, r9
 8002fd0:	4621      	mov	r1, r4
 8002fd2:	4640      	mov	r0, r8
 8002fd4:	f8cd a000 	str.w	sl, [sp]
 8002fd8:	aa03      	add	r2, sp, #12
 8002fda:	f7ff fedf 	bl	8002d9c <_printf_common>
 8002fde:	3001      	adds	r0, #1
 8002fe0:	d14c      	bne.n	800307c <_printf_i+0x200>
 8002fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe6:	b004      	add	sp, #16
 8002fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fec:	4834      	ldr	r0, [pc, #208]	; (80030c0 <_printf_i+0x244>)
 8002fee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002ff2:	6829      	ldr	r1, [r5, #0]
 8002ff4:	6823      	ldr	r3, [r4, #0]
 8002ff6:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ffa:	6029      	str	r1, [r5, #0]
 8002ffc:	061d      	lsls	r5, r3, #24
 8002ffe:	d514      	bpl.n	800302a <_printf_i+0x1ae>
 8003000:	07df      	lsls	r7, r3, #31
 8003002:	bf44      	itt	mi
 8003004:	f043 0320 	orrmi.w	r3, r3, #32
 8003008:	6023      	strmi	r3, [r4, #0]
 800300a:	b91e      	cbnz	r6, 8003014 <_printf_i+0x198>
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	f023 0320 	bic.w	r3, r3, #32
 8003012:	6023      	str	r3, [r4, #0]
 8003014:	2310      	movs	r3, #16
 8003016:	e7af      	b.n	8002f78 <_printf_i+0xfc>
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	f043 0320 	orr.w	r3, r3, #32
 800301e:	6023      	str	r3, [r4, #0]
 8003020:	2378      	movs	r3, #120	; 0x78
 8003022:	4828      	ldr	r0, [pc, #160]	; (80030c4 <_printf_i+0x248>)
 8003024:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003028:	e7e3      	b.n	8002ff2 <_printf_i+0x176>
 800302a:	0659      	lsls	r1, r3, #25
 800302c:	bf48      	it	mi
 800302e:	b2b6      	uxthmi	r6, r6
 8003030:	e7e6      	b.n	8003000 <_printf_i+0x184>
 8003032:	4615      	mov	r5, r2
 8003034:	e7bb      	b.n	8002fae <_printf_i+0x132>
 8003036:	682b      	ldr	r3, [r5, #0]
 8003038:	6826      	ldr	r6, [r4, #0]
 800303a:	1d18      	adds	r0, r3, #4
 800303c:	6961      	ldr	r1, [r4, #20]
 800303e:	6028      	str	r0, [r5, #0]
 8003040:	0635      	lsls	r5, r6, #24
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	d501      	bpl.n	800304a <_printf_i+0x1ce>
 8003046:	6019      	str	r1, [r3, #0]
 8003048:	e002      	b.n	8003050 <_printf_i+0x1d4>
 800304a:	0670      	lsls	r0, r6, #25
 800304c:	d5fb      	bpl.n	8003046 <_printf_i+0x1ca>
 800304e:	8019      	strh	r1, [r3, #0]
 8003050:	2300      	movs	r3, #0
 8003052:	4615      	mov	r5, r2
 8003054:	6123      	str	r3, [r4, #16]
 8003056:	e7ba      	b.n	8002fce <_printf_i+0x152>
 8003058:	682b      	ldr	r3, [r5, #0]
 800305a:	2100      	movs	r1, #0
 800305c:	1d1a      	adds	r2, r3, #4
 800305e:	602a      	str	r2, [r5, #0]
 8003060:	681d      	ldr	r5, [r3, #0]
 8003062:	6862      	ldr	r2, [r4, #4]
 8003064:	4628      	mov	r0, r5
 8003066:	f000 fae5 	bl	8003634 <memchr>
 800306a:	b108      	cbz	r0, 8003070 <_printf_i+0x1f4>
 800306c:	1b40      	subs	r0, r0, r5
 800306e:	6060      	str	r0, [r4, #4]
 8003070:	6863      	ldr	r3, [r4, #4]
 8003072:	6123      	str	r3, [r4, #16]
 8003074:	2300      	movs	r3, #0
 8003076:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800307a:	e7a8      	b.n	8002fce <_printf_i+0x152>
 800307c:	462a      	mov	r2, r5
 800307e:	4649      	mov	r1, r9
 8003080:	4640      	mov	r0, r8
 8003082:	6923      	ldr	r3, [r4, #16]
 8003084:	47d0      	blx	sl
 8003086:	3001      	adds	r0, #1
 8003088:	d0ab      	beq.n	8002fe2 <_printf_i+0x166>
 800308a:	6823      	ldr	r3, [r4, #0]
 800308c:	079b      	lsls	r3, r3, #30
 800308e:	d413      	bmi.n	80030b8 <_printf_i+0x23c>
 8003090:	68e0      	ldr	r0, [r4, #12]
 8003092:	9b03      	ldr	r3, [sp, #12]
 8003094:	4298      	cmp	r0, r3
 8003096:	bfb8      	it	lt
 8003098:	4618      	movlt	r0, r3
 800309a:	e7a4      	b.n	8002fe6 <_printf_i+0x16a>
 800309c:	2301      	movs	r3, #1
 800309e:	4632      	mov	r2, r6
 80030a0:	4649      	mov	r1, r9
 80030a2:	4640      	mov	r0, r8
 80030a4:	47d0      	blx	sl
 80030a6:	3001      	adds	r0, #1
 80030a8:	d09b      	beq.n	8002fe2 <_printf_i+0x166>
 80030aa:	3501      	adds	r5, #1
 80030ac:	68e3      	ldr	r3, [r4, #12]
 80030ae:	9903      	ldr	r1, [sp, #12]
 80030b0:	1a5b      	subs	r3, r3, r1
 80030b2:	42ab      	cmp	r3, r5
 80030b4:	dcf2      	bgt.n	800309c <_printf_i+0x220>
 80030b6:	e7eb      	b.n	8003090 <_printf_i+0x214>
 80030b8:	2500      	movs	r5, #0
 80030ba:	f104 0619 	add.w	r6, r4, #25
 80030be:	e7f5      	b.n	80030ac <_printf_i+0x230>
 80030c0:	08003b6f 	.word	0x08003b6f
 80030c4:	08003b80 	.word	0x08003b80

080030c8 <_scanf_chars>:
 80030c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030cc:	4615      	mov	r5, r2
 80030ce:	688a      	ldr	r2, [r1, #8]
 80030d0:	4680      	mov	r8, r0
 80030d2:	460c      	mov	r4, r1
 80030d4:	b932      	cbnz	r2, 80030e4 <_scanf_chars+0x1c>
 80030d6:	698a      	ldr	r2, [r1, #24]
 80030d8:	2a00      	cmp	r2, #0
 80030da:	bf0c      	ite	eq
 80030dc:	2201      	moveq	r2, #1
 80030de:	f04f 32ff 	movne.w	r2, #4294967295
 80030e2:	608a      	str	r2, [r1, #8]
 80030e4:	2700      	movs	r7, #0
 80030e6:	6822      	ldr	r2, [r4, #0]
 80030e8:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003178 <_scanf_chars+0xb0>
 80030ec:	06d1      	lsls	r1, r2, #27
 80030ee:	bf5f      	itttt	pl
 80030f0:	681a      	ldrpl	r2, [r3, #0]
 80030f2:	1d11      	addpl	r1, r2, #4
 80030f4:	6019      	strpl	r1, [r3, #0]
 80030f6:	6816      	ldrpl	r6, [r2, #0]
 80030f8:	69a0      	ldr	r0, [r4, #24]
 80030fa:	b188      	cbz	r0, 8003120 <_scanf_chars+0x58>
 80030fc:	2801      	cmp	r0, #1
 80030fe:	d107      	bne.n	8003110 <_scanf_chars+0x48>
 8003100:	682b      	ldr	r3, [r5, #0]
 8003102:	781a      	ldrb	r2, [r3, #0]
 8003104:	6963      	ldr	r3, [r4, #20]
 8003106:	5c9b      	ldrb	r3, [r3, r2]
 8003108:	b953      	cbnz	r3, 8003120 <_scanf_chars+0x58>
 800310a:	2f00      	cmp	r7, #0
 800310c:	d031      	beq.n	8003172 <_scanf_chars+0xaa>
 800310e:	e022      	b.n	8003156 <_scanf_chars+0x8e>
 8003110:	2802      	cmp	r0, #2
 8003112:	d120      	bne.n	8003156 <_scanf_chars+0x8e>
 8003114:	682b      	ldr	r3, [r5, #0]
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	f813 3009 	ldrb.w	r3, [r3, r9]
 800311c:	071b      	lsls	r3, r3, #28
 800311e:	d41a      	bmi.n	8003156 <_scanf_chars+0x8e>
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	3701      	adds	r7, #1
 8003124:	06da      	lsls	r2, r3, #27
 8003126:	bf5e      	ittt	pl
 8003128:	682b      	ldrpl	r3, [r5, #0]
 800312a:	781b      	ldrbpl	r3, [r3, #0]
 800312c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8003130:	682a      	ldr	r2, [r5, #0]
 8003132:	686b      	ldr	r3, [r5, #4]
 8003134:	3201      	adds	r2, #1
 8003136:	602a      	str	r2, [r5, #0]
 8003138:	68a2      	ldr	r2, [r4, #8]
 800313a:	3b01      	subs	r3, #1
 800313c:	3a01      	subs	r2, #1
 800313e:	606b      	str	r3, [r5, #4]
 8003140:	60a2      	str	r2, [r4, #8]
 8003142:	b142      	cbz	r2, 8003156 <_scanf_chars+0x8e>
 8003144:	2b00      	cmp	r3, #0
 8003146:	dcd7      	bgt.n	80030f8 <_scanf_chars+0x30>
 8003148:	4629      	mov	r1, r5
 800314a:	4640      	mov	r0, r8
 800314c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003150:	4798      	blx	r3
 8003152:	2800      	cmp	r0, #0
 8003154:	d0d0      	beq.n	80030f8 <_scanf_chars+0x30>
 8003156:	6823      	ldr	r3, [r4, #0]
 8003158:	f013 0310 	ands.w	r3, r3, #16
 800315c:	d105      	bne.n	800316a <_scanf_chars+0xa2>
 800315e:	68e2      	ldr	r2, [r4, #12]
 8003160:	3201      	adds	r2, #1
 8003162:	60e2      	str	r2, [r4, #12]
 8003164:	69a2      	ldr	r2, [r4, #24]
 8003166:	b102      	cbz	r2, 800316a <_scanf_chars+0xa2>
 8003168:	7033      	strb	r3, [r6, #0]
 800316a:	2000      	movs	r0, #0
 800316c:	6923      	ldr	r3, [r4, #16]
 800316e:	443b      	add	r3, r7
 8003170:	6123      	str	r3, [r4, #16]
 8003172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003176:	bf00      	nop
 8003178:	08003bad 	.word	0x08003bad

0800317c <_scanf_i>:
 800317c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003180:	460c      	mov	r4, r1
 8003182:	4698      	mov	r8, r3
 8003184:	4b75      	ldr	r3, [pc, #468]	; (800335c <_scanf_i+0x1e0>)
 8003186:	b087      	sub	sp, #28
 8003188:	4682      	mov	sl, r0
 800318a:	4616      	mov	r6, r2
 800318c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003190:	ab03      	add	r3, sp, #12
 8003192:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003196:	4b72      	ldr	r3, [pc, #456]	; (8003360 <_scanf_i+0x1e4>)
 8003198:	69a1      	ldr	r1, [r4, #24]
 800319a:	4a72      	ldr	r2, [pc, #456]	; (8003364 <_scanf_i+0x1e8>)
 800319c:	4627      	mov	r7, r4
 800319e:	2903      	cmp	r1, #3
 80031a0:	bf18      	it	ne
 80031a2:	461a      	movne	r2, r3
 80031a4:	68a3      	ldr	r3, [r4, #8]
 80031a6:	9201      	str	r2, [sp, #4]
 80031a8:	1e5a      	subs	r2, r3, #1
 80031aa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80031ae:	bf81      	itttt	hi
 80031b0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80031b4:	eb03 0905 	addhi.w	r9, r3, r5
 80031b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80031bc:	60a3      	strhi	r3, [r4, #8]
 80031be:	f857 3b1c 	ldr.w	r3, [r7], #28
 80031c2:	bf98      	it	ls
 80031c4:	f04f 0900 	movls.w	r9, #0
 80031c8:	463d      	mov	r5, r7
 80031ca:	f04f 0b00 	mov.w	fp, #0
 80031ce:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80031d2:	6023      	str	r3, [r4, #0]
 80031d4:	6831      	ldr	r1, [r6, #0]
 80031d6:	ab03      	add	r3, sp, #12
 80031d8:	2202      	movs	r2, #2
 80031da:	7809      	ldrb	r1, [r1, #0]
 80031dc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80031e0:	f000 fa28 	bl	8003634 <memchr>
 80031e4:	b328      	cbz	r0, 8003232 <_scanf_i+0xb6>
 80031e6:	f1bb 0f01 	cmp.w	fp, #1
 80031ea:	d159      	bne.n	80032a0 <_scanf_i+0x124>
 80031ec:	6862      	ldr	r2, [r4, #4]
 80031ee:	b92a      	cbnz	r2, 80031fc <_scanf_i+0x80>
 80031f0:	2308      	movs	r3, #8
 80031f2:	6822      	ldr	r2, [r4, #0]
 80031f4:	6063      	str	r3, [r4, #4]
 80031f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031fa:	6022      	str	r2, [r4, #0]
 80031fc:	6822      	ldr	r2, [r4, #0]
 80031fe:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8003202:	6022      	str	r2, [r4, #0]
 8003204:	68a2      	ldr	r2, [r4, #8]
 8003206:	1e51      	subs	r1, r2, #1
 8003208:	60a1      	str	r1, [r4, #8]
 800320a:	b192      	cbz	r2, 8003232 <_scanf_i+0xb6>
 800320c:	6832      	ldr	r2, [r6, #0]
 800320e:	1c51      	adds	r1, r2, #1
 8003210:	6031      	str	r1, [r6, #0]
 8003212:	7812      	ldrb	r2, [r2, #0]
 8003214:	f805 2b01 	strb.w	r2, [r5], #1
 8003218:	6872      	ldr	r2, [r6, #4]
 800321a:	3a01      	subs	r2, #1
 800321c:	2a00      	cmp	r2, #0
 800321e:	6072      	str	r2, [r6, #4]
 8003220:	dc07      	bgt.n	8003232 <_scanf_i+0xb6>
 8003222:	4631      	mov	r1, r6
 8003224:	4650      	mov	r0, sl
 8003226:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800322a:	4790      	blx	r2
 800322c:	2800      	cmp	r0, #0
 800322e:	f040 8085 	bne.w	800333c <_scanf_i+0x1c0>
 8003232:	f10b 0b01 	add.w	fp, fp, #1
 8003236:	f1bb 0f03 	cmp.w	fp, #3
 800323a:	d1cb      	bne.n	80031d4 <_scanf_i+0x58>
 800323c:	6863      	ldr	r3, [r4, #4]
 800323e:	b90b      	cbnz	r3, 8003244 <_scanf_i+0xc8>
 8003240:	230a      	movs	r3, #10
 8003242:	6063      	str	r3, [r4, #4]
 8003244:	6863      	ldr	r3, [r4, #4]
 8003246:	4948      	ldr	r1, [pc, #288]	; (8003368 <_scanf_i+0x1ec>)
 8003248:	6960      	ldr	r0, [r4, #20]
 800324a:	1ac9      	subs	r1, r1, r3
 800324c:	f000 f88e 	bl	800336c <__sccl>
 8003250:	f04f 0b00 	mov.w	fp, #0
 8003254:	68a3      	ldr	r3, [r4, #8]
 8003256:	6822      	ldr	r2, [r4, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d03d      	beq.n	80032d8 <_scanf_i+0x15c>
 800325c:	6831      	ldr	r1, [r6, #0]
 800325e:	6960      	ldr	r0, [r4, #20]
 8003260:	f891 c000 	ldrb.w	ip, [r1]
 8003264:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003268:	2800      	cmp	r0, #0
 800326a:	d035      	beq.n	80032d8 <_scanf_i+0x15c>
 800326c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8003270:	d124      	bne.n	80032bc <_scanf_i+0x140>
 8003272:	0510      	lsls	r0, r2, #20
 8003274:	d522      	bpl.n	80032bc <_scanf_i+0x140>
 8003276:	f10b 0b01 	add.w	fp, fp, #1
 800327a:	f1b9 0f00 	cmp.w	r9, #0
 800327e:	d003      	beq.n	8003288 <_scanf_i+0x10c>
 8003280:	3301      	adds	r3, #1
 8003282:	f109 39ff 	add.w	r9, r9, #4294967295
 8003286:	60a3      	str	r3, [r4, #8]
 8003288:	6873      	ldr	r3, [r6, #4]
 800328a:	3b01      	subs	r3, #1
 800328c:	2b00      	cmp	r3, #0
 800328e:	6073      	str	r3, [r6, #4]
 8003290:	dd1b      	ble.n	80032ca <_scanf_i+0x14e>
 8003292:	6833      	ldr	r3, [r6, #0]
 8003294:	3301      	adds	r3, #1
 8003296:	6033      	str	r3, [r6, #0]
 8003298:	68a3      	ldr	r3, [r4, #8]
 800329a:	3b01      	subs	r3, #1
 800329c:	60a3      	str	r3, [r4, #8]
 800329e:	e7d9      	b.n	8003254 <_scanf_i+0xd8>
 80032a0:	f1bb 0f02 	cmp.w	fp, #2
 80032a4:	d1ae      	bne.n	8003204 <_scanf_i+0x88>
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80032ac:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80032b0:	d1bf      	bne.n	8003232 <_scanf_i+0xb6>
 80032b2:	2310      	movs	r3, #16
 80032b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032b8:	6063      	str	r3, [r4, #4]
 80032ba:	e7a2      	b.n	8003202 <_scanf_i+0x86>
 80032bc:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80032c0:	6022      	str	r2, [r4, #0]
 80032c2:	780b      	ldrb	r3, [r1, #0]
 80032c4:	f805 3b01 	strb.w	r3, [r5], #1
 80032c8:	e7de      	b.n	8003288 <_scanf_i+0x10c>
 80032ca:	4631      	mov	r1, r6
 80032cc:	4650      	mov	r0, sl
 80032ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80032d2:	4798      	blx	r3
 80032d4:	2800      	cmp	r0, #0
 80032d6:	d0df      	beq.n	8003298 <_scanf_i+0x11c>
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	05db      	lsls	r3, r3, #23
 80032dc:	d50d      	bpl.n	80032fa <_scanf_i+0x17e>
 80032de:	42bd      	cmp	r5, r7
 80032e0:	d909      	bls.n	80032f6 <_scanf_i+0x17a>
 80032e2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80032e6:	4632      	mov	r2, r6
 80032e8:	4650      	mov	r0, sl
 80032ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80032ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80032f2:	4798      	blx	r3
 80032f4:	464d      	mov	r5, r9
 80032f6:	42bd      	cmp	r5, r7
 80032f8:	d02d      	beq.n	8003356 <_scanf_i+0x1da>
 80032fa:	6822      	ldr	r2, [r4, #0]
 80032fc:	f012 0210 	ands.w	r2, r2, #16
 8003300:	d113      	bne.n	800332a <_scanf_i+0x1ae>
 8003302:	702a      	strb	r2, [r5, #0]
 8003304:	4639      	mov	r1, r7
 8003306:	6863      	ldr	r3, [r4, #4]
 8003308:	4650      	mov	r0, sl
 800330a:	9e01      	ldr	r6, [sp, #4]
 800330c:	47b0      	blx	r6
 800330e:	6821      	ldr	r1, [r4, #0]
 8003310:	f8d8 3000 	ldr.w	r3, [r8]
 8003314:	f011 0f20 	tst.w	r1, #32
 8003318:	d013      	beq.n	8003342 <_scanf_i+0x1c6>
 800331a:	1d1a      	adds	r2, r3, #4
 800331c:	f8c8 2000 	str.w	r2, [r8]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6018      	str	r0, [r3, #0]
 8003324:	68e3      	ldr	r3, [r4, #12]
 8003326:	3301      	adds	r3, #1
 8003328:	60e3      	str	r3, [r4, #12]
 800332a:	2000      	movs	r0, #0
 800332c:	1bed      	subs	r5, r5, r7
 800332e:	44ab      	add	fp, r5
 8003330:	6925      	ldr	r5, [r4, #16]
 8003332:	445d      	add	r5, fp
 8003334:	6125      	str	r5, [r4, #16]
 8003336:	b007      	add	sp, #28
 8003338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800333c:	f04f 0b00 	mov.w	fp, #0
 8003340:	e7ca      	b.n	80032d8 <_scanf_i+0x15c>
 8003342:	1d1a      	adds	r2, r3, #4
 8003344:	f8c8 2000 	str.w	r2, [r8]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f011 0f01 	tst.w	r1, #1
 800334e:	bf14      	ite	ne
 8003350:	8018      	strhne	r0, [r3, #0]
 8003352:	6018      	streq	r0, [r3, #0]
 8003354:	e7e6      	b.n	8003324 <_scanf_i+0x1a8>
 8003356:	2001      	movs	r0, #1
 8003358:	e7ed      	b.n	8003336 <_scanf_i+0x1ba>
 800335a:	bf00      	nop
 800335c:	08003b28 	.word	0x08003b28
 8003360:	080035bd 	.word	0x080035bd
 8003364:	080034d5 	.word	0x080034d5
 8003368:	08003baa 	.word	0x08003baa

0800336c <__sccl>:
 800336c:	b570      	push	{r4, r5, r6, lr}
 800336e:	780b      	ldrb	r3, [r1, #0]
 8003370:	4604      	mov	r4, r0
 8003372:	2b5e      	cmp	r3, #94	; 0x5e
 8003374:	bf13      	iteet	ne
 8003376:	2200      	movne	r2, #0
 8003378:	2201      	moveq	r2, #1
 800337a:	784b      	ldrbeq	r3, [r1, #1]
 800337c:	1c48      	addne	r0, r1, #1
 800337e:	bf08      	it	eq
 8003380:	1c88      	addeq	r0, r1, #2
 8003382:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8003386:	1e61      	subs	r1, r4, #1
 8003388:	f801 2f01 	strb.w	r2, [r1, #1]!
 800338c:	42a9      	cmp	r1, r5
 800338e:	d1fb      	bne.n	8003388 <__sccl+0x1c>
 8003390:	b90b      	cbnz	r3, 8003396 <__sccl+0x2a>
 8003392:	3801      	subs	r0, #1
 8003394:	bd70      	pop	{r4, r5, r6, pc}
 8003396:	f082 0201 	eor.w	r2, r2, #1
 800339a:	4605      	mov	r5, r0
 800339c:	54e2      	strb	r2, [r4, r3]
 800339e:	4628      	mov	r0, r5
 80033a0:	f810 1b01 	ldrb.w	r1, [r0], #1
 80033a4:	292d      	cmp	r1, #45	; 0x2d
 80033a6:	d006      	beq.n	80033b6 <__sccl+0x4a>
 80033a8:	295d      	cmp	r1, #93	; 0x5d
 80033aa:	d0f3      	beq.n	8003394 <__sccl+0x28>
 80033ac:	b909      	cbnz	r1, 80033b2 <__sccl+0x46>
 80033ae:	4628      	mov	r0, r5
 80033b0:	e7f0      	b.n	8003394 <__sccl+0x28>
 80033b2:	460b      	mov	r3, r1
 80033b4:	e7f1      	b.n	800339a <__sccl+0x2e>
 80033b6:	786e      	ldrb	r6, [r5, #1]
 80033b8:	2e5d      	cmp	r6, #93	; 0x5d
 80033ba:	d0fa      	beq.n	80033b2 <__sccl+0x46>
 80033bc:	42b3      	cmp	r3, r6
 80033be:	dcf8      	bgt.n	80033b2 <__sccl+0x46>
 80033c0:	4619      	mov	r1, r3
 80033c2:	3502      	adds	r5, #2
 80033c4:	3101      	adds	r1, #1
 80033c6:	428e      	cmp	r6, r1
 80033c8:	5462      	strb	r2, [r4, r1]
 80033ca:	dcfb      	bgt.n	80033c4 <__sccl+0x58>
 80033cc:	1af1      	subs	r1, r6, r3
 80033ce:	3901      	subs	r1, #1
 80033d0:	42b3      	cmp	r3, r6
 80033d2:	bfa8      	it	ge
 80033d4:	2100      	movge	r1, #0
 80033d6:	1c58      	adds	r0, r3, #1
 80033d8:	1843      	adds	r3, r0, r1
 80033da:	e7e0      	b.n	800339e <__sccl+0x32>

080033dc <_strtol_l.constprop.0>:
 80033dc:	2b01      	cmp	r3, #1
 80033de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033e2:	4680      	mov	r8, r0
 80033e4:	d001      	beq.n	80033ea <_strtol_l.constprop.0+0xe>
 80033e6:	2b24      	cmp	r3, #36	; 0x24
 80033e8:	d906      	bls.n	80033f8 <_strtol_l.constprop.0+0x1c>
 80033ea:	f7ff f919 	bl	8002620 <__errno>
 80033ee:	2316      	movs	r3, #22
 80033f0:	6003      	str	r3, [r0, #0]
 80033f2:	2000      	movs	r0, #0
 80033f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f8:	460d      	mov	r5, r1
 80033fa:	4f35      	ldr	r7, [pc, #212]	; (80034d0 <_strtol_l.constprop.0+0xf4>)
 80033fc:	4628      	mov	r0, r5
 80033fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003402:	5de6      	ldrb	r6, [r4, r7]
 8003404:	f016 0608 	ands.w	r6, r6, #8
 8003408:	d1f8      	bne.n	80033fc <_strtol_l.constprop.0+0x20>
 800340a:	2c2d      	cmp	r4, #45	; 0x2d
 800340c:	d12f      	bne.n	800346e <_strtol_l.constprop.0+0x92>
 800340e:	2601      	movs	r6, #1
 8003410:	782c      	ldrb	r4, [r5, #0]
 8003412:	1c85      	adds	r5, r0, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d057      	beq.n	80034c8 <_strtol_l.constprop.0+0xec>
 8003418:	2b10      	cmp	r3, #16
 800341a:	d109      	bne.n	8003430 <_strtol_l.constprop.0+0x54>
 800341c:	2c30      	cmp	r4, #48	; 0x30
 800341e:	d107      	bne.n	8003430 <_strtol_l.constprop.0+0x54>
 8003420:	7828      	ldrb	r0, [r5, #0]
 8003422:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003426:	2858      	cmp	r0, #88	; 0x58
 8003428:	d149      	bne.n	80034be <_strtol_l.constprop.0+0xe2>
 800342a:	2310      	movs	r3, #16
 800342c:	786c      	ldrb	r4, [r5, #1]
 800342e:	3502      	adds	r5, #2
 8003430:	2700      	movs	r7, #0
 8003432:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8003436:	f10e 3eff 	add.w	lr, lr, #4294967295
 800343a:	fbbe f9f3 	udiv	r9, lr, r3
 800343e:	4638      	mov	r0, r7
 8003440:	fb03 ea19 	mls	sl, r3, r9, lr
 8003444:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8003448:	f1bc 0f09 	cmp.w	ip, #9
 800344c:	d814      	bhi.n	8003478 <_strtol_l.constprop.0+0x9c>
 800344e:	4664      	mov	r4, ip
 8003450:	42a3      	cmp	r3, r4
 8003452:	dd22      	ble.n	800349a <_strtol_l.constprop.0+0xbe>
 8003454:	2f00      	cmp	r7, #0
 8003456:	db1d      	blt.n	8003494 <_strtol_l.constprop.0+0xb8>
 8003458:	4581      	cmp	r9, r0
 800345a:	d31b      	bcc.n	8003494 <_strtol_l.constprop.0+0xb8>
 800345c:	d101      	bne.n	8003462 <_strtol_l.constprop.0+0x86>
 800345e:	45a2      	cmp	sl, r4
 8003460:	db18      	blt.n	8003494 <_strtol_l.constprop.0+0xb8>
 8003462:	2701      	movs	r7, #1
 8003464:	fb00 4003 	mla	r0, r0, r3, r4
 8003468:	f815 4b01 	ldrb.w	r4, [r5], #1
 800346c:	e7ea      	b.n	8003444 <_strtol_l.constprop.0+0x68>
 800346e:	2c2b      	cmp	r4, #43	; 0x2b
 8003470:	bf04      	itt	eq
 8003472:	782c      	ldrbeq	r4, [r5, #0]
 8003474:	1c85      	addeq	r5, r0, #2
 8003476:	e7cd      	b.n	8003414 <_strtol_l.constprop.0+0x38>
 8003478:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800347c:	f1bc 0f19 	cmp.w	ip, #25
 8003480:	d801      	bhi.n	8003486 <_strtol_l.constprop.0+0xaa>
 8003482:	3c37      	subs	r4, #55	; 0x37
 8003484:	e7e4      	b.n	8003450 <_strtol_l.constprop.0+0x74>
 8003486:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800348a:	f1bc 0f19 	cmp.w	ip, #25
 800348e:	d804      	bhi.n	800349a <_strtol_l.constprop.0+0xbe>
 8003490:	3c57      	subs	r4, #87	; 0x57
 8003492:	e7dd      	b.n	8003450 <_strtol_l.constprop.0+0x74>
 8003494:	f04f 37ff 	mov.w	r7, #4294967295
 8003498:	e7e6      	b.n	8003468 <_strtol_l.constprop.0+0x8c>
 800349a:	2f00      	cmp	r7, #0
 800349c:	da07      	bge.n	80034ae <_strtol_l.constprop.0+0xd2>
 800349e:	2322      	movs	r3, #34	; 0x22
 80034a0:	4670      	mov	r0, lr
 80034a2:	f8c8 3000 	str.w	r3, [r8]
 80034a6:	2a00      	cmp	r2, #0
 80034a8:	d0a4      	beq.n	80033f4 <_strtol_l.constprop.0+0x18>
 80034aa:	1e69      	subs	r1, r5, #1
 80034ac:	e005      	b.n	80034ba <_strtol_l.constprop.0+0xde>
 80034ae:	b106      	cbz	r6, 80034b2 <_strtol_l.constprop.0+0xd6>
 80034b0:	4240      	negs	r0, r0
 80034b2:	2a00      	cmp	r2, #0
 80034b4:	d09e      	beq.n	80033f4 <_strtol_l.constprop.0+0x18>
 80034b6:	2f00      	cmp	r7, #0
 80034b8:	d1f7      	bne.n	80034aa <_strtol_l.constprop.0+0xce>
 80034ba:	6011      	str	r1, [r2, #0]
 80034bc:	e79a      	b.n	80033f4 <_strtol_l.constprop.0+0x18>
 80034be:	2430      	movs	r4, #48	; 0x30
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1b5      	bne.n	8003430 <_strtol_l.constprop.0+0x54>
 80034c4:	2308      	movs	r3, #8
 80034c6:	e7b3      	b.n	8003430 <_strtol_l.constprop.0+0x54>
 80034c8:	2c30      	cmp	r4, #48	; 0x30
 80034ca:	d0a9      	beq.n	8003420 <_strtol_l.constprop.0+0x44>
 80034cc:	230a      	movs	r3, #10
 80034ce:	e7af      	b.n	8003430 <_strtol_l.constprop.0+0x54>
 80034d0:	08003bad 	.word	0x08003bad

080034d4 <_strtol_r>:
 80034d4:	f7ff bf82 	b.w	80033dc <_strtol_l.constprop.0>

080034d8 <_strtoul_l.constprop.0>:
 80034d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034dc:	4686      	mov	lr, r0
 80034de:	460d      	mov	r5, r1
 80034e0:	4f35      	ldr	r7, [pc, #212]	; (80035b8 <_strtoul_l.constprop.0+0xe0>)
 80034e2:	4628      	mov	r0, r5
 80034e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80034e8:	5de6      	ldrb	r6, [r4, r7]
 80034ea:	f016 0608 	ands.w	r6, r6, #8
 80034ee:	d1f8      	bne.n	80034e2 <_strtoul_l.constprop.0+0xa>
 80034f0:	2c2d      	cmp	r4, #45	; 0x2d
 80034f2:	d12f      	bne.n	8003554 <_strtoul_l.constprop.0+0x7c>
 80034f4:	2601      	movs	r6, #1
 80034f6:	782c      	ldrb	r4, [r5, #0]
 80034f8:	1c85      	adds	r5, r0, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d057      	beq.n	80035ae <_strtoul_l.constprop.0+0xd6>
 80034fe:	2b10      	cmp	r3, #16
 8003500:	d109      	bne.n	8003516 <_strtoul_l.constprop.0+0x3e>
 8003502:	2c30      	cmp	r4, #48	; 0x30
 8003504:	d107      	bne.n	8003516 <_strtoul_l.constprop.0+0x3e>
 8003506:	7828      	ldrb	r0, [r5, #0]
 8003508:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800350c:	2858      	cmp	r0, #88	; 0x58
 800350e:	d149      	bne.n	80035a4 <_strtoul_l.constprop.0+0xcc>
 8003510:	2310      	movs	r3, #16
 8003512:	786c      	ldrb	r4, [r5, #1]
 8003514:	3502      	adds	r5, #2
 8003516:	f04f 38ff 	mov.w	r8, #4294967295
 800351a:	fbb8 f8f3 	udiv	r8, r8, r3
 800351e:	2700      	movs	r7, #0
 8003520:	fb03 f908 	mul.w	r9, r3, r8
 8003524:	4638      	mov	r0, r7
 8003526:	ea6f 0909 	mvn.w	r9, r9
 800352a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800352e:	f1bc 0f09 	cmp.w	ip, #9
 8003532:	d814      	bhi.n	800355e <_strtoul_l.constprop.0+0x86>
 8003534:	4664      	mov	r4, ip
 8003536:	42a3      	cmp	r3, r4
 8003538:	dd22      	ble.n	8003580 <_strtoul_l.constprop.0+0xa8>
 800353a:	2f00      	cmp	r7, #0
 800353c:	db1d      	blt.n	800357a <_strtoul_l.constprop.0+0xa2>
 800353e:	4580      	cmp	r8, r0
 8003540:	d31b      	bcc.n	800357a <_strtoul_l.constprop.0+0xa2>
 8003542:	d101      	bne.n	8003548 <_strtoul_l.constprop.0+0x70>
 8003544:	45a1      	cmp	r9, r4
 8003546:	db18      	blt.n	800357a <_strtoul_l.constprop.0+0xa2>
 8003548:	2701      	movs	r7, #1
 800354a:	fb00 4003 	mla	r0, r0, r3, r4
 800354e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003552:	e7ea      	b.n	800352a <_strtoul_l.constprop.0+0x52>
 8003554:	2c2b      	cmp	r4, #43	; 0x2b
 8003556:	bf04      	itt	eq
 8003558:	782c      	ldrbeq	r4, [r5, #0]
 800355a:	1c85      	addeq	r5, r0, #2
 800355c:	e7cd      	b.n	80034fa <_strtoul_l.constprop.0+0x22>
 800355e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003562:	f1bc 0f19 	cmp.w	ip, #25
 8003566:	d801      	bhi.n	800356c <_strtoul_l.constprop.0+0x94>
 8003568:	3c37      	subs	r4, #55	; 0x37
 800356a:	e7e4      	b.n	8003536 <_strtoul_l.constprop.0+0x5e>
 800356c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003570:	f1bc 0f19 	cmp.w	ip, #25
 8003574:	d804      	bhi.n	8003580 <_strtoul_l.constprop.0+0xa8>
 8003576:	3c57      	subs	r4, #87	; 0x57
 8003578:	e7dd      	b.n	8003536 <_strtoul_l.constprop.0+0x5e>
 800357a:	f04f 37ff 	mov.w	r7, #4294967295
 800357e:	e7e6      	b.n	800354e <_strtoul_l.constprop.0+0x76>
 8003580:	2f00      	cmp	r7, #0
 8003582:	da07      	bge.n	8003594 <_strtoul_l.constprop.0+0xbc>
 8003584:	2322      	movs	r3, #34	; 0x22
 8003586:	f04f 30ff 	mov.w	r0, #4294967295
 800358a:	f8ce 3000 	str.w	r3, [lr]
 800358e:	b932      	cbnz	r2, 800359e <_strtoul_l.constprop.0+0xc6>
 8003590:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003594:	b106      	cbz	r6, 8003598 <_strtoul_l.constprop.0+0xc0>
 8003596:	4240      	negs	r0, r0
 8003598:	2a00      	cmp	r2, #0
 800359a:	d0f9      	beq.n	8003590 <_strtoul_l.constprop.0+0xb8>
 800359c:	b107      	cbz	r7, 80035a0 <_strtoul_l.constprop.0+0xc8>
 800359e:	1e69      	subs	r1, r5, #1
 80035a0:	6011      	str	r1, [r2, #0]
 80035a2:	e7f5      	b.n	8003590 <_strtoul_l.constprop.0+0xb8>
 80035a4:	2430      	movs	r4, #48	; 0x30
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1b5      	bne.n	8003516 <_strtoul_l.constprop.0+0x3e>
 80035aa:	2308      	movs	r3, #8
 80035ac:	e7b3      	b.n	8003516 <_strtoul_l.constprop.0+0x3e>
 80035ae:	2c30      	cmp	r4, #48	; 0x30
 80035b0:	d0a9      	beq.n	8003506 <_strtoul_l.constprop.0+0x2e>
 80035b2:	230a      	movs	r3, #10
 80035b4:	e7af      	b.n	8003516 <_strtoul_l.constprop.0+0x3e>
 80035b6:	bf00      	nop
 80035b8:	08003bad 	.word	0x08003bad

080035bc <_strtoul_r>:
 80035bc:	f7ff bf8c 	b.w	80034d8 <_strtoul_l.constprop.0>

080035c0 <__submore>:
 80035c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035c4:	460c      	mov	r4, r1
 80035c6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80035c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035cc:	4299      	cmp	r1, r3
 80035ce:	d11b      	bne.n	8003608 <__submore+0x48>
 80035d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035d4:	f000 f8cc 	bl	8003770 <_malloc_r>
 80035d8:	b918      	cbnz	r0, 80035e2 <__submore+0x22>
 80035da:	f04f 30ff 	mov.w	r0, #4294967295
 80035de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035e6:	63a3      	str	r3, [r4, #56]	; 0x38
 80035e8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80035ec:	6360      	str	r0, [r4, #52]	; 0x34
 80035ee:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80035f2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80035f6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80035fa:	7043      	strb	r3, [r0, #1]
 80035fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003600:	7003      	strb	r3, [r0, #0]
 8003602:	6020      	str	r0, [r4, #0]
 8003604:	2000      	movs	r0, #0
 8003606:	e7ea      	b.n	80035de <__submore+0x1e>
 8003608:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800360a:	0077      	lsls	r7, r6, #1
 800360c:	463a      	mov	r2, r7
 800360e:	f000 f923 	bl	8003858 <_realloc_r>
 8003612:	4605      	mov	r5, r0
 8003614:	2800      	cmp	r0, #0
 8003616:	d0e0      	beq.n	80035da <__submore+0x1a>
 8003618:	eb00 0806 	add.w	r8, r0, r6
 800361c:	4601      	mov	r1, r0
 800361e:	4632      	mov	r2, r6
 8003620:	4640      	mov	r0, r8
 8003622:	f000 f815 	bl	8003650 <memcpy>
 8003626:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800362a:	f8c4 8000 	str.w	r8, [r4]
 800362e:	e7e9      	b.n	8003604 <__submore+0x44>

08003630 <__retarget_lock_acquire_recursive>:
 8003630:	4770      	bx	lr

08003632 <__retarget_lock_release_recursive>:
 8003632:	4770      	bx	lr

08003634 <memchr>:
 8003634:	4603      	mov	r3, r0
 8003636:	b510      	push	{r4, lr}
 8003638:	b2c9      	uxtb	r1, r1
 800363a:	4402      	add	r2, r0
 800363c:	4293      	cmp	r3, r2
 800363e:	4618      	mov	r0, r3
 8003640:	d101      	bne.n	8003646 <memchr+0x12>
 8003642:	2000      	movs	r0, #0
 8003644:	e003      	b.n	800364e <memchr+0x1a>
 8003646:	7804      	ldrb	r4, [r0, #0]
 8003648:	3301      	adds	r3, #1
 800364a:	428c      	cmp	r4, r1
 800364c:	d1f6      	bne.n	800363c <memchr+0x8>
 800364e:	bd10      	pop	{r4, pc}

08003650 <memcpy>:
 8003650:	440a      	add	r2, r1
 8003652:	4291      	cmp	r1, r2
 8003654:	f100 33ff 	add.w	r3, r0, #4294967295
 8003658:	d100      	bne.n	800365c <memcpy+0xc>
 800365a:	4770      	bx	lr
 800365c:	b510      	push	{r4, lr}
 800365e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003662:	4291      	cmp	r1, r2
 8003664:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003668:	d1f9      	bne.n	800365e <memcpy+0xe>
 800366a:	bd10      	pop	{r4, pc}

0800366c <memmove>:
 800366c:	4288      	cmp	r0, r1
 800366e:	b510      	push	{r4, lr}
 8003670:	eb01 0402 	add.w	r4, r1, r2
 8003674:	d902      	bls.n	800367c <memmove+0x10>
 8003676:	4284      	cmp	r4, r0
 8003678:	4623      	mov	r3, r4
 800367a:	d807      	bhi.n	800368c <memmove+0x20>
 800367c:	1e43      	subs	r3, r0, #1
 800367e:	42a1      	cmp	r1, r4
 8003680:	d008      	beq.n	8003694 <memmove+0x28>
 8003682:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003686:	f803 2f01 	strb.w	r2, [r3, #1]!
 800368a:	e7f8      	b.n	800367e <memmove+0x12>
 800368c:	4601      	mov	r1, r0
 800368e:	4402      	add	r2, r0
 8003690:	428a      	cmp	r2, r1
 8003692:	d100      	bne.n	8003696 <memmove+0x2a>
 8003694:	bd10      	pop	{r4, pc}
 8003696:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800369a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800369e:	e7f7      	b.n	8003690 <memmove+0x24>

080036a0 <_free_r>:
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	4605      	mov	r5, r0
 80036a4:	2900      	cmp	r1, #0
 80036a6:	d040      	beq.n	800372a <_free_r+0x8a>
 80036a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036ac:	1f0c      	subs	r4, r1, #4
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	bfb8      	it	lt
 80036b2:	18e4      	addlt	r4, r4, r3
 80036b4:	f000 f910 	bl	80038d8 <__malloc_lock>
 80036b8:	4a1c      	ldr	r2, [pc, #112]	; (800372c <_free_r+0x8c>)
 80036ba:	6813      	ldr	r3, [r2, #0]
 80036bc:	b933      	cbnz	r3, 80036cc <_free_r+0x2c>
 80036be:	6063      	str	r3, [r4, #4]
 80036c0:	6014      	str	r4, [r2, #0]
 80036c2:	4628      	mov	r0, r5
 80036c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036c8:	f000 b90c 	b.w	80038e4 <__malloc_unlock>
 80036cc:	42a3      	cmp	r3, r4
 80036ce:	d908      	bls.n	80036e2 <_free_r+0x42>
 80036d0:	6820      	ldr	r0, [r4, #0]
 80036d2:	1821      	adds	r1, r4, r0
 80036d4:	428b      	cmp	r3, r1
 80036d6:	bf01      	itttt	eq
 80036d8:	6819      	ldreq	r1, [r3, #0]
 80036da:	685b      	ldreq	r3, [r3, #4]
 80036dc:	1809      	addeq	r1, r1, r0
 80036de:	6021      	streq	r1, [r4, #0]
 80036e0:	e7ed      	b.n	80036be <_free_r+0x1e>
 80036e2:	461a      	mov	r2, r3
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	b10b      	cbz	r3, 80036ec <_free_r+0x4c>
 80036e8:	42a3      	cmp	r3, r4
 80036ea:	d9fa      	bls.n	80036e2 <_free_r+0x42>
 80036ec:	6811      	ldr	r1, [r2, #0]
 80036ee:	1850      	adds	r0, r2, r1
 80036f0:	42a0      	cmp	r0, r4
 80036f2:	d10b      	bne.n	800370c <_free_r+0x6c>
 80036f4:	6820      	ldr	r0, [r4, #0]
 80036f6:	4401      	add	r1, r0
 80036f8:	1850      	adds	r0, r2, r1
 80036fa:	4283      	cmp	r3, r0
 80036fc:	6011      	str	r1, [r2, #0]
 80036fe:	d1e0      	bne.n	80036c2 <_free_r+0x22>
 8003700:	6818      	ldr	r0, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	4401      	add	r1, r0
 8003706:	6011      	str	r1, [r2, #0]
 8003708:	6053      	str	r3, [r2, #4]
 800370a:	e7da      	b.n	80036c2 <_free_r+0x22>
 800370c:	d902      	bls.n	8003714 <_free_r+0x74>
 800370e:	230c      	movs	r3, #12
 8003710:	602b      	str	r3, [r5, #0]
 8003712:	e7d6      	b.n	80036c2 <_free_r+0x22>
 8003714:	6820      	ldr	r0, [r4, #0]
 8003716:	1821      	adds	r1, r4, r0
 8003718:	428b      	cmp	r3, r1
 800371a:	bf01      	itttt	eq
 800371c:	6819      	ldreq	r1, [r3, #0]
 800371e:	685b      	ldreq	r3, [r3, #4]
 8003720:	1809      	addeq	r1, r1, r0
 8003722:	6021      	streq	r1, [r4, #0]
 8003724:	6063      	str	r3, [r4, #4]
 8003726:	6054      	str	r4, [r2, #4]
 8003728:	e7cb      	b.n	80036c2 <_free_r+0x22>
 800372a:	bd38      	pop	{r3, r4, r5, pc}
 800372c:	20000260 	.word	0x20000260

08003730 <sbrk_aligned>:
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	4e0e      	ldr	r6, [pc, #56]	; (800376c <sbrk_aligned+0x3c>)
 8003734:	460c      	mov	r4, r1
 8003736:	6831      	ldr	r1, [r6, #0]
 8003738:	4605      	mov	r5, r0
 800373a:	b911      	cbnz	r1, 8003742 <sbrk_aligned+0x12>
 800373c:	f000 f8bc 	bl	80038b8 <_sbrk_r>
 8003740:	6030      	str	r0, [r6, #0]
 8003742:	4621      	mov	r1, r4
 8003744:	4628      	mov	r0, r5
 8003746:	f000 f8b7 	bl	80038b8 <_sbrk_r>
 800374a:	1c43      	adds	r3, r0, #1
 800374c:	d00a      	beq.n	8003764 <sbrk_aligned+0x34>
 800374e:	1cc4      	adds	r4, r0, #3
 8003750:	f024 0403 	bic.w	r4, r4, #3
 8003754:	42a0      	cmp	r0, r4
 8003756:	d007      	beq.n	8003768 <sbrk_aligned+0x38>
 8003758:	1a21      	subs	r1, r4, r0
 800375a:	4628      	mov	r0, r5
 800375c:	f000 f8ac 	bl	80038b8 <_sbrk_r>
 8003760:	3001      	adds	r0, #1
 8003762:	d101      	bne.n	8003768 <sbrk_aligned+0x38>
 8003764:	f04f 34ff 	mov.w	r4, #4294967295
 8003768:	4620      	mov	r0, r4
 800376a:	bd70      	pop	{r4, r5, r6, pc}
 800376c:	20000264 	.word	0x20000264

08003770 <_malloc_r>:
 8003770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003774:	1ccd      	adds	r5, r1, #3
 8003776:	f025 0503 	bic.w	r5, r5, #3
 800377a:	3508      	adds	r5, #8
 800377c:	2d0c      	cmp	r5, #12
 800377e:	bf38      	it	cc
 8003780:	250c      	movcc	r5, #12
 8003782:	2d00      	cmp	r5, #0
 8003784:	4607      	mov	r7, r0
 8003786:	db01      	blt.n	800378c <_malloc_r+0x1c>
 8003788:	42a9      	cmp	r1, r5
 800378a:	d905      	bls.n	8003798 <_malloc_r+0x28>
 800378c:	230c      	movs	r3, #12
 800378e:	2600      	movs	r6, #0
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	4630      	mov	r0, r6
 8003794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003798:	4e2e      	ldr	r6, [pc, #184]	; (8003854 <_malloc_r+0xe4>)
 800379a:	f000 f89d 	bl	80038d8 <__malloc_lock>
 800379e:	6833      	ldr	r3, [r6, #0]
 80037a0:	461c      	mov	r4, r3
 80037a2:	bb34      	cbnz	r4, 80037f2 <_malloc_r+0x82>
 80037a4:	4629      	mov	r1, r5
 80037a6:	4638      	mov	r0, r7
 80037a8:	f7ff ffc2 	bl	8003730 <sbrk_aligned>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	4604      	mov	r4, r0
 80037b0:	d14d      	bne.n	800384e <_malloc_r+0xde>
 80037b2:	6834      	ldr	r4, [r6, #0]
 80037b4:	4626      	mov	r6, r4
 80037b6:	2e00      	cmp	r6, #0
 80037b8:	d140      	bne.n	800383c <_malloc_r+0xcc>
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	4631      	mov	r1, r6
 80037be:	4638      	mov	r0, r7
 80037c0:	eb04 0803 	add.w	r8, r4, r3
 80037c4:	f000 f878 	bl	80038b8 <_sbrk_r>
 80037c8:	4580      	cmp	r8, r0
 80037ca:	d13a      	bne.n	8003842 <_malloc_r+0xd2>
 80037cc:	6821      	ldr	r1, [r4, #0]
 80037ce:	3503      	adds	r5, #3
 80037d0:	1a6d      	subs	r5, r5, r1
 80037d2:	f025 0503 	bic.w	r5, r5, #3
 80037d6:	3508      	adds	r5, #8
 80037d8:	2d0c      	cmp	r5, #12
 80037da:	bf38      	it	cc
 80037dc:	250c      	movcc	r5, #12
 80037de:	4638      	mov	r0, r7
 80037e0:	4629      	mov	r1, r5
 80037e2:	f7ff ffa5 	bl	8003730 <sbrk_aligned>
 80037e6:	3001      	adds	r0, #1
 80037e8:	d02b      	beq.n	8003842 <_malloc_r+0xd2>
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	442b      	add	r3, r5
 80037ee:	6023      	str	r3, [r4, #0]
 80037f0:	e00e      	b.n	8003810 <_malloc_r+0xa0>
 80037f2:	6822      	ldr	r2, [r4, #0]
 80037f4:	1b52      	subs	r2, r2, r5
 80037f6:	d41e      	bmi.n	8003836 <_malloc_r+0xc6>
 80037f8:	2a0b      	cmp	r2, #11
 80037fa:	d916      	bls.n	800382a <_malloc_r+0xba>
 80037fc:	1961      	adds	r1, r4, r5
 80037fe:	42a3      	cmp	r3, r4
 8003800:	6025      	str	r5, [r4, #0]
 8003802:	bf18      	it	ne
 8003804:	6059      	strne	r1, [r3, #4]
 8003806:	6863      	ldr	r3, [r4, #4]
 8003808:	bf08      	it	eq
 800380a:	6031      	streq	r1, [r6, #0]
 800380c:	5162      	str	r2, [r4, r5]
 800380e:	604b      	str	r3, [r1, #4]
 8003810:	4638      	mov	r0, r7
 8003812:	f104 060b 	add.w	r6, r4, #11
 8003816:	f000 f865 	bl	80038e4 <__malloc_unlock>
 800381a:	f026 0607 	bic.w	r6, r6, #7
 800381e:	1d23      	adds	r3, r4, #4
 8003820:	1af2      	subs	r2, r6, r3
 8003822:	d0b6      	beq.n	8003792 <_malloc_r+0x22>
 8003824:	1b9b      	subs	r3, r3, r6
 8003826:	50a3      	str	r3, [r4, r2]
 8003828:	e7b3      	b.n	8003792 <_malloc_r+0x22>
 800382a:	6862      	ldr	r2, [r4, #4]
 800382c:	42a3      	cmp	r3, r4
 800382e:	bf0c      	ite	eq
 8003830:	6032      	streq	r2, [r6, #0]
 8003832:	605a      	strne	r2, [r3, #4]
 8003834:	e7ec      	b.n	8003810 <_malloc_r+0xa0>
 8003836:	4623      	mov	r3, r4
 8003838:	6864      	ldr	r4, [r4, #4]
 800383a:	e7b2      	b.n	80037a2 <_malloc_r+0x32>
 800383c:	4634      	mov	r4, r6
 800383e:	6876      	ldr	r6, [r6, #4]
 8003840:	e7b9      	b.n	80037b6 <_malloc_r+0x46>
 8003842:	230c      	movs	r3, #12
 8003844:	4638      	mov	r0, r7
 8003846:	603b      	str	r3, [r7, #0]
 8003848:	f000 f84c 	bl	80038e4 <__malloc_unlock>
 800384c:	e7a1      	b.n	8003792 <_malloc_r+0x22>
 800384e:	6025      	str	r5, [r4, #0]
 8003850:	e7de      	b.n	8003810 <_malloc_r+0xa0>
 8003852:	bf00      	nop
 8003854:	20000260 	.word	0x20000260

08003858 <_realloc_r>:
 8003858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800385c:	4680      	mov	r8, r0
 800385e:	4614      	mov	r4, r2
 8003860:	460e      	mov	r6, r1
 8003862:	b921      	cbnz	r1, 800386e <_realloc_r+0x16>
 8003864:	4611      	mov	r1, r2
 8003866:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800386a:	f7ff bf81 	b.w	8003770 <_malloc_r>
 800386e:	b92a      	cbnz	r2, 800387c <_realloc_r+0x24>
 8003870:	f7ff ff16 	bl	80036a0 <_free_r>
 8003874:	4625      	mov	r5, r4
 8003876:	4628      	mov	r0, r5
 8003878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800387c:	f000 f838 	bl	80038f0 <_malloc_usable_size_r>
 8003880:	4284      	cmp	r4, r0
 8003882:	4607      	mov	r7, r0
 8003884:	d802      	bhi.n	800388c <_realloc_r+0x34>
 8003886:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800388a:	d812      	bhi.n	80038b2 <_realloc_r+0x5a>
 800388c:	4621      	mov	r1, r4
 800388e:	4640      	mov	r0, r8
 8003890:	f7ff ff6e 	bl	8003770 <_malloc_r>
 8003894:	4605      	mov	r5, r0
 8003896:	2800      	cmp	r0, #0
 8003898:	d0ed      	beq.n	8003876 <_realloc_r+0x1e>
 800389a:	42bc      	cmp	r4, r7
 800389c:	4622      	mov	r2, r4
 800389e:	4631      	mov	r1, r6
 80038a0:	bf28      	it	cs
 80038a2:	463a      	movcs	r2, r7
 80038a4:	f7ff fed4 	bl	8003650 <memcpy>
 80038a8:	4631      	mov	r1, r6
 80038aa:	4640      	mov	r0, r8
 80038ac:	f7ff fef8 	bl	80036a0 <_free_r>
 80038b0:	e7e1      	b.n	8003876 <_realloc_r+0x1e>
 80038b2:	4635      	mov	r5, r6
 80038b4:	e7df      	b.n	8003876 <_realloc_r+0x1e>
	...

080038b8 <_sbrk_r>:
 80038b8:	b538      	push	{r3, r4, r5, lr}
 80038ba:	2300      	movs	r3, #0
 80038bc:	4d05      	ldr	r5, [pc, #20]	; (80038d4 <_sbrk_r+0x1c>)
 80038be:	4604      	mov	r4, r0
 80038c0:	4608      	mov	r0, r1
 80038c2:	602b      	str	r3, [r5, #0]
 80038c4:	f7fc ff78 	bl	80007b8 <_sbrk>
 80038c8:	1c43      	adds	r3, r0, #1
 80038ca:	d102      	bne.n	80038d2 <_sbrk_r+0x1a>
 80038cc:	682b      	ldr	r3, [r5, #0]
 80038ce:	b103      	cbz	r3, 80038d2 <_sbrk_r+0x1a>
 80038d0:	6023      	str	r3, [r4, #0]
 80038d2:	bd38      	pop	{r3, r4, r5, pc}
 80038d4:	20000258 	.word	0x20000258

080038d8 <__malloc_lock>:
 80038d8:	4801      	ldr	r0, [pc, #4]	; (80038e0 <__malloc_lock+0x8>)
 80038da:	f7ff bea9 	b.w	8003630 <__retarget_lock_acquire_recursive>
 80038de:	bf00      	nop
 80038e0:	2000025c 	.word	0x2000025c

080038e4 <__malloc_unlock>:
 80038e4:	4801      	ldr	r0, [pc, #4]	; (80038ec <__malloc_unlock+0x8>)
 80038e6:	f7ff bea4 	b.w	8003632 <__retarget_lock_release_recursive>
 80038ea:	bf00      	nop
 80038ec:	2000025c 	.word	0x2000025c

080038f0 <_malloc_usable_size_r>:
 80038f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038f4:	1f18      	subs	r0, r3, #4
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	bfbc      	itt	lt
 80038fa:	580b      	ldrlt	r3, [r1, r0]
 80038fc:	18c0      	addlt	r0, r0, r3
 80038fe:	4770      	bx	lr

08003900 <_init>:
 8003900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003902:	bf00      	nop
 8003904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003906:	bc08      	pop	{r3}
 8003908:	469e      	mov	lr, r3
 800390a:	4770      	bx	lr

0800390c <_fini>:
 800390c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800390e:	bf00      	nop
 8003910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003912:	bc08      	pop	{r3}
 8003914:	469e      	mov	lr, r3
 8003916:	4770      	bx	lr
