![Profile Views](https://komarev.com/ghpvc/?username=kholoud0&color=blue)



<h1>üëã About Me</h1>
- I am **Kholoud Khaled** , a fresh Electronics and Communication Engineering graduate from Ain Shams University. I specialize in **Digital IC design** and am passionate about contributing to innovative projects in this field. My experiences range from ASIC Design & verification to implementation, and I am always eager to learn and grow in the ever-evolving world of electronics.

<h1>üõ†Ô∏è Technical Skills</h1>

- **Languages:** Verilog, VHDL, SystemVerilog, Python, C, C++

- **Tools:** Synopsys Design Compiler, IC Compiler II, PrimeTime, ModelSim, Vivado, MATLAB, Cadence Virtuoso, OpenLane

- **Key Concepts:** ASIC Flow, RTL Coding, UVM, Static Timing Analysis (STA), Place and Route (PnR), DFT, Low Power Design, Formal Verification
 <h1>üéì Education</h1>
 
- **BSc in Electronics and Communications Engineering**

 - Ain Shams University, 2019 - 2024
 
# üîó Connect with Me
- **Email:** [Khloud1khaled@gmail.com](mailto:Khloud1khaled@gmail.com)
- **LinkedIn:** [linkedin.com/in/kholoud-khaled0](https://www.linkedin.com/in/kholoud-khaled0/)
- **GitHub:** [github.com/kholoud0](https://github.com/kholoud0)

# üìà GitHub Stats
![Kholoud's GitHub Stats](https://github-readme-stats.vercel.app/api?username=kholoud0&show_icons=true&theme=radical)
![Profile Views](https://komarev.com/ghpvc/?username=kholoud0&color=blue)
