{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642798697816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642798697828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 15:58:17 2022 " "Processing started: Fri Jan 21 15:58:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642798697828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798697828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798697828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642798698775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642798698775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798721797 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798721797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798721797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/control unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/control unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798721841 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798721841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798721841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/data path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/data path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "../data path/data_path.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/data path/data_path.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798723107 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../data path/data_path.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/data path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798723107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798723156 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798723156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642798723272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "cpu.vhd" "control" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642798723287 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(183) " "VHDL Process Statement warning at control_unit.vhd(183): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723291 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(196) " "VHDL Process Statement warning at control_unit.vhd(196): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723291 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(209) " "VHDL Process Statement warning at control_unit.vhd(209): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723291 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(222) " "VHDL Process Statement warning at control_unit.vhd(222): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723296 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(235) " "VHDL Process Statement warning at control_unit.vhd(235): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723296 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(248) " "VHDL Process Statement warning at control_unit.vhd(248): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723296 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(248) " "VHDL Process Statement warning at control_unit.vhd(248): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723296 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(261) " "VHDL Process Statement warning at control_unit.vhd(261): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723297 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(261) " "VHDL Process Statement warning at control_unit.vhd(261): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798723297 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723301 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723301 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723301 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723301 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723301 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723301 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723304 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723304 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723304 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723304 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723305 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(140) " "Inferred latch for \"writen\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723305 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723308 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723308 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723308 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723308 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(140) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723308 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723309 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723309 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723309 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(140) " "Inferred latch for \"B_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723309 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(140) " "Inferred latch for \"A_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723312 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(140) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723312 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(140) " "Inferred latch for \"PC_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723312 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(140) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723312 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(140) " "Inferred latch for \"IR_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723312 "|cpu|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data " "Elaborating entity \"data_path\" for hierarchy \"data_path:data\"" {  } { { "cpu.vhd" "data" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642798723332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:data\|alu:A0 " "Elaborating entity \"alu\" for hierarchy \"data_path:data\|alu:A0\"" {  } { { "../data path/data_path.vhd" "A0" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/data path/data_path.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642798723352 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(17) " "VHDL Process Statement warning at alu.vhd(17): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723356 "|cpu|data_path:data|alu:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(17) " "VHDL Process Statement warning at alu.vhd(17): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798723356 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(17) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723364 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(17) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723364 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(17) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(17) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723365 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723366 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723366 "|cpu|data_path:data|alu:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(17) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(17)" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798723372 "|cpu|data_path:data|alu:A0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[4\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[4\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[3\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[3\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[2\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[2\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[1\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[1\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[0\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[0\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|NZVC\[2\] " "LATCH primitive \"data_path:data\|alu:A0\|NZVC\[2\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[6\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[6\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[7\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[7\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:data\|alu:A0\|ALU_Result\[5\] " "LATCH primitive \"data_path:data\|alu:A0\|ALU_Result\[5\]\" is permanently enabled" {  } { { "../ALU/alu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/ALU/alu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642798724476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|Bus1_Sel\[0\] " "Latch control_unit:control\|Bus1_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642798724973 ""}  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642798724973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|Bus2_Sel\[0\] " "Latch control_unit:control\|Bus2_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642798724973 ""}  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642798724973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|PC_Inc " "Latch control_unit:control\|PC_Inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642798724973 ""}  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642798724973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|A_Load " "Latch control_unit:control\|A_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642798724973 ""}  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642798724973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|MAR_Load " "Latch control_unit:control\|MAR_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:control\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal control_unit:control\|current_state.S_DECODE_3" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642798724973 ""}  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642798724973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642798725154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642798725493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642798726384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642798726384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642798727030 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642798727030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642798727030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642798727030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642798727643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 21 15:58:47 2022 " "Processing ended: Fri Jan 21 15:58:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642798727643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642798727643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642798727643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798727643 ""}
