// Seed: 484114579
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5
);
  assign id_4 = 1;
  type_10 id_6 (
      .id_0(1),
      .id_1()
  );
  logic id_7;
endmodule
