// Seed: 3096081171
module module_0 (
    id_1
);
  input wire id_1;
  supply0 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (id_11);
  input wire id_11;
  input wire id_10;
  output uwire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = ~id_6 & id_11 ? -1 : id_6;
endmodule
