Warning (10268): Verilog HDL information at registerBank.v(49): always construct contains both blocking and non-blocking assignments File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v Line: 49
