{"vcs1":{"timestamp_begin":1695552972.389103116, "rt":14.94, "ut":13.70, "st":0.63}}
{"vcselab":{"timestamp_begin":1695552987.417559639, "rt":1.19, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1695552988.680097430, "rt":0.47, "ut":0.30, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695552971.633742041}
{"VCS_COMP_START_TIME": 1695552971.633742041}
{"VCS_COMP_END_TIME": 1695552989.341083798}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 385372}}
{"stitch_vcselab": {"peak_mem": 227836}}
