// Seed: 1861829720
module module_0;
  uwire id_1, id_2;
  assign id_1 = -1'h0;
  assign id_1 = -1'h0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2
);
  supply0 id_4, id_5 = 1, id_6 = id_4, id_7;
  assign id_6 = 1'b0;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    output wor id_2,
    output supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input uwire id_6
);
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_8;
  wire id_9, id_10;
endmodule
