/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[44] ? in_data[53] : in_data[27];
  assign celloutsig_0_12z = celloutsig_0_3z ? celloutsig_0_10z[2] : celloutsig_0_1z[6];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[117] : in_data[173];
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_5z) & (celloutsig_1_11z[4] | celloutsig_1_0z));
  assign celloutsig_1_2z = ~((in_data[165] | celloutsig_1_1z) & (celloutsig_1_1z | in_data[191]));
  assign celloutsig_1_6z = ~((in_data[139] | celloutsig_1_4z) & (in_data[135] | celloutsig_1_5z));
  assign celloutsig_1_10z = celloutsig_1_6z | celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_5z[1] | celloutsig_0_5z[2];
  assign celloutsig_0_7z = celloutsig_0_6z | celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_4z[3] | celloutsig_0_12z;
  assign celloutsig_1_5z = celloutsig_1_3z | celloutsig_1_0z;
  reg [3:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 4'h0;
    else _12_ <= { celloutsig_0_1z[0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_7z };
  assign out_data[3:0] = _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { in_data[134:131], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[183:182], celloutsig_1_1z, celloutsig_1_2z } === { in_data[115:114], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = ! { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_18z = ! { celloutsig_1_7z[5:1], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_19z = ! { celloutsig_0_9z[13:0], celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[143:101] || in_data[175:133];
  assign celloutsig_0_5z = celloutsig_0_1z[6:3] | celloutsig_0_2z;
  assign celloutsig_0_1z = { in_data[19:13], celloutsig_0_0z } | in_data[48:41];
  assign celloutsig_0_2z = in_data[23:20] | celloutsig_0_1z[7:4];
  assign celloutsig_1_7z = { in_data[169:157], celloutsig_1_5z } | in_data[160:147];
  assign celloutsig_0_3z = celloutsig_0_0z & celloutsig_0_1z[1];
  assign celloutsig_1_0z = in_data[191] & in_data[177];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_1z[7:4], celloutsig_0_3z };
  assign celloutsig_0_9z = in_data[74:60] >> { in_data[23:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_1z[6:1], celloutsig_0_5z } >> { celloutsig_0_9z[12:4], celloutsig_0_0z };
  assign { celloutsig_1_11z[17], celloutsig_1_11z[5], celloutsig_1_11z[14:13], celloutsig_1_11z[4], celloutsig_1_11z[12], celloutsig_1_11z[3], celloutsig_1_11z[11], celloutsig_1_11z[2], celloutsig_1_11z[10], celloutsig_1_11z[1], celloutsig_1_11z[9], celloutsig_1_11z[0], celloutsig_1_11z[19], celloutsig_1_11z[15], celloutsig_1_11z[18], celloutsig_1_11z[7], celloutsig_1_11z[22], celloutsig_1_11z[20], celloutsig_1_11z[8], celloutsig_1_11z[6], celloutsig_1_11z[24:23] } = { celloutsig_1_9z, _00_[5], _00_[5:4], _00_[4:3], _00_[3:2], _00_[2:1], _00_[1:0], _00_[0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, in_data[139:138] } ~^ { celloutsig_1_10z, celloutsig_1_7z[5], celloutsig_1_2z, celloutsig_1_7z[13], celloutsig_1_7z[4], celloutsig_1_7z[12], celloutsig_1_7z[3], celloutsig_1_7z[11], celloutsig_1_7z[2], celloutsig_1_7z[10], celloutsig_1_7z[1], celloutsig_1_7z[9], celloutsig_1_7z[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_7z[7], in_data[96], celloutsig_1_9z, celloutsig_1_7z[8], celloutsig_1_7z[6], in_data[98:97] };
  assign { celloutsig_1_11z[21], celloutsig_1_11z[16] } = { 1'h1, celloutsig_1_11z[19] };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z };
endmodule
