
MC2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003130  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000068  00800060  00003130  000031c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000012  008000c8  008000c8  0000322c  2**0
                  ALLOC
  3 .stab         000031d4  00000000  00000000  0000322c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001e61  00000000  00000000  00006400  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00008261  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  000083c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00008550  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000a595  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000b696  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000c618  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000c798  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000ca5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d2e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 bc 09 	jmp	0x1378	; 0x1378 <__vector_1>
       8:	0c 94 e9 09 	jmp	0x13d2	; 0x13d2 <__vector_2>
       c:	0c 94 16 0a 	jmp	0x142c	; 0x142c <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 a3 07 	jmp	0xf46	; 0xf46 <__vector_10>
      2c:	0c 94 76 07 	jmp	0xeec	; 0xeec <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e3       	ldi	r30, 0x30	; 48
      68:	f1 e3       	ldi	r31, 0x31	; 49
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3c       	cpi	r26, 0xC8	; 200
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 ec       	ldi	r26, 0xC8	; 200
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 3d       	cpi	r26, 0xDA	; 218
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 31 18 	call	0x3062	; 0x3062 <main>
      8a:	0c 94 96 18 	jmp	0x312c	; 0x312c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 5f 18 	jmp	0x30be	; 0x30be <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 7b 18 	jmp	0x30f6	; 0x30f6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 87 18 	jmp	0x310e	; 0x310e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 87 18 	jmp	0x310e	; 0x310e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 5f 18 	jmp	0x30be	; 0x30be <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 7b 18 	jmp	0x30f6	; 0x30f6 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 67 18 	jmp	0x30ce	; 0x30ce <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 83 18 	jmp	0x3106	; 0x3106 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 87 18 	jmp	0x310e	; 0x310e <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 87 18 	jmp	0x310e	; 0x310e <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 87 18 	jmp	0x310e	; 0x310e <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 6f 18 	jmp	0x30de	; 0x30de <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 8b 18 	jmp	0x3116	; 0x3116 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <UART_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void UART_init(void)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
     ca6:	eb e2       	ldi	r30, 0x2B	; 43
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	82 e0       	ldi	r24, 0x02	; 2
     cac:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/
	UCSRB = (1<<RXEN) | (1<<TXEN);
     cae:	ea e2       	ldi	r30, 0x2A	; 42
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	88 e1       	ldi	r24, 0x18	; 24
     cb4:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (1<<URSEL) | (1<<UCSZ0) | (1<<UCSZ1);
     cb6:	e0 e4       	ldi	r30, 0x40	; 64
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	86 e8       	ldi	r24, 0x86	; 134
     cbc:	80 83       	st	Z, r24

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = BAUD_PRESCALE>>8;
     cbe:	e0 e4       	ldi	r30, 0x40	; 64
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	10 82       	st	Z, r1
	UBRRL = BAUD_PRESCALE;
     cc4:	e9 e2       	ldi	r30, 0x29	; 41
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	8f ec       	ldi	r24, 0xCF	; 207
     cca:	80 83       	st	Z, r24
}
     ccc:	cf 91       	pop	r28
     cce:	df 91       	pop	r29
     cd0:	08 95       	ret

00000cd2 <UART_sendByte>:

void UART_sendByte(const uint8 data)
{
     cd2:	df 93       	push	r29
     cd4:	cf 93       	push	r28
     cd6:	0f 92       	push	r0
     cd8:	cd b7       	in	r28, 0x3d	; 61
     cda:	de b7       	in	r29, 0x3e	; 62
     cdc:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
     cde:	eb e2       	ldi	r30, 0x2B	; 43
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	88 2f       	mov	r24, r24
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	80 72       	andi	r24, 0x20	; 32
     cea:	90 70       	andi	r25, 0x00	; 0
     cec:	00 97       	sbiw	r24, 0x00	; 0
     cee:	b9 f3       	breq	.-18     	; 0xcde <UART_sendByte+0xc>
	/* Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now */
	UDR = data;
     cf0:	ec e2       	ldi	r30, 0x2C	; 44
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	89 81       	ldd	r24, Y+1	; 0x01
     cf6:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transimission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
     cf8:	0f 90       	pop	r0
     cfa:	cf 91       	pop	r28
     cfc:	df 91       	pop	r29
     cfe:	08 95       	ret

00000d00 <UART_recieveByte>:

uint8 UART_recieveByte(void)
{
     d00:	df 93       	push	r29
     d02:	cf 93       	push	r28
     d04:	cd b7       	in	r28, 0x3d	; 61
     d06:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this
	 * flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
     d08:	eb e2       	ldi	r30, 0x2B	; 43
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	88 23       	and	r24, r24
     d10:	dc f7       	brge	.-10     	; 0xd08 <UART_recieveByte+0x8>
	/* Read the received data from the Rx buffer (UDR) and the RXC flag
	   will be cleared after read this data */
    return UDR;
     d12:	ec e2       	ldi	r30, 0x2C	; 44
     d14:	f0 e0       	ldi	r31, 0x00	; 0
     d16:	80 81       	ld	r24, Z
}
     d18:	cf 91       	pop	r28
     d1a:	df 91       	pop	r29
     d1c:	08 95       	ret

00000d1e <UART_sendString>:

void UART_sendString(const uint8 *Str)
{
     d1e:	df 93       	push	r29
     d20:	cf 93       	push	r28
     d22:	00 d0       	rcall	.+0      	; 0xd24 <UART_sendString+0x6>
     d24:	0f 92       	push	r0
     d26:	cd b7       	in	r28, 0x3d	; 61
     d28:	de b7       	in	r29, 0x3e	; 62
     d2a:	9b 83       	std	Y+3, r25	; 0x03
     d2c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
     d2e:	19 82       	std	Y+1, r1	; 0x01
     d30:	0e c0       	rjmp	.+28     	; 0xd4e <UART_sendString+0x30>
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
     d32:	89 81       	ldd	r24, Y+1	; 0x01
     d34:	28 2f       	mov	r18, r24
     d36:	30 e0       	ldi	r19, 0x00	; 0
     d38:	8a 81       	ldd	r24, Y+2	; 0x02
     d3a:	9b 81       	ldd	r25, Y+3	; 0x03
     d3c:	fc 01       	movw	r30, r24
     d3e:	e2 0f       	add	r30, r18
     d40:	f3 1f       	adc	r31, r19
     d42:	80 81       	ld	r24, Z
     d44:	0e 94 69 06 	call	0xcd2	; 0xcd2 <UART_sendByte>
		i++;
     d48:	89 81       	ldd	r24, Y+1	; 0x01
     d4a:	8f 5f       	subi	r24, 0xFF	; 255
     d4c:	89 83       	std	Y+1, r24	; 0x01
}

void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
     d4e:	89 81       	ldd	r24, Y+1	; 0x01
     d50:	28 2f       	mov	r18, r24
     d52:	30 e0       	ldi	r19, 0x00	; 0
     d54:	8a 81       	ldd	r24, Y+2	; 0x02
     d56:	9b 81       	ldd	r25, Y+3	; 0x03
     d58:	fc 01       	movw	r30, r24
     d5a:	e2 0f       	add	r30, r18
     d5c:	f3 1f       	adc	r31, r19
     d5e:	80 81       	ld	r24, Z
     d60:	88 23       	and	r24, r24
     d62:	39 f7       	brne	.-50     	; 0xd32 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}
	*******************************************************************/
}
     d64:	0f 90       	pop	r0
     d66:	0f 90       	pop	r0
     d68:	0f 90       	pop	r0
     d6a:	cf 91       	pop	r28
     d6c:	df 91       	pop	r29
     d6e:	08 95       	ret

00000d70 <UART_receiveString>:

void UART_receiveString(uint8 *Str)
{
     d70:	0f 93       	push	r16
     d72:	1f 93       	push	r17
     d74:	df 93       	push	r29
     d76:	cf 93       	push	r28
     d78:	00 d0       	rcall	.+0      	; 0xd7a <UART_receiveString+0xa>
     d7a:	0f 92       	push	r0
     d7c:	cd b7       	in	r28, 0x3d	; 61
     d7e:	de b7       	in	r29, 0x3e	; 62
     d80:	9b 83       	std	Y+3, r25	; 0x03
     d82:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
     d84:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_recieveByte();
     d86:	89 81       	ldd	r24, Y+1	; 0x01
     d88:	28 2f       	mov	r18, r24
     d8a:	30 e0       	ldi	r19, 0x00	; 0
     d8c:	8a 81       	ldd	r24, Y+2	; 0x02
     d8e:	9b 81       	ldd	r25, Y+3	; 0x03
     d90:	8c 01       	movw	r16, r24
     d92:	02 0f       	add	r16, r18
     d94:	13 1f       	adc	r17, r19
     d96:	0e 94 80 06 	call	0xd00	; 0xd00 <UART_recieveByte>
     d9a:	f8 01       	movw	r30, r16
     d9c:	80 83       	st	Z, r24
     d9e:	0f c0       	rjmp	.+30     	; 0xdbe <UART_receiveString+0x4e>
	while(Str[i] != '#')
	{
		i++;
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	8f 5f       	subi	r24, 0xFF	; 255
     da4:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
     da6:	89 81       	ldd	r24, Y+1	; 0x01
     da8:	28 2f       	mov	r18, r24
     daa:	30 e0       	ldi	r19, 0x00	; 0
     dac:	8a 81       	ldd	r24, Y+2	; 0x02
     dae:	9b 81       	ldd	r25, Y+3	; 0x03
     db0:	8c 01       	movw	r16, r24
     db2:	02 0f       	add	r16, r18
     db4:	13 1f       	adc	r17, r19
     db6:	0e 94 80 06 	call	0xd00	; 0xd00 <UART_recieveByte>
     dba:	f8 01       	movw	r30, r16
     dbc:	80 83       	st	Z, r24

void UART_receiveString(uint8 *Str)
{
	uint8 i = 0;
	Str[i] = UART_recieveByte();
	while(Str[i] != '#')
     dbe:	89 81       	ldd	r24, Y+1	; 0x01
     dc0:	28 2f       	mov	r18, r24
     dc2:	30 e0       	ldi	r19, 0x00	; 0
     dc4:	8a 81       	ldd	r24, Y+2	; 0x02
     dc6:	9b 81       	ldd	r25, Y+3	; 0x03
     dc8:	fc 01       	movw	r30, r24
     dca:	e2 0f       	add	r30, r18
     dcc:	f3 1f       	adc	r31, r19
     dce:	80 81       	ld	r24, Z
     dd0:	83 32       	cpi	r24, 0x23	; 35
     dd2:	31 f7       	brne	.-52     	; 0xda0 <UART_receiveString+0x30>
	{
		i++;
		Str[i] = UART_recieveByte();
	}
	Str[i] = '\0';
     dd4:	89 81       	ldd	r24, Y+1	; 0x01
     dd6:	28 2f       	mov	r18, r24
     dd8:	30 e0       	ldi	r19, 0x00	; 0
     dda:	8a 81       	ldd	r24, Y+2	; 0x02
     ddc:	9b 81       	ldd	r25, Y+3	; 0x03
     dde:	fc 01       	movw	r30, r24
     de0:	e2 0f       	add	r30, r18
     de2:	f3 1f       	adc	r31, r19
     de4:	10 82       	st	Z, r1
}
     de6:	0f 90       	pop	r0
     de8:	0f 90       	pop	r0
     dea:	0f 90       	pop	r0
     dec:	cf 91       	pop	r28
     dee:	df 91       	pop	r29
     df0:	1f 91       	pop	r17
     df2:	0f 91       	pop	r16
     df4:	08 95       	ret

00000df6 <timer0_init>:
#include"../../Bit_Math.h"
#include"../../STD_Types.h"
void (*p2f_T0_OVF)(void);
void (*p2f_T0_OCF)(void);

void timer0_init(){
     df6:	df 93       	push	r29
     df8:	cf 93       	push	r28
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = TIMER0_INIT_VALUE;
     dfe:	e2 e5       	ldi	r30, 0x52	; 82
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	10 82       	st	Z, r1

#if INT0_OV_INTERRUPT_MODE == ENABLED
	SET_BIT(TIMSK,TOIE0);
     e04:	a9 e5       	ldi	r26, 0x59	; 89
     e06:	b0 e0       	ldi	r27, 0x00	; 0
     e08:	e9 e5       	ldi	r30, 0x59	; 89
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	81 60       	ori	r24, 0x01	; 1
     e10:	8c 93       	st	X, r24
#endif

#if INT0_OC_INTERRUPT_MODE == ENABLED
	SET_BIT(TIMSK,OCIE0);
#else
	CLR_BIT(TIMSK,OCIE0);
     e12:	a9 e5       	ldi	r26, 0x59	; 89
     e14:	b0 e0       	ldi	r27, 0x00	; 0
     e16:	e9 e5       	ldi	r30, 0x59	; 89
     e18:	f0 e0       	ldi	r31, 0x00	; 0
     e1a:	80 81       	ld	r24, Z
     e1c:	8d 7f       	andi	r24, 0xFD	; 253
     e1e:	8c 93       	st	X, r24
#endif

	/* Select Timer0 Mode */
#if TIMER0_MODE_SELECT == TIMER0_NORMAL_MODE
	CLR_BIT(TCCR0,WGM00);
     e20:	a3 e5       	ldi	r26, 0x53	; 83
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	e3 e5       	ldi	r30, 0x53	; 83
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	8f 7b       	andi	r24, 0xBF	; 191
     e2c:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,WGM01);
     e2e:	a3 e5       	ldi	r26, 0x53	; 83
     e30:	b0 e0       	ldi	r27, 0x00	; 0
     e32:	e3 e5       	ldi	r30, 0x53	; 83
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	80 81       	ld	r24, Z
     e38:	87 7f       	andi	r24, 0xF7	; 247
     e3a:	8c 93       	st	X, r24
	SET_BIT(TCCR0,WGM01);
#endif

	/* Select Compare output Mode */
#if TIMER0_COMPARE_OUTPUT_SELECT == COMPARE_OUTPUT_DISCONNECTED
	CLR_BIT(TCCR0,COM00);
     e3c:	a3 e5       	ldi	r26, 0x53	; 83
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	e3 e5       	ldi	r30, 0x53	; 83
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	8f 7e       	andi	r24, 0xEF	; 239
     e48:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,COM01);
     e4a:	a3 e5       	ldi	r26, 0x53	; 83
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	e3 e5       	ldi	r30, 0x53	; 83
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	8f 7d       	andi	r24, 0xDF	; 223
     e56:	8c 93       	st	X, r24
	SET_BIT(TCCR0,COM00);
	SET_BIT(TCCR0,COM01);
#endif


	SET_BIT(TCCR0,0);
     e58:	a3 e5       	ldi	r26, 0x53	; 83
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	e3 e5       	ldi	r30, 0x53	; 83
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	81 60       	ori	r24, 0x01	; 1
     e64:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,1);
     e66:	a3 e5       	ldi	r26, 0x53	; 83
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e3 e5       	ldi	r30, 0x53	; 83
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	8d 7f       	andi	r24, 0xFD	; 253
     e72:	8c 93       	st	X, r24
	SET_BIT(TCCR0,2);
     e74:	a3 e5       	ldi	r26, 0x53	; 83
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	e3 e5       	ldi	r30, 0x53	; 83
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	84 60       	ori	r24, 0x04	; 4
     e80:	8c 93       	st	X, r24
//		CLR_BIT(TCCR0,1);
//		SET_BIT(TCCR0,2);
//	}


}
     e82:	cf 91       	pop	r28
     e84:	df 91       	pop	r29
     e86:	08 95       	ret

00000e88 <setCallback_T0_TOV>:

void setCallback_T0_TOV(void(*p2f)()){
     e88:	df 93       	push	r29
     e8a:	cf 93       	push	r28
     e8c:	00 d0       	rcall	.+0      	; 0xe8e <setCallback_T0_TOV+0x6>
     e8e:	cd b7       	in	r28, 0x3d	; 61
     e90:	de b7       	in	r29, 0x3e	; 62
     e92:	9a 83       	std	Y+2, r25	; 0x02
     e94:	89 83       	std	Y+1, r24	; 0x01
	p2f_T0_OVF = p2f;
     e96:	89 81       	ldd	r24, Y+1	; 0x01
     e98:	9a 81       	ldd	r25, Y+2	; 0x02
     e9a:	90 93 cd 00 	sts	0x00CD, r25
     e9e:	80 93 cc 00 	sts	0x00CC, r24
}
     ea2:	0f 90       	pop	r0
     ea4:	0f 90       	pop	r0
     ea6:	cf 91       	pop	r28
     ea8:	df 91       	pop	r29
     eaa:	08 95       	ret

00000eac <setCallback_T0_OCF>:

void setCallback_T0_OCF(void(*p2f)()){
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	00 d0       	rcall	.+0      	; 0xeb2 <setCallback_T0_OCF+0x6>
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
     eb6:	9a 83       	std	Y+2, r25	; 0x02
     eb8:	89 83       	std	Y+1, r24	; 0x01
	p2f_T0_OCF = p2f;
     eba:	89 81       	ldd	r24, Y+1	; 0x01
     ebc:	9a 81       	ldd	r25, Y+2	; 0x02
     ebe:	90 93 cf 00 	sts	0x00CF, r25
     ec2:	80 93 ce 00 	sts	0x00CE, r24
}
     ec6:	0f 90       	pop	r0
     ec8:	0f 90       	pop	r0
     eca:	cf 91       	pop	r28
     ecc:	df 91       	pop	r29
     ece:	08 95       	ret

00000ed0 <stub1>:
void (*ovfCallback)(void);
void (*cmCallback)(void);


void stub1(void)
{
     ed0:	df 93       	push	r29
     ed2:	cf 93       	push	r28
     ed4:	cd b7       	in	r28, 0x3d	; 61
     ed6:	de b7       	in	r29, 0x3e	; 62

}
     ed8:	cf 91       	pop	r28
     eda:	df 91       	pop	r29
     edc:	08 95       	ret

00000ede <stub2>:

void stub2(void)
{
     ede:	df 93       	push	r29
     ee0:	cf 93       	push	r28
     ee2:	cd b7       	in	r28, 0x3d	; 61
     ee4:	de b7       	in	r29, 0x3e	; 62

}
     ee6:	cf 91       	pop	r28
     ee8:	df 91       	pop	r29
     eea:	08 95       	ret

00000eec <__vector_11>:


ISR(TIMER0_OVF_vect){
     eec:	1f 92       	push	r1
     eee:	0f 92       	push	r0
     ef0:	0f b6       	in	r0, 0x3f	; 63
     ef2:	0f 92       	push	r0
     ef4:	11 24       	eor	r1, r1
     ef6:	2f 93       	push	r18
     ef8:	3f 93       	push	r19
     efa:	4f 93       	push	r20
     efc:	5f 93       	push	r21
     efe:	6f 93       	push	r22
     f00:	7f 93       	push	r23
     f02:	8f 93       	push	r24
     f04:	9f 93       	push	r25
     f06:	af 93       	push	r26
     f08:	bf 93       	push	r27
     f0a:	ef 93       	push	r30
     f0c:	ff 93       	push	r31
     f0e:	df 93       	push	r29
     f10:	cf 93       	push	r28
     f12:	cd b7       	in	r28, 0x3d	; 61
     f14:	de b7       	in	r29, 0x3e	; 62
	ovfCallback();
     f16:	e0 91 d2 00 	lds	r30, 0x00D2
     f1a:	f0 91 d3 00 	lds	r31, 0x00D3
     f1e:	09 95       	icall
}
     f20:	cf 91       	pop	r28
     f22:	df 91       	pop	r29
     f24:	ff 91       	pop	r31
     f26:	ef 91       	pop	r30
     f28:	bf 91       	pop	r27
     f2a:	af 91       	pop	r26
     f2c:	9f 91       	pop	r25
     f2e:	8f 91       	pop	r24
     f30:	7f 91       	pop	r23
     f32:	6f 91       	pop	r22
     f34:	5f 91       	pop	r21
     f36:	4f 91       	pop	r20
     f38:	3f 91       	pop	r19
     f3a:	2f 91       	pop	r18
     f3c:	0f 90       	pop	r0
     f3e:	0f be       	out	0x3f, r0	; 63
     f40:	0f 90       	pop	r0
     f42:	1f 90       	pop	r1
     f44:	18 95       	reti

00000f46 <__vector_10>:


ISR(TIMER0_COMP_vect){
     f46:	1f 92       	push	r1
     f48:	0f 92       	push	r0
     f4a:	0f b6       	in	r0, 0x3f	; 63
     f4c:	0f 92       	push	r0
     f4e:	11 24       	eor	r1, r1
     f50:	2f 93       	push	r18
     f52:	3f 93       	push	r19
     f54:	4f 93       	push	r20
     f56:	5f 93       	push	r21
     f58:	6f 93       	push	r22
     f5a:	7f 93       	push	r23
     f5c:	8f 93       	push	r24
     f5e:	9f 93       	push	r25
     f60:	af 93       	push	r26
     f62:	bf 93       	push	r27
     f64:	ef 93       	push	r30
     f66:	ff 93       	push	r31
     f68:	df 93       	push	r29
     f6a:	cf 93       	push	r28
     f6c:	cd b7       	in	r28, 0x3d	; 61
     f6e:	de b7       	in	r29, 0x3e	; 62
	cmCallback();
     f70:	e0 91 d0 00 	lds	r30, 0x00D0
     f74:	f0 91 d1 00 	lds	r31, 0x00D1
     f78:	09 95       	icall
}
     f7a:	cf 91       	pop	r28
     f7c:	df 91       	pop	r29
     f7e:	ff 91       	pop	r31
     f80:	ef 91       	pop	r30
     f82:	bf 91       	pop	r27
     f84:	af 91       	pop	r26
     f86:	9f 91       	pop	r25
     f88:	8f 91       	pop	r24
     f8a:	7f 91       	pop	r23
     f8c:	6f 91       	pop	r22
     f8e:	5f 91       	pop	r21
     f90:	4f 91       	pop	r20
     f92:	3f 91       	pop	r19
     f94:	2f 91       	pop	r18
     f96:	0f 90       	pop	r0
     f98:	0f be       	out	0x3f, r0	; 63
     f9a:	0f 90       	pop	r0
     f9c:	1f 90       	pop	r1
     f9e:	18 95       	reti

00000fa0 <TIM0_init>:


void TIM0_init(void)
{
     fa0:	df 93       	push	r29
     fa2:	cf 93       	push	r28
     fa4:	cd b7       	in	r28, 0x3d	; 61
     fa6:	de b7       	in	r29, 0x3e	; 62
	ovfCallback = stub1;
     fa8:	88 e6       	ldi	r24, 0x68	; 104
     faa:	97 e0       	ldi	r25, 0x07	; 7
     fac:	90 93 d3 00 	sts	0x00D3, r25
     fb0:	80 93 d2 00 	sts	0x00D2, r24
	cmCallback = stub2;
     fb4:	8f e6       	ldi	r24, 0x6F	; 111
     fb6:	97 e0       	ldi	r25, 0x07	; 7
     fb8:	90 93 d1 00 	sts	0x00D1, r25
     fbc:	80 93 d0 00 	sts	0x00D0, r24

	TCNT0 = TIM0_TCNT0_INIT;
     fc0:	e2 e5       	ldi	r30, 0x52	; 82
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	10 82       	st	Z, r1
	OCR0 = TIM0_OCR0_INIT;
     fc6:	ec e5       	ldi	r30, 0x5C	; 92
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	8c e7       	ldi	r24, 0x7C	; 124
     fcc:	80 83       	st	Z, r24


	if(TIM0_MODE_SELECT == TIM0_NORMAL_MODE)
	{
		CLR_BIT(TCCR0,3);
     fce:	a3 e5       	ldi	r26, 0x53	; 83
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	e3 e5       	ldi	r30, 0x53	; 83
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	87 7f       	andi	r24, 0xF7	; 247
     fda:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,6);
     fdc:	a3 e5       	ldi	r26, 0x53	; 83
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e3 e5       	ldi	r30, 0x53	; 83
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	8f 7b       	andi	r24, 0xBF	; 191
     fe8:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,1);
		SET_BIT(TCCR0,2);
	}
	else if(TIM0_PRESCALER_SELECT == TIM0_1024_PRESCALER_SELECT)
	{
		SET_BIT(TCCR0,0);
     fea:	a3 e5       	ldi	r26, 0x53	; 83
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e3 e5       	ldi	r30, 0x53	; 83
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	81 60       	ori	r24, 0x01	; 1
     ff6:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,1);
     ff8:	a3 e5       	ldi	r26, 0x53	; 83
     ffa:	b0 e0       	ldi	r27, 0x00	; 0
     ffc:	e3 e5       	ldi	r30, 0x53	; 83
     ffe:	f0 e0       	ldi	r31, 0x00	; 0
    1000:	80 81       	ld	r24, Z
    1002:	8d 7f       	andi	r24, 0xFD	; 253
    1004:	8c 93       	st	X, r24
		SET_BIT(TCCR0,2);
    1006:	a3 e5       	ldi	r26, 0x53	; 83
    1008:	b0 e0       	ldi	r27, 0x00	; 0
    100a:	e3 e5       	ldi	r30, 0x53	; 83
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
    1010:	84 60       	ori	r24, 0x04	; 4
    1012:	8c 93       	st	X, r24



	if(TIM0_COMPARE_MATCH_MODE_SELECT == TIM0_COMPARE_MATCH_NORMAL_MODE)
	{
		CLR_BIT(TCCR0,4);
    1014:	a3 e5       	ldi	r26, 0x53	; 83
    1016:	b0 e0       	ldi	r27, 0x00	; 0
    1018:	e3 e5       	ldi	r30, 0x53	; 83
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	8f 7e       	andi	r24, 0xEF	; 239
    1020:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,5);
    1022:	a3 e5       	ldi	r26, 0x53	; 83
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e3 e5       	ldi	r30, 0x53	; 83
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	8f 7d       	andi	r24, 0xDF	; 223
    102e:	8c 93       	st	X, r24
		SET_BIT(TCCR0,4);
		SET_BIT(TCCR0,5);
	}

	if(TIM0_COMPARE_MATCH_INT_MODE == ENABLED){
		SET_BIT(TIMSK,0);
    1030:	a9 e5       	ldi	r26, 0x59	; 89
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	e9 e5       	ldi	r30, 0x59	; 89
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	81 60       	ori	r24, 0x01	; 1
    103c:	8c 93       	st	X, r24
	}else{
		CLR_BIT(TIMSK,0);
	}
}
    103e:	cf 91       	pop	r28
    1040:	df 91       	pop	r29
    1042:	08 95       	ret

00001044 <TIM0_overFlowIntState>:

void TIM0_overFlowIntState(unsigned char state)
{
    1044:	df 93       	push	r29
    1046:	cf 93       	push	r28
    1048:	0f 92       	push	r0
    104a:	cd b7       	in	r28, 0x3d	; 61
    104c:	de b7       	in	r29, 0x3e	; 62
    104e:	89 83       	std	Y+1, r24	; 0x01
	if(state == TIM0_OVF_INT_ENABLE)
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	81 30       	cpi	r24, 0x01	; 1
    1054:	41 f4       	brne	.+16     	; 0x1066 <TIM0_overFlowIntState+0x22>
	{
		SET_BIT(TIMSK,0);
    1056:	a9 e5       	ldi	r26, 0x59	; 89
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	e9 e5       	ldi	r30, 0x59	; 89
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	80 81       	ld	r24, Z
    1060:	81 60       	ori	r24, 0x01	; 1
    1062:	8c 93       	st	X, r24
    1064:	0a c0       	rjmp	.+20     	; 0x107a <TIM0_overFlowIntState+0x36>
	}
	else if(state == TIM0_OVF_INT_DISABLE)
    1066:	89 81       	ldd	r24, Y+1	; 0x01
    1068:	88 23       	and	r24, r24
    106a:	39 f4       	brne	.+14     	; 0x107a <TIM0_overFlowIntState+0x36>
	{
		CLR_BIT(TIMSK,0);
    106c:	a9 e5       	ldi	r26, 0x59	; 89
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	e9 e5       	ldi	r30, 0x59	; 89
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	8e 7f       	andi	r24, 0xFE	; 254
    1078:	8c 93       	st	X, r24
	}
}
    107a:	0f 90       	pop	r0
    107c:	cf 91       	pop	r28
    107e:	df 91       	pop	r29
    1080:	08 95       	ret

00001082 <TIM0_compareMatchIntState>:

void TIM0_compareMatchIntState(unsigned char state)
{
    1082:	df 93       	push	r29
    1084:	cf 93       	push	r28
    1086:	0f 92       	push	r0
    1088:	cd b7       	in	r28, 0x3d	; 61
    108a:	de b7       	in	r29, 0x3e	; 62
    108c:	89 83       	std	Y+1, r24	; 0x01
	if(state == TIM0_CM_INT_ENABLE)
    108e:	89 81       	ldd	r24, Y+1	; 0x01
    1090:	81 30       	cpi	r24, 0x01	; 1
    1092:	41 f4       	brne	.+16     	; 0x10a4 <TIM0_compareMatchIntState+0x22>
	{
		SET_BIT(TIMSK,1);
    1094:	a9 e5       	ldi	r26, 0x59	; 89
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e9 e5       	ldi	r30, 0x59	; 89
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	82 60       	ori	r24, 0x02	; 2
    10a0:	8c 93       	st	X, r24
    10a2:	0a c0       	rjmp	.+20     	; 0x10b8 <TIM0_compareMatchIntState+0x36>
	}
	else if(state == TIM0_CM_INT_DISABLE)
    10a4:	89 81       	ldd	r24, Y+1	; 0x01
    10a6:	88 23       	and	r24, r24
    10a8:	39 f4       	brne	.+14     	; 0x10b8 <TIM0_compareMatchIntState+0x36>
	{
		CLR_BIT(TIMSK,1);
    10aa:	a9 e5       	ldi	r26, 0x59	; 89
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e9 e5       	ldi	r30, 0x59	; 89
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	8d 7f       	andi	r24, 0xFD	; 253
    10b6:	8c 93       	st	X, r24
	}
}
    10b8:	0f 90       	pop	r0
    10ba:	cf 91       	pop	r28
    10bc:	df 91       	pop	r29
    10be:	08 95       	ret

000010c0 <TIM0_setTCNT0>:

void TIM0_setTCNT0(unsigned char value)
{
    10c0:	df 93       	push	r29
    10c2:	cf 93       	push	r28
    10c4:	0f 92       	push	r0
    10c6:	cd b7       	in	r28, 0x3d	; 61
    10c8:	de b7       	in	r29, 0x3e	; 62
    10ca:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = value;
    10cc:	e2 e5       	ldi	r30, 0x52	; 82
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	89 81       	ldd	r24, Y+1	; 0x01
    10d2:	80 83       	st	Z, r24
}
    10d4:	0f 90       	pop	r0
    10d6:	cf 91       	pop	r28
    10d8:	df 91       	pop	r29
    10da:	08 95       	ret

000010dc <TIM0_setOCRO>:

void TIM0_setOCRO(unsigned char value)
{
    10dc:	df 93       	push	r29
    10de:	cf 93       	push	r28
    10e0:	0f 92       	push	r0
    10e2:	cd b7       	in	r28, 0x3d	; 61
    10e4:	de b7       	in	r29, 0x3e	; 62
    10e6:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = value;
    10e8:	ec e5       	ldi	r30, 0x5C	; 92
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	89 81       	ldd	r24, Y+1	; 0x01
    10ee:	80 83       	st	Z, r24
}
    10f0:	0f 90       	pop	r0
    10f2:	cf 91       	pop	r28
    10f4:	df 91       	pop	r29
    10f6:	08 95       	ret

000010f8 <TIM0_forceOutputCompare>:

void TIM0_forceOutputCompare(unsigned char state)
{
    10f8:	df 93       	push	r29
    10fa:	cf 93       	push	r28
    10fc:	0f 92       	push	r0
    10fe:	cd b7       	in	r28, 0x3d	; 61
    1100:	de b7       	in	r29, 0x3e	; 62
    1102:	89 83       	std	Y+1, r24	; 0x01
	if(state == TIM0_CMO_ENABLE)
    1104:	89 81       	ldd	r24, Y+1	; 0x01
    1106:	81 30       	cpi	r24, 0x01	; 1
    1108:	41 f4       	brne	.+16     	; 0x111a <TIM0_forceOutputCompare+0x22>
	{
		SET_BIT(TCCR0,7);
    110a:	a3 e5       	ldi	r26, 0x53	; 83
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	e3 e5       	ldi	r30, 0x53	; 83
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	80 68       	ori	r24, 0x80	; 128
    1116:	8c 93       	st	X, r24
    1118:	0a c0       	rjmp	.+20     	; 0x112e <TIM0_forceOutputCompare+0x36>
	}
	else if(state == TIM0_CMO_DISABLE)
    111a:	89 81       	ldd	r24, Y+1	; 0x01
    111c:	88 23       	and	r24, r24
    111e:	39 f4       	brne	.+14     	; 0x112e <TIM0_forceOutputCompare+0x36>
	{
		CLR_BIT(TCCR0,7);
    1120:	a3 e5       	ldi	r26, 0x53	; 83
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e3 e5       	ldi	r30, 0x53	; 83
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	8f 77       	andi	r24, 0x7F	; 127
    112c:	8c 93       	st	X, r24
	}

}
    112e:	0f 90       	pop	r0
    1130:	cf 91       	pop	r28
    1132:	df 91       	pop	r29
    1134:	08 95       	ret

00001136 <TIM0_setOvfIntCallback>:

void TIM0_setOvfIntCallback(void (*callbackPtr)(void))
{
    1136:	df 93       	push	r29
    1138:	cf 93       	push	r28
    113a:	00 d0       	rcall	.+0      	; 0x113c <TIM0_setOvfIntCallback+0x6>
    113c:	cd b7       	in	r28, 0x3d	; 61
    113e:	de b7       	in	r29, 0x3e	; 62
    1140:	9a 83       	std	Y+2, r25	; 0x02
    1142:	89 83       	std	Y+1, r24	; 0x01
	ovfCallback = callbackPtr;
    1144:	89 81       	ldd	r24, Y+1	; 0x01
    1146:	9a 81       	ldd	r25, Y+2	; 0x02
    1148:	90 93 d3 00 	sts	0x00D3, r25
    114c:	80 93 d2 00 	sts	0x00D2, r24
}
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	cf 91       	pop	r28
    1156:	df 91       	pop	r29
    1158:	08 95       	ret

0000115a <TIM0_setCmIntCallback>:

void TIM0_setCmIntCallback(void (*callbackPtr)(void))
{
    115a:	df 93       	push	r29
    115c:	cf 93       	push	r28
    115e:	00 d0       	rcall	.+0      	; 0x1160 <TIM0_setCmIntCallback+0x6>
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
    1164:	9a 83       	std	Y+2, r25	; 0x02
    1166:	89 83       	std	Y+1, r24	; 0x01
	cmCallback = callbackPtr;
    1168:	89 81       	ldd	r24, Y+1	; 0x01
    116a:	9a 81       	ldd	r25, Y+2	; 0x02
    116c:	90 93 d1 00 	sts	0x00D1, r25
    1170:	80 93 d0 00 	sts	0x00D0, r24
}
    1174:	0f 90       	pop	r0
    1176:	0f 90       	pop	r0
    1178:	cf 91       	pop	r28
    117a:	df 91       	pop	r29
    117c:	08 95       	ret

0000117e <SPI_initMaster>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void SPI_initMaster(void)
{
    117e:	df 93       	push	r29
    1180:	cf 93       	push	r28
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
	 * MOSI(PB5) --> Output
	 * MISO(PB6) --> Input
	 * SCK(PB7) --> Output
	 ********************************************/

	SPCR = (1<<SPE) | (1<<MSTR); // enable SPI + enable Master + choose SPI clock = Fosc/4
    1186:	ed e2       	ldi	r30, 0x2D	; 45
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 e5       	ldi	r24, 0x50	; 80
    118c:	80 83       	st	Z, r24
}
    118e:	cf 91       	pop	r28
    1190:	df 91       	pop	r29
    1192:	08 95       	ret

00001194 <SPI_initSlave>:

void SPI_initSlave(void)
{
    1194:	df 93       	push	r29
    1196:	cf 93       	push	r28
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
	 * MOSI(PB5) --> Input
	 * MISO(PB6) --> Output
	 * SCK(PB7) --> Input
	 ********************************************/

	SPCR = (1<<SPE); // just enable SPI + choose SPI clock = Fosc/4
    119c:	ed e2       	ldi	r30, 0x2D	; 45
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 e4       	ldi	r24, 0x40	; 64
    11a2:	80 83       	st	Z, r24
}
    11a4:	cf 91       	pop	r28
    11a6:	df 91       	pop	r29
    11a8:	08 95       	ret

000011aa <SPI_sendByte>:
void SPI_sendByte(const uint8 data)
{
    11aa:	df 93       	push	r29
    11ac:	cf 93       	push	r28
    11ae:	0f 92       	push	r0
    11b0:	cd b7       	in	r28, 0x3d	; 61
    11b2:	de b7       	in	r29, 0x3e	; 62
    11b4:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data; //send data by SPI
    11b6:	ef e2       	ldi	r30, 0x2F	; 47
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	89 81       	ldd	r24, Y+1	; 0x01
    11bc:	80 83       	st	Z, r24

	while(BIT_IS_CLEAR(SPSR,SPIF)){} //wait until SPI interrupt flag=1 (data is sent correctly)
    11be:	ee e2       	ldi	r30, 0x2E	; 46
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	80 81       	ld	r24, Z
    11c4:	88 23       	and	r24, r24
    11c6:	dc f7       	brge	.-10     	; 0x11be <SPI_sendByte+0x14>
}
    11c8:	0f 90       	pop	r0
    11ca:	cf 91       	pop	r28
    11cc:	df 91       	pop	r29
    11ce:	08 95       	ret

000011d0 <SPI_SendString>:


void SPI_SendString(const uint8 *Str)
{
    11d0:	df 93       	push	r29
    11d2:	cf 93       	push	r28
    11d4:	00 d0       	rcall	.+0      	; 0x11d6 <SPI_SendString+0x6>
    11d6:	0f 92       	push	r0
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	9b 83       	std	Y+3, r25	; 0x03
    11de:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    11e0:	19 82       	std	Y+1, r1	; 0x01
    11e2:	0e c0       	rjmp	.+28     	; 0x1200 <SPI_SendString+0x30>
	while(Str[i] != '\0')
	{
		SPI_sendByte(Str[i]);
    11e4:	89 81       	ldd	r24, Y+1	; 0x01
    11e6:	28 2f       	mov	r18, r24
    11e8:	30 e0       	ldi	r19, 0x00	; 0
    11ea:	8a 81       	ldd	r24, Y+2	; 0x02
    11ec:	9b 81       	ldd	r25, Y+3	; 0x03
    11ee:	fc 01       	movw	r30, r24
    11f0:	e2 0f       	add	r30, r18
    11f2:	f3 1f       	adc	r31, r19
    11f4:	80 81       	ld	r24, Z
    11f6:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SPI_sendByte>
		i++;
    11fa:	89 81       	ldd	r24, Y+1	; 0x01
    11fc:	8f 5f       	subi	r24, 0xFF	; 255
    11fe:	89 83       	std	Y+1, r24	; 0x01


void SPI_SendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1200:	89 81       	ldd	r24, Y+1	; 0x01
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	8a 81       	ldd	r24, Y+2	; 0x02
    1208:	9b 81       	ldd	r25, Y+3	; 0x03
    120a:	fc 01       	movw	r30, r24
    120c:	e2 0f       	add	r30, r18
    120e:	f3 1f       	adc	r31, r19
    1210:	80 81       	ld	r24, Z
    1212:	88 23       	and	r24, r24
    1214:	39 f7       	brne	.-50     	; 0x11e4 <SPI_SendString+0x14>
	{
		SPI_sendByte(Str[i]);
		i++;
	}
}
    1216:	0f 90       	pop	r0
    1218:	0f 90       	pop	r0
    121a:	0f 90       	pop	r0
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	08 95       	ret

00001222 <SPI_recieveByte>:

uint8 SPI_recieveByte(void)
{
    1222:	df 93       	push	r29
    1224:	cf 93       	push	r28
    1226:	cd b7       	in	r28, 0x3d	; 61
    1228:	de b7       	in	r29, 0x3e	; 62
	 while(BIT_IS_CLEAR(SPSR,SPIF)){} //wait until SPI interrupt flag=1(data is receive correctly)
    122a:	ee e2       	ldi	r30, 0x2E	; 46
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	88 23       	and	r24, r24
    1232:	dc f7       	brge	.-10     	; 0x122a <SPI_recieveByte+0x8>
   return SPDR; //return the received byte from SPI data register
    1234:	ef e2       	ldi	r30, 0x2F	; 47
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
}
    123a:	cf 91       	pop	r28
    123c:	df 91       	pop	r29
    123e:	08 95       	ret

00001240 <SPI_ReceiveString>:

void SPI_ReceiveString(char *Str)
{
    1240:	0f 93       	push	r16
    1242:	1f 93       	push	r17
    1244:	df 93       	push	r29
    1246:	cf 93       	push	r28
    1248:	00 d0       	rcall	.+0      	; 0x124a <SPI_ReceiveString+0xa>
    124a:	0f 92       	push	r0
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
    1250:	9b 83       	std	Y+3, r25	; 0x03
    1252:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char i = 0;
    1254:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = SPI_recieveByte();
    1256:	89 81       	ldd	r24, Y+1	; 0x01
    1258:	28 2f       	mov	r18, r24
    125a:	30 e0       	ldi	r19, 0x00	; 0
    125c:	8a 81       	ldd	r24, Y+2	; 0x02
    125e:	9b 81       	ldd	r25, Y+3	; 0x03
    1260:	8c 01       	movw	r16, r24
    1262:	02 0f       	add	r16, r18
    1264:	13 1f       	adc	r17, r19
    1266:	0e 94 11 09 	call	0x1222	; 0x1222 <SPI_recieveByte>
    126a:	f8 01       	movw	r30, r16
    126c:	80 83       	st	Z, r24
    126e:	0f c0       	rjmp	.+30     	; 0x128e <SPI_ReceiveString+0x4e>
	while(Str[i] != '#')
	{
		i++;
    1270:	89 81       	ldd	r24, Y+1	; 0x01
    1272:	8f 5f       	subi	r24, 0xFF	; 255
    1274:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = SPI_recieveByte();
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	28 2f       	mov	r18, r24
    127a:	30 e0       	ldi	r19, 0x00	; 0
    127c:	8a 81       	ldd	r24, Y+2	; 0x02
    127e:	9b 81       	ldd	r25, Y+3	; 0x03
    1280:	8c 01       	movw	r16, r24
    1282:	02 0f       	add	r16, r18
    1284:	13 1f       	adc	r17, r19
    1286:	0e 94 11 09 	call	0x1222	; 0x1222 <SPI_recieveByte>
    128a:	f8 01       	movw	r30, r16
    128c:	80 83       	st	Z, r24

void SPI_ReceiveString(char *Str)
{
	unsigned char i = 0;
	Str[i] = SPI_recieveByte();
	while(Str[i] != '#')
    128e:	89 81       	ldd	r24, Y+1	; 0x01
    1290:	28 2f       	mov	r18, r24
    1292:	30 e0       	ldi	r19, 0x00	; 0
    1294:	8a 81       	ldd	r24, Y+2	; 0x02
    1296:	9b 81       	ldd	r25, Y+3	; 0x03
    1298:	fc 01       	movw	r30, r24
    129a:	e2 0f       	add	r30, r18
    129c:	f3 1f       	adc	r31, r19
    129e:	80 81       	ld	r24, Z
    12a0:	83 32       	cpi	r24, 0x23	; 35
    12a2:	31 f7       	brne	.-52     	; 0x1270 <SPI_ReceiveString+0x30>
	{
		i++;
		Str[i] = SPI_recieveByte();
	}
	Str[i] = '\0';
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	28 2f       	mov	r18, r24
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	9b 81       	ldd	r25, Y+3	; 0x03
    12ae:	fc 01       	movw	r30, r24
    12b0:	e2 0f       	add	r30, r18
    12b2:	f3 1f       	adc	r31, r19
    12b4:	10 82       	st	Z, r1
}
    12b6:	0f 90       	pop	r0
    12b8:	0f 90       	pop	r0
    12ba:	0f 90       	pop	r0
    12bc:	cf 91       	pop	r28
    12be:	df 91       	pop	r29
    12c0:	1f 91       	pop	r17
    12c2:	0f 91       	pop	r16
    12c4:	08 95       	ret

000012c6 <init_interrupt>:

void (*p2f0)(void);
void (*p2f1)(void);
void (*p2f2)(void);

void init_interrupt() {
    12c6:	df 93       	push	r29
    12c8:	cf 93       	push	r28
    12ca:	cd b7       	in	r28, 0x3d	; 61
    12cc:	de b7       	in	r29, 0x3e	; 62
#if EXTI_INT0 == ENABLED
	GICR |=(1<<INT0); //Enable INT0
    12ce:	ab e5       	ldi	r26, 0x5B	; 91
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	eb e5       	ldi	r30, 0x5B	; 91
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	80 64       	ori	r24, 0x40	; 64
    12da:	8c 93       	st	X, r24

#if EXTI_INT0_EDGE == Low_Level
	MCUCR &= ~(1 << ISC01);
	MCUCR &= ~(1 << ISC00);
#elif EXTI_INT0_EDGE == Both_Edges
	MCUCR &=~(1<<ISC01);
    12dc:	a5 e5       	ldi	r26, 0x55	; 85
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	e5 e5       	ldi	r30, 0x55	; 85
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	8d 7f       	andi	r24, 0xFD	; 253
    12e8:	8c 93       	st	X, r24
	MCUCR |=(1<<ISC00);
    12ea:	a5 e5       	ldi	r26, 0x55	; 85
    12ec:	b0 e0       	ldi	r27, 0x00	; 0
    12ee:	e5 e5       	ldi	r30, 0x55	; 85
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	81 60       	ori	r24, 0x01	; 1
    12f6:	8c 93       	st	X, r24
		} else if (EXTI_INT1_EDGE == Raising_Edge) {
			MCUCSR |= (1 << ISC2);
		}
	}

	SREG |= (1 << 7);
    12f8:	af e5       	ldi	r26, 0x5F	; 95
    12fa:	b0 e0       	ldi	r27, 0x00	; 0
    12fc:	ef e5       	ldi	r30, 0x5F	; 95
    12fe:	f0 e0       	ldi	r31, 0x00	; 0
    1300:	80 81       	ld	r24, Z
    1302:	80 68       	ori	r24, 0x80	; 128
    1304:	8c 93       	st	X, r24
}
    1306:	cf 91       	pop	r28
    1308:	df 91       	pop	r29
    130a:	08 95       	ret

0000130c <Set_CallBack_INT0>:

void Set_CallBack_INT0(void (*p2func)(void)){
    130c:	df 93       	push	r29
    130e:	cf 93       	push	r28
    1310:	00 d0       	rcall	.+0      	; 0x1312 <Set_CallBack_INT0+0x6>
    1312:	cd b7       	in	r28, 0x3d	; 61
    1314:	de b7       	in	r29, 0x3e	; 62
    1316:	9a 83       	std	Y+2, r25	; 0x02
    1318:	89 83       	std	Y+1, r24	; 0x01
	p2f0 = p2func;
    131a:	89 81       	ldd	r24, Y+1	; 0x01
    131c:	9a 81       	ldd	r25, Y+2	; 0x02
    131e:	90 93 d5 00 	sts	0x00D5, r25
    1322:	80 93 d4 00 	sts	0x00D4, r24
}
    1326:	0f 90       	pop	r0
    1328:	0f 90       	pop	r0
    132a:	cf 91       	pop	r28
    132c:	df 91       	pop	r29
    132e:	08 95       	ret

00001330 <Set_CallBack_INT1>:

void Set_CallBack_INT1(void (*p2func)(void)){
    1330:	df 93       	push	r29
    1332:	cf 93       	push	r28
    1334:	00 d0       	rcall	.+0      	; 0x1336 <Set_CallBack_INT1+0x6>
    1336:	cd b7       	in	r28, 0x3d	; 61
    1338:	de b7       	in	r29, 0x3e	; 62
    133a:	9a 83       	std	Y+2, r25	; 0x02
    133c:	89 83       	std	Y+1, r24	; 0x01
	p2f1 = p2func;
    133e:	89 81       	ldd	r24, Y+1	; 0x01
    1340:	9a 81       	ldd	r25, Y+2	; 0x02
    1342:	90 93 d7 00 	sts	0x00D7, r25
    1346:	80 93 d6 00 	sts	0x00D6, r24
}
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	cf 91       	pop	r28
    1350:	df 91       	pop	r29
    1352:	08 95       	ret

00001354 <Set_CallBack_INT2>:

void Set_CallBack_INT2(void (*p2func)(void)){
    1354:	df 93       	push	r29
    1356:	cf 93       	push	r28
    1358:	00 d0       	rcall	.+0      	; 0x135a <Set_CallBack_INT2+0x6>
    135a:	cd b7       	in	r28, 0x3d	; 61
    135c:	de b7       	in	r29, 0x3e	; 62
    135e:	9a 83       	std	Y+2, r25	; 0x02
    1360:	89 83       	std	Y+1, r24	; 0x01
	p2f2 = p2func;
    1362:	89 81       	ldd	r24, Y+1	; 0x01
    1364:	9a 81       	ldd	r25, Y+2	; 0x02
    1366:	90 93 d9 00 	sts	0x00D9, r25
    136a:	80 93 d8 00 	sts	0x00D8, r24
}
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
    1372:	cf 91       	pop	r28
    1374:	df 91       	pop	r29
    1376:	08 95       	ret

00001378 <__vector_1>:

ISR(INT0_vect){
    1378:	1f 92       	push	r1
    137a:	0f 92       	push	r0
    137c:	0f b6       	in	r0, 0x3f	; 63
    137e:	0f 92       	push	r0
    1380:	11 24       	eor	r1, r1
    1382:	2f 93       	push	r18
    1384:	3f 93       	push	r19
    1386:	4f 93       	push	r20
    1388:	5f 93       	push	r21
    138a:	6f 93       	push	r22
    138c:	7f 93       	push	r23
    138e:	8f 93       	push	r24
    1390:	9f 93       	push	r25
    1392:	af 93       	push	r26
    1394:	bf 93       	push	r27
    1396:	ef 93       	push	r30
    1398:	ff 93       	push	r31
    139a:	df 93       	push	r29
    139c:	cf 93       	push	r28
    139e:	cd b7       	in	r28, 0x3d	; 61
    13a0:	de b7       	in	r29, 0x3e	; 62
	p2f0();
    13a2:	e0 91 d4 00 	lds	r30, 0x00D4
    13a6:	f0 91 d5 00 	lds	r31, 0x00D5
    13aa:	09 95       	icall
}
    13ac:	cf 91       	pop	r28
    13ae:	df 91       	pop	r29
    13b0:	ff 91       	pop	r31
    13b2:	ef 91       	pop	r30
    13b4:	bf 91       	pop	r27
    13b6:	af 91       	pop	r26
    13b8:	9f 91       	pop	r25
    13ba:	8f 91       	pop	r24
    13bc:	7f 91       	pop	r23
    13be:	6f 91       	pop	r22
    13c0:	5f 91       	pop	r21
    13c2:	4f 91       	pop	r20
    13c4:	3f 91       	pop	r19
    13c6:	2f 91       	pop	r18
    13c8:	0f 90       	pop	r0
    13ca:	0f be       	out	0x3f, r0	; 63
    13cc:	0f 90       	pop	r0
    13ce:	1f 90       	pop	r1
    13d0:	18 95       	reti

000013d2 <__vector_2>:

ISR(INT1_vect){
    13d2:	1f 92       	push	r1
    13d4:	0f 92       	push	r0
    13d6:	0f b6       	in	r0, 0x3f	; 63
    13d8:	0f 92       	push	r0
    13da:	11 24       	eor	r1, r1
    13dc:	2f 93       	push	r18
    13de:	3f 93       	push	r19
    13e0:	4f 93       	push	r20
    13e2:	5f 93       	push	r21
    13e4:	6f 93       	push	r22
    13e6:	7f 93       	push	r23
    13e8:	8f 93       	push	r24
    13ea:	9f 93       	push	r25
    13ec:	af 93       	push	r26
    13ee:	bf 93       	push	r27
    13f0:	ef 93       	push	r30
    13f2:	ff 93       	push	r31
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
	p2f1();
    13fc:	e0 91 d6 00 	lds	r30, 0x00D6
    1400:	f0 91 d7 00 	lds	r31, 0x00D7
    1404:	09 95       	icall
}
    1406:	cf 91       	pop	r28
    1408:	df 91       	pop	r29
    140a:	ff 91       	pop	r31
    140c:	ef 91       	pop	r30
    140e:	bf 91       	pop	r27
    1410:	af 91       	pop	r26
    1412:	9f 91       	pop	r25
    1414:	8f 91       	pop	r24
    1416:	7f 91       	pop	r23
    1418:	6f 91       	pop	r22
    141a:	5f 91       	pop	r21
    141c:	4f 91       	pop	r20
    141e:	3f 91       	pop	r19
    1420:	2f 91       	pop	r18
    1422:	0f 90       	pop	r0
    1424:	0f be       	out	0x3f, r0	; 63
    1426:	0f 90       	pop	r0
    1428:	1f 90       	pop	r1
    142a:	18 95       	reti

0000142c <__vector_3>:

ISR(INT2_vect){
    142c:	1f 92       	push	r1
    142e:	0f 92       	push	r0
    1430:	0f b6       	in	r0, 0x3f	; 63
    1432:	0f 92       	push	r0
    1434:	11 24       	eor	r1, r1
    1436:	2f 93       	push	r18
    1438:	3f 93       	push	r19
    143a:	4f 93       	push	r20
    143c:	5f 93       	push	r21
    143e:	6f 93       	push	r22
    1440:	7f 93       	push	r23
    1442:	8f 93       	push	r24
    1444:	9f 93       	push	r25
    1446:	af 93       	push	r26
    1448:	bf 93       	push	r27
    144a:	ef 93       	push	r30
    144c:	ff 93       	push	r31
    144e:	df 93       	push	r29
    1450:	cf 93       	push	r28
    1452:	cd b7       	in	r28, 0x3d	; 61
    1454:	de b7       	in	r29, 0x3e	; 62
	p2f2();
    1456:	e0 91 d8 00 	lds	r30, 0x00D8
    145a:	f0 91 d9 00 	lds	r31, 0x00D9
    145e:	09 95       	icall
}
    1460:	cf 91       	pop	r28
    1462:	df 91       	pop	r29
    1464:	ff 91       	pop	r31
    1466:	ef 91       	pop	r30
    1468:	bf 91       	pop	r27
    146a:	af 91       	pop	r26
    146c:	9f 91       	pop	r25
    146e:	8f 91       	pop	r24
    1470:	7f 91       	pop	r23
    1472:	6f 91       	pop	r22
    1474:	5f 91       	pop	r21
    1476:	4f 91       	pop	r20
    1478:	3f 91       	pop	r19
    147a:	2f 91       	pop	r18
    147c:	0f 90       	pop	r0
    147e:	0f be       	out	0x3f, r0	; 63
    1480:	0f 90       	pop	r0
    1482:	1f 90       	pop	r1
    1484:	18 95       	reti

00001486 <Dio_read>:
 */
#include "../Dio/Dio.h"



DIO_Level Dio_read(Channel_Type channel) {
    1486:	df 93       	push	r29
    1488:	cf 93       	push	r28
    148a:	00 d0       	rcall	.+0      	; 0x148c <Dio_read+0x6>
    148c:	cd b7       	in	r28, 0x3d	; 61
    148e:	de b7       	in	r29, 0x3e	; 62
    1490:	89 83       	std	Y+1, r24	; 0x01

}
    1492:	0f 90       	pop	r0
    1494:	0f 90       	pop	r0
    1496:	cf 91       	pop	r28
    1498:	df 91       	pop	r29
    149a:	08 95       	ret

0000149c <Dio_write>:


void Dio_write(Channel_Type channel, DIO_Level level) {
    149c:	df 93       	push	r29
    149e:	cf 93       	push	r28
    14a0:	00 d0       	rcall	.+0      	; 0x14a2 <Dio_write+0x6>
    14a2:	00 d0       	rcall	.+0      	; 0x14a4 <Dio_write+0x8>
    14a4:	00 d0       	rcall	.+0      	; 0x14a6 <Dio_write+0xa>
    14a6:	cd b7       	in	r28, 0x3d	; 61
    14a8:	de b7       	in	r29, 0x3e	; 62
    14aa:	8b 83       	std	Y+3, r24	; 0x03
    14ac:	6c 83       	std	Y+4, r22	; 0x04
	DIO_Port port = channel / 8;
    14ae:	8b 81       	ldd	r24, Y+3	; 0x03
    14b0:	86 95       	lsr	r24
    14b2:	86 95       	lsr	r24
    14b4:	86 95       	lsr	r24
    14b6:	8a 83       	std	Y+2, r24	; 0x02
	DIO_Pin pin = channel % 8;
    14b8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ba:	87 70       	andi	r24, 0x07	; 7
    14bc:	89 83       	std	Y+1, r24	; 0x01

	switch (port) {
    14be:	8a 81       	ldd	r24, Y+2	; 0x02
    14c0:	28 2f       	mov	r18, r24
    14c2:	30 e0       	ldi	r19, 0x00	; 0
    14c4:	3e 83       	std	Y+6, r19	; 0x06
    14c6:	2d 83       	std	Y+5, r18	; 0x05
    14c8:	8d 81       	ldd	r24, Y+5	; 0x05
    14ca:	9e 81       	ldd	r25, Y+6	; 0x06
    14cc:	81 30       	cpi	r24, 0x01	; 1
    14ce:	91 05       	cpc	r25, r1
    14d0:	09 f4       	brne	.+2      	; 0x14d4 <Dio_write+0x38>
    14d2:	43 c0       	rjmp	.+134    	; 0x155a <Dio_write+0xbe>
    14d4:	2d 81       	ldd	r18, Y+5	; 0x05
    14d6:	3e 81       	ldd	r19, Y+6	; 0x06
    14d8:	22 30       	cpi	r18, 0x02	; 2
    14da:	31 05       	cpc	r19, r1
    14dc:	2c f4       	brge	.+10     	; 0x14e8 <Dio_write+0x4c>
    14de:	8d 81       	ldd	r24, Y+5	; 0x05
    14e0:	9e 81       	ldd	r25, Y+6	; 0x06
    14e2:	00 97       	sbiw	r24, 0x00	; 0
    14e4:	71 f0       	breq	.+28     	; 0x1502 <Dio_write+0x66>
    14e6:	bc c0       	rjmp	.+376    	; 0x1660 <Dio_write+0x1c4>
    14e8:	2d 81       	ldd	r18, Y+5	; 0x05
    14ea:	3e 81       	ldd	r19, Y+6	; 0x06
    14ec:	22 30       	cpi	r18, 0x02	; 2
    14ee:	31 05       	cpc	r19, r1
    14f0:	09 f4       	brne	.+2      	; 0x14f4 <Dio_write+0x58>
    14f2:	5f c0       	rjmp	.+190    	; 0x15b2 <Dio_write+0x116>
    14f4:	8d 81       	ldd	r24, Y+5	; 0x05
    14f6:	9e 81       	ldd	r25, Y+6	; 0x06
    14f8:	83 30       	cpi	r24, 0x03	; 3
    14fa:	91 05       	cpc	r25, r1
    14fc:	09 f4       	brne	.+2      	; 0x1500 <Dio_write+0x64>
    14fe:	85 c0       	rjmp	.+266    	; 0x160a <Dio_write+0x16e>
    1500:	af c0       	rjmp	.+350    	; 0x1660 <Dio_write+0x1c4>
	case DIO_PortA:
		if (level == High) {
    1502:	8c 81       	ldd	r24, Y+4	; 0x04
    1504:	81 30       	cpi	r24, 0x01	; 1
    1506:	a1 f4       	brne	.+40     	; 0x1530 <Dio_write+0x94>
			SET_BIT(PORTA, pin);
    1508:	ab e3       	ldi	r26, 0x3B	; 59
    150a:	b0 e0       	ldi	r27, 0x00	; 0
    150c:	eb e3       	ldi	r30, 0x3B	; 59
    150e:	f0 e0       	ldi	r31, 0x00	; 0
    1510:	80 81       	ld	r24, Z
    1512:	48 2f       	mov	r20, r24
    1514:	89 81       	ldd	r24, Y+1	; 0x01
    1516:	28 2f       	mov	r18, r24
    1518:	30 e0       	ldi	r19, 0x00	; 0
    151a:	81 e0       	ldi	r24, 0x01	; 1
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	02 2e       	mov	r0, r18
    1520:	02 c0       	rjmp	.+4      	; 0x1526 <Dio_write+0x8a>
    1522:	88 0f       	add	r24, r24
    1524:	99 1f       	adc	r25, r25
    1526:	0a 94       	dec	r0
    1528:	e2 f7       	brpl	.-8      	; 0x1522 <Dio_write+0x86>
    152a:	84 2b       	or	r24, r20
    152c:	8c 93       	st	X, r24
    152e:	98 c0       	rjmp	.+304    	; 0x1660 <Dio_write+0x1c4>
		} else {
			CLR_BIT(PORTA, pin);
    1530:	ab e3       	ldi	r26, 0x3B	; 59
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	eb e3       	ldi	r30, 0x3B	; 59
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	48 2f       	mov	r20, r24
    153c:	89 81       	ldd	r24, Y+1	; 0x01
    153e:	28 2f       	mov	r18, r24
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	81 e0       	ldi	r24, 0x01	; 1
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	02 2e       	mov	r0, r18
    1548:	02 c0       	rjmp	.+4      	; 0x154e <Dio_write+0xb2>
    154a:	88 0f       	add	r24, r24
    154c:	99 1f       	adc	r25, r25
    154e:	0a 94       	dec	r0
    1550:	e2 f7       	brpl	.-8      	; 0x154a <Dio_write+0xae>
    1552:	80 95       	com	r24
    1554:	84 23       	and	r24, r20
    1556:	8c 93       	st	X, r24
    1558:	83 c0       	rjmp	.+262    	; 0x1660 <Dio_write+0x1c4>
		}
		break;
	case DIO_PortB:
		if (level == High) {
    155a:	8c 81       	ldd	r24, Y+4	; 0x04
    155c:	81 30       	cpi	r24, 0x01	; 1
    155e:	a1 f4       	brne	.+40     	; 0x1588 <Dio_write+0xec>
			SET_BIT(PORTB, pin);
    1560:	a8 e3       	ldi	r26, 0x38	; 56
    1562:	b0 e0       	ldi	r27, 0x00	; 0
    1564:	e8 e3       	ldi	r30, 0x38	; 56
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	48 2f       	mov	r20, r24
    156c:	89 81       	ldd	r24, Y+1	; 0x01
    156e:	28 2f       	mov	r18, r24
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	02 2e       	mov	r0, r18
    1578:	02 c0       	rjmp	.+4      	; 0x157e <Dio_write+0xe2>
    157a:	88 0f       	add	r24, r24
    157c:	99 1f       	adc	r25, r25
    157e:	0a 94       	dec	r0
    1580:	e2 f7       	brpl	.-8      	; 0x157a <Dio_write+0xde>
    1582:	84 2b       	or	r24, r20
    1584:	8c 93       	st	X, r24
    1586:	6c c0       	rjmp	.+216    	; 0x1660 <Dio_write+0x1c4>
		} else {
			CLR_BIT(PORTB, pin);
    1588:	a8 e3       	ldi	r26, 0x38	; 56
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	e8 e3       	ldi	r30, 0x38	; 56
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	48 2f       	mov	r20, r24
    1594:	89 81       	ldd	r24, Y+1	; 0x01
    1596:	28 2f       	mov	r18, r24
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	81 e0       	ldi	r24, 0x01	; 1
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	02 2e       	mov	r0, r18
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <Dio_write+0x10a>
    15a2:	88 0f       	add	r24, r24
    15a4:	99 1f       	adc	r25, r25
    15a6:	0a 94       	dec	r0
    15a8:	e2 f7       	brpl	.-8      	; 0x15a2 <Dio_write+0x106>
    15aa:	80 95       	com	r24
    15ac:	84 23       	and	r24, r20
    15ae:	8c 93       	st	X, r24
    15b0:	57 c0       	rjmp	.+174    	; 0x1660 <Dio_write+0x1c4>
		}
		break;
	case DIO_PortC:
		if (level == High) {
    15b2:	8c 81       	ldd	r24, Y+4	; 0x04
    15b4:	81 30       	cpi	r24, 0x01	; 1
    15b6:	a1 f4       	brne	.+40     	; 0x15e0 <Dio_write+0x144>
			SET_BIT(PORTC, pin);
    15b8:	a5 e3       	ldi	r26, 0x35	; 53
    15ba:	b0 e0       	ldi	r27, 0x00	; 0
    15bc:	e5 e3       	ldi	r30, 0x35	; 53
    15be:	f0 e0       	ldi	r31, 0x00	; 0
    15c0:	80 81       	ld	r24, Z
    15c2:	48 2f       	mov	r20, r24
    15c4:	89 81       	ldd	r24, Y+1	; 0x01
    15c6:	28 2f       	mov	r18, r24
    15c8:	30 e0       	ldi	r19, 0x00	; 0
    15ca:	81 e0       	ldi	r24, 0x01	; 1
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	02 2e       	mov	r0, r18
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <Dio_write+0x13a>
    15d2:	88 0f       	add	r24, r24
    15d4:	99 1f       	adc	r25, r25
    15d6:	0a 94       	dec	r0
    15d8:	e2 f7       	brpl	.-8      	; 0x15d2 <Dio_write+0x136>
    15da:	84 2b       	or	r24, r20
    15dc:	8c 93       	st	X, r24
    15de:	40 c0       	rjmp	.+128    	; 0x1660 <Dio_write+0x1c4>
		} else {
			CLR_BIT(PORTC, pin);
    15e0:	a5 e3       	ldi	r26, 0x35	; 53
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	e5 e3       	ldi	r30, 0x35	; 53
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	48 2f       	mov	r20, r24
    15ec:	89 81       	ldd	r24, Y+1	; 0x01
    15ee:	28 2f       	mov	r18, r24
    15f0:	30 e0       	ldi	r19, 0x00	; 0
    15f2:	81 e0       	ldi	r24, 0x01	; 1
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	02 2e       	mov	r0, r18
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <Dio_write+0x162>
    15fa:	88 0f       	add	r24, r24
    15fc:	99 1f       	adc	r25, r25
    15fe:	0a 94       	dec	r0
    1600:	e2 f7       	brpl	.-8      	; 0x15fa <Dio_write+0x15e>
    1602:	80 95       	com	r24
    1604:	84 23       	and	r24, r20
    1606:	8c 93       	st	X, r24
    1608:	2b c0       	rjmp	.+86     	; 0x1660 <Dio_write+0x1c4>
		}
		break;
	case DIO_PortD:
		if (level == High) {
    160a:	8c 81       	ldd	r24, Y+4	; 0x04
    160c:	81 30       	cpi	r24, 0x01	; 1
    160e:	a1 f4       	brne	.+40     	; 0x1638 <Dio_write+0x19c>
			SET_BIT(PORTD, pin);
    1610:	a2 e3       	ldi	r26, 0x32	; 50
    1612:	b0 e0       	ldi	r27, 0x00	; 0
    1614:	e2 e3       	ldi	r30, 0x32	; 50
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	80 81       	ld	r24, Z
    161a:	48 2f       	mov	r20, r24
    161c:	89 81       	ldd	r24, Y+1	; 0x01
    161e:	28 2f       	mov	r18, r24
    1620:	30 e0       	ldi	r19, 0x00	; 0
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	02 2e       	mov	r0, r18
    1628:	02 c0       	rjmp	.+4      	; 0x162e <Dio_write+0x192>
    162a:	88 0f       	add	r24, r24
    162c:	99 1f       	adc	r25, r25
    162e:	0a 94       	dec	r0
    1630:	e2 f7       	brpl	.-8      	; 0x162a <Dio_write+0x18e>
    1632:	84 2b       	or	r24, r20
    1634:	8c 93       	st	X, r24
    1636:	14 c0       	rjmp	.+40     	; 0x1660 <Dio_write+0x1c4>
		} else {
			CLR_BIT(PORTD, pin);
    1638:	a2 e3       	ldi	r26, 0x32	; 50
    163a:	b0 e0       	ldi	r27, 0x00	; 0
    163c:	e2 e3       	ldi	r30, 0x32	; 50
    163e:	f0 e0       	ldi	r31, 0x00	; 0
    1640:	80 81       	ld	r24, Z
    1642:	48 2f       	mov	r20, r24
    1644:	89 81       	ldd	r24, Y+1	; 0x01
    1646:	28 2f       	mov	r18, r24
    1648:	30 e0       	ldi	r19, 0x00	; 0
    164a:	81 e0       	ldi	r24, 0x01	; 1
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	02 2e       	mov	r0, r18
    1650:	02 c0       	rjmp	.+4      	; 0x1656 <Dio_write+0x1ba>
    1652:	88 0f       	add	r24, r24
    1654:	99 1f       	adc	r25, r25
    1656:	0a 94       	dec	r0
    1658:	e2 f7       	brpl	.-8      	; 0x1652 <Dio_write+0x1b6>
    165a:	80 95       	com	r24
    165c:	84 23       	and	r24, r20
    165e:	8c 93       	st	X, r24
		break;
	default:
		break;
	}

}
    1660:	26 96       	adiw	r28, 0x06	; 6
    1662:	0f b6       	in	r0, 0x3f	; 63
    1664:	f8 94       	cli
    1666:	de bf       	out	0x3e, r29	; 62
    1668:	0f be       	out	0x3f, r0	; 63
    166a:	cd bf       	out	0x3d, r28	; 61
    166c:	cf 91       	pop	r28
    166e:	df 91       	pop	r29
    1670:	08 95       	ret

00001672 <Dio_Port_write>:

void Dio_Port_write(DIO_Port port, uint8 data) {
    1672:	df 93       	push	r29
    1674:	cf 93       	push	r28
    1676:	00 d0       	rcall	.+0      	; 0x1678 <Dio_Port_write+0x6>
    1678:	00 d0       	rcall	.+0      	; 0x167a <Dio_Port_write+0x8>
    167a:	cd b7       	in	r28, 0x3d	; 61
    167c:	de b7       	in	r29, 0x3e	; 62
    167e:	89 83       	std	Y+1, r24	; 0x01
    1680:	6a 83       	std	Y+2, r22	; 0x02

	switch (port) {
    1682:	89 81       	ldd	r24, Y+1	; 0x01
    1684:	28 2f       	mov	r18, r24
    1686:	30 e0       	ldi	r19, 0x00	; 0
    1688:	3c 83       	std	Y+4, r19	; 0x04
    168a:	2b 83       	std	Y+3, r18	; 0x03
    168c:	8b 81       	ldd	r24, Y+3	; 0x03
    168e:	9c 81       	ldd	r25, Y+4	; 0x04
    1690:	81 30       	cpi	r24, 0x01	; 1
    1692:	91 05       	cpc	r25, r1
    1694:	d1 f0       	breq	.+52     	; 0x16ca <Dio_Port_write+0x58>
    1696:	2b 81       	ldd	r18, Y+3	; 0x03
    1698:	3c 81       	ldd	r19, Y+4	; 0x04
    169a:	22 30       	cpi	r18, 0x02	; 2
    169c:	31 05       	cpc	r19, r1
    169e:	2c f4       	brge	.+10     	; 0x16aa <Dio_Port_write+0x38>
    16a0:	8b 81       	ldd	r24, Y+3	; 0x03
    16a2:	9c 81       	ldd	r25, Y+4	; 0x04
    16a4:	00 97       	sbiw	r24, 0x00	; 0
    16a6:	61 f0       	breq	.+24     	; 0x16c0 <Dio_Port_write+0x4e>
    16a8:	1e c0       	rjmp	.+60     	; 0x16e6 <Dio_Port_write+0x74>
    16aa:	2b 81       	ldd	r18, Y+3	; 0x03
    16ac:	3c 81       	ldd	r19, Y+4	; 0x04
    16ae:	22 30       	cpi	r18, 0x02	; 2
    16b0:	31 05       	cpc	r19, r1
    16b2:	81 f0       	breq	.+32     	; 0x16d4 <Dio_Port_write+0x62>
    16b4:	8b 81       	ldd	r24, Y+3	; 0x03
    16b6:	9c 81       	ldd	r25, Y+4	; 0x04
    16b8:	83 30       	cpi	r24, 0x03	; 3
    16ba:	91 05       	cpc	r25, r1
    16bc:	81 f0       	breq	.+32     	; 0x16de <Dio_Port_write+0x6c>
    16be:	13 c0       	rjmp	.+38     	; 0x16e6 <Dio_Port_write+0x74>
	case DIO_PortA:
		PORTA = data;
    16c0:	eb e3       	ldi	r30, 0x3B	; 59
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	8a 81       	ldd	r24, Y+2	; 0x02
    16c6:	80 83       	st	Z, r24
    16c8:	0e c0       	rjmp	.+28     	; 0x16e6 <Dio_Port_write+0x74>
		break;
	case DIO_PortB:
		PORTB = data;
    16ca:	e8 e3       	ldi	r30, 0x38	; 56
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	8a 81       	ldd	r24, Y+2	; 0x02
    16d0:	80 83       	st	Z, r24
    16d2:	09 c0       	rjmp	.+18     	; 0x16e6 <Dio_Port_write+0x74>
		break;
	case DIO_PortC:
		PORTC = data;
    16d4:	e5 e3       	ldi	r30, 0x35	; 53
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	8a 81       	ldd	r24, Y+2	; 0x02
    16da:	80 83       	st	Z, r24
    16dc:	04 c0       	rjmp	.+8      	; 0x16e6 <Dio_Port_write+0x74>
		break;
	case DIO_PortD:
		PORTD = data;
    16de:	e2 e3       	ldi	r30, 0x32	; 50
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	8a 81       	ldd	r24, Y+2	; 0x02
    16e4:	80 83       	st	Z, r24
		break;
	default:
		break;
	}
}
    16e6:	0f 90       	pop	r0
    16e8:	0f 90       	pop	r0
    16ea:	0f 90       	pop	r0
    16ec:	0f 90       	pop	r0
    16ee:	cf 91       	pop	r28
    16f0:	df 91       	pop	r29
    16f2:	08 95       	ret

000016f4 <Dio_init>:
		{DIO_PortD, DIO_Pin3, Output, Low},
		{DIO_PortD, DIO_Pin4, Output, Low},
		{DIO_PortD, DIO_Pin5, Output, Low}
};

void Dio_init(void){
    16f4:	df 93       	push	r29
    16f6:	cf 93       	push	r28
    16f8:	00 d0       	rcall	.+0      	; 0x16fa <Dio_init+0x6>
    16fa:	00 d0       	rcall	.+0      	; 0x16fc <Dio_init+0x8>
    16fc:	cd b7       	in	r28, 0x3d	; 61
    16fe:	de b7       	in	r29, 0x3e	; 62
	int count = sizeof(Pin_Cfgs)/ sizeof(Pin_Cfgs[0]);
    1700:	88 e1       	ldi	r24, 0x18	; 24
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	9c 83       	std	Y+4, r25	; 0x04
    1706:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
    1708:	1a 82       	std	Y+2, r1	; 0x02
    170a:	19 82       	std	Y+1, r1	; 0x01
	for(i = 0; i < count ; i++){
    170c:	1a 82       	std	Y+2, r1	; 0x02
    170e:	19 82       	std	Y+1, r1	; 0x01
    1710:	57 c1       	rjmp	.+686    	; 0x19c0 <Dio_init+0x2cc>
		if(Pin_Cfgs[i].PinPort == DIO_PortA){ //DDRA
    1712:	89 81       	ldd	r24, Y+1	; 0x01
    1714:	9a 81       	ldd	r25, Y+2	; 0x02
    1716:	88 0f       	add	r24, r24
    1718:	99 1f       	adc	r25, r25
    171a:	88 0f       	add	r24, r24
    171c:	99 1f       	adc	r25, r25
    171e:	fc 01       	movw	r30, r24
    1720:	e8 59       	subi	r30, 0x98	; 152
    1722:	ff 4f       	sbci	r31, 0xFF	; 255
    1724:	80 81       	ld	r24, Z
    1726:	88 23       	and	r24, r24
    1728:	09 f0       	breq	.+2      	; 0x172c <Dio_init+0x38>
    172a:	48 c0       	rjmp	.+144    	; 0x17bc <Dio_init+0xc8>
			if(Pin_Cfgs[i].PinDir == Output){
    172c:	89 81       	ldd	r24, Y+1	; 0x01
    172e:	9a 81       	ldd	r25, Y+2	; 0x02
    1730:	88 0f       	add	r24, r24
    1732:	99 1f       	adc	r25, r25
    1734:	01 96       	adiw	r24, 0x01	; 1
    1736:	88 0f       	add	r24, r24
    1738:	99 1f       	adc	r25, r25
    173a:	fc 01       	movw	r30, r24
    173c:	e8 59       	subi	r30, 0x98	; 152
    173e:	ff 4f       	sbci	r31, 0xFF	; 255
    1740:	80 81       	ld	r24, Z
    1742:	81 30       	cpi	r24, 0x01	; 1
    1744:	e9 f4       	brne	.+58     	; 0x1780 <Dio_init+0x8c>
				SET_BIT(DDRA,Pin_Cfgs[i].Pin);
    1746:	aa e3       	ldi	r26, 0x3A	; 58
    1748:	b0 e0       	ldi	r27, 0x00	; 0
    174a:	ea e3       	ldi	r30, 0x3A	; 58
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	48 2f       	mov	r20, r24
    1752:	89 81       	ldd	r24, Y+1	; 0x01
    1754:	9a 81       	ldd	r25, Y+2	; 0x02
    1756:	88 0f       	add	r24, r24
    1758:	99 1f       	adc	r25, r25
    175a:	88 0f       	add	r24, r24
    175c:	99 1f       	adc	r25, r25
    175e:	fc 01       	movw	r30, r24
    1760:	e7 59       	subi	r30, 0x97	; 151
    1762:	ff 4f       	sbci	r31, 0xFF	; 255
    1764:	80 81       	ld	r24, Z
    1766:	28 2f       	mov	r18, r24
    1768:	30 e0       	ldi	r19, 0x00	; 0
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	02 2e       	mov	r0, r18
    1770:	02 c0       	rjmp	.+4      	; 0x1776 <Dio_init+0x82>
    1772:	88 0f       	add	r24, r24
    1774:	99 1f       	adc	r25, r25
    1776:	0a 94       	dec	r0
    1778:	e2 f7       	brpl	.-8      	; 0x1772 <Dio_init+0x7e>
    177a:	84 2b       	or	r24, r20
    177c:	8c 93       	st	X, r24
    177e:	1b c1       	rjmp	.+566    	; 0x19b6 <Dio_init+0x2c2>
			}
			else{
				CLR_BIT(DDRA,Pin_Cfgs[i].Pin);
    1780:	aa e3       	ldi	r26, 0x3A	; 58
    1782:	b0 e0       	ldi	r27, 0x00	; 0
    1784:	ea e3       	ldi	r30, 0x3A	; 58
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	80 81       	ld	r24, Z
    178a:	48 2f       	mov	r20, r24
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	9a 81       	ldd	r25, Y+2	; 0x02
    1790:	88 0f       	add	r24, r24
    1792:	99 1f       	adc	r25, r25
    1794:	88 0f       	add	r24, r24
    1796:	99 1f       	adc	r25, r25
    1798:	fc 01       	movw	r30, r24
    179a:	e7 59       	subi	r30, 0x97	; 151
    179c:	ff 4f       	sbci	r31, 0xFF	; 255
    179e:	80 81       	ld	r24, Z
    17a0:	28 2f       	mov	r18, r24
    17a2:	30 e0       	ldi	r19, 0x00	; 0
    17a4:	81 e0       	ldi	r24, 0x01	; 1
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	02 2e       	mov	r0, r18
    17aa:	02 c0       	rjmp	.+4      	; 0x17b0 <Dio_init+0xbc>
    17ac:	88 0f       	add	r24, r24
    17ae:	99 1f       	adc	r25, r25
    17b0:	0a 94       	dec	r0
    17b2:	e2 f7       	brpl	.-8      	; 0x17ac <Dio_init+0xb8>
    17b4:	80 95       	com	r24
    17b6:	84 23       	and	r24, r20
    17b8:	8c 93       	st	X, r24
    17ba:	fd c0       	rjmp	.+506    	; 0x19b6 <Dio_init+0x2c2>
			}
		}
		else if(Pin_Cfgs[i].PinPort == DIO_PortB){ //DDRB
    17bc:	89 81       	ldd	r24, Y+1	; 0x01
    17be:	9a 81       	ldd	r25, Y+2	; 0x02
    17c0:	88 0f       	add	r24, r24
    17c2:	99 1f       	adc	r25, r25
    17c4:	88 0f       	add	r24, r24
    17c6:	99 1f       	adc	r25, r25
    17c8:	fc 01       	movw	r30, r24
    17ca:	e8 59       	subi	r30, 0x98	; 152
    17cc:	ff 4f       	sbci	r31, 0xFF	; 255
    17ce:	80 81       	ld	r24, Z
    17d0:	81 30       	cpi	r24, 0x01	; 1
    17d2:	09 f0       	breq	.+2      	; 0x17d6 <Dio_init+0xe2>
    17d4:	48 c0       	rjmp	.+144    	; 0x1866 <Dio_init+0x172>
			if(Pin_Cfgs[i].PinDir == Output){
    17d6:	89 81       	ldd	r24, Y+1	; 0x01
    17d8:	9a 81       	ldd	r25, Y+2	; 0x02
    17da:	88 0f       	add	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	01 96       	adiw	r24, 0x01	; 1
    17e0:	88 0f       	add	r24, r24
    17e2:	99 1f       	adc	r25, r25
    17e4:	fc 01       	movw	r30, r24
    17e6:	e8 59       	subi	r30, 0x98	; 152
    17e8:	ff 4f       	sbci	r31, 0xFF	; 255
    17ea:	80 81       	ld	r24, Z
    17ec:	81 30       	cpi	r24, 0x01	; 1
    17ee:	e9 f4       	brne	.+58     	; 0x182a <Dio_init+0x136>
				SET_BIT(DDRB,Pin_Cfgs[i].Pin);
    17f0:	a7 e3       	ldi	r26, 0x37	; 55
    17f2:	b0 e0       	ldi	r27, 0x00	; 0
    17f4:	e7 e3       	ldi	r30, 0x37	; 55
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	48 2f       	mov	r20, r24
    17fc:	89 81       	ldd	r24, Y+1	; 0x01
    17fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1800:	88 0f       	add	r24, r24
    1802:	99 1f       	adc	r25, r25
    1804:	88 0f       	add	r24, r24
    1806:	99 1f       	adc	r25, r25
    1808:	fc 01       	movw	r30, r24
    180a:	e7 59       	subi	r30, 0x97	; 151
    180c:	ff 4f       	sbci	r31, 0xFF	; 255
    180e:	80 81       	ld	r24, Z
    1810:	28 2f       	mov	r18, r24
    1812:	30 e0       	ldi	r19, 0x00	; 0
    1814:	81 e0       	ldi	r24, 0x01	; 1
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	02 2e       	mov	r0, r18
    181a:	02 c0       	rjmp	.+4      	; 0x1820 <Dio_init+0x12c>
    181c:	88 0f       	add	r24, r24
    181e:	99 1f       	adc	r25, r25
    1820:	0a 94       	dec	r0
    1822:	e2 f7       	brpl	.-8      	; 0x181c <Dio_init+0x128>
    1824:	84 2b       	or	r24, r20
    1826:	8c 93       	st	X, r24
    1828:	c6 c0       	rjmp	.+396    	; 0x19b6 <Dio_init+0x2c2>
			}
			else{
				CLR_BIT(DDRB,Pin_Cfgs[i].Pin);
    182a:	a7 e3       	ldi	r26, 0x37	; 55
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	e7 e3       	ldi	r30, 0x37	; 55
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	48 2f       	mov	r20, r24
    1836:	89 81       	ldd	r24, Y+1	; 0x01
    1838:	9a 81       	ldd	r25, Y+2	; 0x02
    183a:	88 0f       	add	r24, r24
    183c:	99 1f       	adc	r25, r25
    183e:	88 0f       	add	r24, r24
    1840:	99 1f       	adc	r25, r25
    1842:	fc 01       	movw	r30, r24
    1844:	e7 59       	subi	r30, 0x97	; 151
    1846:	ff 4f       	sbci	r31, 0xFF	; 255
    1848:	80 81       	ld	r24, Z
    184a:	28 2f       	mov	r18, r24
    184c:	30 e0       	ldi	r19, 0x00	; 0
    184e:	81 e0       	ldi	r24, 0x01	; 1
    1850:	90 e0       	ldi	r25, 0x00	; 0
    1852:	02 2e       	mov	r0, r18
    1854:	02 c0       	rjmp	.+4      	; 0x185a <Dio_init+0x166>
    1856:	88 0f       	add	r24, r24
    1858:	99 1f       	adc	r25, r25
    185a:	0a 94       	dec	r0
    185c:	e2 f7       	brpl	.-8      	; 0x1856 <Dio_init+0x162>
    185e:	80 95       	com	r24
    1860:	84 23       	and	r24, r20
    1862:	8c 93       	st	X, r24
    1864:	a8 c0       	rjmp	.+336    	; 0x19b6 <Dio_init+0x2c2>
			}
		}
		else if(Pin_Cfgs[i].PinPort == DIO_PortC){ //DDRC
    1866:	89 81       	ldd	r24, Y+1	; 0x01
    1868:	9a 81       	ldd	r25, Y+2	; 0x02
    186a:	88 0f       	add	r24, r24
    186c:	99 1f       	adc	r25, r25
    186e:	88 0f       	add	r24, r24
    1870:	99 1f       	adc	r25, r25
    1872:	fc 01       	movw	r30, r24
    1874:	e8 59       	subi	r30, 0x98	; 152
    1876:	ff 4f       	sbci	r31, 0xFF	; 255
    1878:	80 81       	ld	r24, Z
    187a:	82 30       	cpi	r24, 0x02	; 2
    187c:	09 f0       	breq	.+2      	; 0x1880 <Dio_init+0x18c>
    187e:	48 c0       	rjmp	.+144    	; 0x1910 <Dio_init+0x21c>
			if(Pin_Cfgs[i].PinDir == Output){
    1880:	89 81       	ldd	r24, Y+1	; 0x01
    1882:	9a 81       	ldd	r25, Y+2	; 0x02
    1884:	88 0f       	add	r24, r24
    1886:	99 1f       	adc	r25, r25
    1888:	01 96       	adiw	r24, 0x01	; 1
    188a:	88 0f       	add	r24, r24
    188c:	99 1f       	adc	r25, r25
    188e:	fc 01       	movw	r30, r24
    1890:	e8 59       	subi	r30, 0x98	; 152
    1892:	ff 4f       	sbci	r31, 0xFF	; 255
    1894:	80 81       	ld	r24, Z
    1896:	81 30       	cpi	r24, 0x01	; 1
    1898:	e9 f4       	brne	.+58     	; 0x18d4 <Dio_init+0x1e0>
				SET_BIT(DDRC,Pin_Cfgs[i].Pin);
    189a:	a4 e3       	ldi	r26, 0x34	; 52
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	e4 e3       	ldi	r30, 0x34	; 52
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	48 2f       	mov	r20, r24
    18a6:	89 81       	ldd	r24, Y+1	; 0x01
    18a8:	9a 81       	ldd	r25, Y+2	; 0x02
    18aa:	88 0f       	add	r24, r24
    18ac:	99 1f       	adc	r25, r25
    18ae:	88 0f       	add	r24, r24
    18b0:	99 1f       	adc	r25, r25
    18b2:	fc 01       	movw	r30, r24
    18b4:	e7 59       	subi	r30, 0x97	; 151
    18b6:	ff 4f       	sbci	r31, 0xFF	; 255
    18b8:	80 81       	ld	r24, Z
    18ba:	28 2f       	mov	r18, r24
    18bc:	30 e0       	ldi	r19, 0x00	; 0
    18be:	81 e0       	ldi	r24, 0x01	; 1
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	02 2e       	mov	r0, r18
    18c4:	02 c0       	rjmp	.+4      	; 0x18ca <Dio_init+0x1d6>
    18c6:	88 0f       	add	r24, r24
    18c8:	99 1f       	adc	r25, r25
    18ca:	0a 94       	dec	r0
    18cc:	e2 f7       	brpl	.-8      	; 0x18c6 <Dio_init+0x1d2>
    18ce:	84 2b       	or	r24, r20
    18d0:	8c 93       	st	X, r24
    18d2:	71 c0       	rjmp	.+226    	; 0x19b6 <Dio_init+0x2c2>
			}
			else{
				CLR_BIT(DDRC,Pin_Cfgs[i].Pin);
    18d4:	a4 e3       	ldi	r26, 0x34	; 52
    18d6:	b0 e0       	ldi	r27, 0x00	; 0
    18d8:	e4 e3       	ldi	r30, 0x34	; 52
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	80 81       	ld	r24, Z
    18de:	48 2f       	mov	r20, r24
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
    18e2:	9a 81       	ldd	r25, Y+2	; 0x02
    18e4:	88 0f       	add	r24, r24
    18e6:	99 1f       	adc	r25, r25
    18e8:	88 0f       	add	r24, r24
    18ea:	99 1f       	adc	r25, r25
    18ec:	fc 01       	movw	r30, r24
    18ee:	e7 59       	subi	r30, 0x97	; 151
    18f0:	ff 4f       	sbci	r31, 0xFF	; 255
    18f2:	80 81       	ld	r24, Z
    18f4:	28 2f       	mov	r18, r24
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	81 e0       	ldi	r24, 0x01	; 1
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	02 2e       	mov	r0, r18
    18fe:	02 c0       	rjmp	.+4      	; 0x1904 <Dio_init+0x210>
    1900:	88 0f       	add	r24, r24
    1902:	99 1f       	adc	r25, r25
    1904:	0a 94       	dec	r0
    1906:	e2 f7       	brpl	.-8      	; 0x1900 <Dio_init+0x20c>
    1908:	80 95       	com	r24
    190a:	84 23       	and	r24, r20
    190c:	8c 93       	st	X, r24
    190e:	53 c0       	rjmp	.+166    	; 0x19b6 <Dio_init+0x2c2>
			}
		}
		else if(Pin_Cfgs[i].PinPort == DIO_PortD){ //DDRD
    1910:	89 81       	ldd	r24, Y+1	; 0x01
    1912:	9a 81       	ldd	r25, Y+2	; 0x02
    1914:	88 0f       	add	r24, r24
    1916:	99 1f       	adc	r25, r25
    1918:	88 0f       	add	r24, r24
    191a:	99 1f       	adc	r25, r25
    191c:	fc 01       	movw	r30, r24
    191e:	e8 59       	subi	r30, 0x98	; 152
    1920:	ff 4f       	sbci	r31, 0xFF	; 255
    1922:	80 81       	ld	r24, Z
    1924:	83 30       	cpi	r24, 0x03	; 3
    1926:	09 f0       	breq	.+2      	; 0x192a <Dio_init+0x236>
    1928:	46 c0       	rjmp	.+140    	; 0x19b6 <Dio_init+0x2c2>
			if(Pin_Cfgs[i].PinDir == Output){
    192a:	89 81       	ldd	r24, Y+1	; 0x01
    192c:	9a 81       	ldd	r25, Y+2	; 0x02
    192e:	88 0f       	add	r24, r24
    1930:	99 1f       	adc	r25, r25
    1932:	01 96       	adiw	r24, 0x01	; 1
    1934:	88 0f       	add	r24, r24
    1936:	99 1f       	adc	r25, r25
    1938:	fc 01       	movw	r30, r24
    193a:	e8 59       	subi	r30, 0x98	; 152
    193c:	ff 4f       	sbci	r31, 0xFF	; 255
    193e:	80 81       	ld	r24, Z
    1940:	81 30       	cpi	r24, 0x01	; 1
    1942:	e9 f4       	brne	.+58     	; 0x197e <Dio_init+0x28a>
				SET_BIT(DDRD,Pin_Cfgs[i].Pin);
    1944:	a1 e3       	ldi	r26, 0x31	; 49
    1946:	b0 e0       	ldi	r27, 0x00	; 0
    1948:	e1 e3       	ldi	r30, 0x31	; 49
    194a:	f0 e0       	ldi	r31, 0x00	; 0
    194c:	80 81       	ld	r24, Z
    194e:	48 2f       	mov	r20, r24
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	9a 81       	ldd	r25, Y+2	; 0x02
    1954:	88 0f       	add	r24, r24
    1956:	99 1f       	adc	r25, r25
    1958:	88 0f       	add	r24, r24
    195a:	99 1f       	adc	r25, r25
    195c:	fc 01       	movw	r30, r24
    195e:	e7 59       	subi	r30, 0x97	; 151
    1960:	ff 4f       	sbci	r31, 0xFF	; 255
    1962:	80 81       	ld	r24, Z
    1964:	28 2f       	mov	r18, r24
    1966:	30 e0       	ldi	r19, 0x00	; 0
    1968:	81 e0       	ldi	r24, 0x01	; 1
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	02 2e       	mov	r0, r18
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <Dio_init+0x280>
    1970:	88 0f       	add	r24, r24
    1972:	99 1f       	adc	r25, r25
    1974:	0a 94       	dec	r0
    1976:	e2 f7       	brpl	.-8      	; 0x1970 <Dio_init+0x27c>
    1978:	84 2b       	or	r24, r20
    197a:	8c 93       	st	X, r24
    197c:	1c c0       	rjmp	.+56     	; 0x19b6 <Dio_init+0x2c2>
			}
			else{
				CLR_BIT(DDRD,Pin_Cfgs[i].Pin);
    197e:	a1 e3       	ldi	r26, 0x31	; 49
    1980:	b0 e0       	ldi	r27, 0x00	; 0
    1982:	e1 e3       	ldi	r30, 0x31	; 49
    1984:	f0 e0       	ldi	r31, 0x00	; 0
    1986:	80 81       	ld	r24, Z
    1988:	48 2f       	mov	r20, r24
    198a:	89 81       	ldd	r24, Y+1	; 0x01
    198c:	9a 81       	ldd	r25, Y+2	; 0x02
    198e:	88 0f       	add	r24, r24
    1990:	99 1f       	adc	r25, r25
    1992:	88 0f       	add	r24, r24
    1994:	99 1f       	adc	r25, r25
    1996:	fc 01       	movw	r30, r24
    1998:	e7 59       	subi	r30, 0x97	; 151
    199a:	ff 4f       	sbci	r31, 0xFF	; 255
    199c:	80 81       	ld	r24, Z
    199e:	28 2f       	mov	r18, r24
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	02 c0       	rjmp	.+4      	; 0x19ac <Dio_init+0x2b8>
    19a8:	88 0f       	add	r24, r24
    19aa:	99 1f       	adc	r25, r25
    19ac:	2a 95       	dec	r18
    19ae:	e2 f7       	brpl	.-8      	; 0x19a8 <Dio_init+0x2b4>
    19b0:	80 95       	com	r24
    19b2:	84 23       	and	r24, r20
    19b4:	8c 93       	st	X, r24
};

void Dio_init(void){
	int count = sizeof(Pin_Cfgs)/ sizeof(Pin_Cfgs[0]);
	int i = 0;
	for(i = 0; i < count ; i++){
    19b6:	89 81       	ldd	r24, Y+1	; 0x01
    19b8:	9a 81       	ldd	r25, Y+2	; 0x02
    19ba:	01 96       	adiw	r24, 0x01	; 1
    19bc:	9a 83       	std	Y+2, r25	; 0x02
    19be:	89 83       	std	Y+1, r24	; 0x01
    19c0:	29 81       	ldd	r18, Y+1	; 0x01
    19c2:	3a 81       	ldd	r19, Y+2	; 0x02
    19c4:	8b 81       	ldd	r24, Y+3	; 0x03
    19c6:	9c 81       	ldd	r25, Y+4	; 0x04
    19c8:	28 17       	cp	r18, r24
    19ca:	39 07       	cpc	r19, r25
    19cc:	0c f4       	brge	.+2      	; 0x19d0 <Dio_init+0x2dc>
    19ce:	a1 ce       	rjmp	.-702    	; 0x1712 <Dio_init+0x1e>
			else{
				CLR_BIT(DDRD,Pin_Cfgs[i].Pin);
			}
		}
	}
}
    19d0:	0f 90       	pop	r0
    19d2:	0f 90       	pop	r0
    19d4:	0f 90       	pop	r0
    19d6:	0f 90       	pop	r0
    19d8:	cf 91       	pop	r28
    19da:	df 91       	pop	r29
    19dc:	08 95       	ret

000019de <adc_init>:

 */
#include"../ADC/adc.h"
#include"../ADC/adc_cfg.h"

void adc_init(void){
    19de:	df 93       	push	r29
    19e0:	cf 93       	push	r28
    19e2:	cd b7       	in	r28, 0x3d	; 61
    19e4:	de b7       	in	r29, 0x3e	; 62
	// Enable ADC
#if ADC_ENABLE == ENABLE
	SET_BIT(ADCSRA,ADEN);
    19e6:	a6 e2       	ldi	r26, 0x26	; 38
    19e8:	b0 e0       	ldi	r27, 0x00	; 0
    19ea:	e6 e2       	ldi	r30, 0x26	; 38
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	80 68       	ori	r24, 0x80	; 128
    19f2:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,REFS1);
#elif ADC_SOURCE == ADC_SOURCE_AVCC
	SET_BIT(ADMUX,REFS0);
	CLR_BIT(ADMUX,REFS1);
#elif ADC_SOURCE == ADC_SOURCE_VREF
	SET_BIT(ADMUX,REFS0);
    19f4:	a7 e2       	ldi	r26, 0x27	; 39
    19f6:	b0 e0       	ldi	r27, 0x00	; 0
    19f8:	e7 e2       	ldi	r30, 0x27	; 39
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	80 81       	ld	r24, Z
    19fe:	80 64       	ori	r24, 0x40	; 64
    1a00:	8c 93       	st	X, r24
	SET_BIT(ADMUX,REFS1);
    1a02:	a7 e2       	ldi	r26, 0x27	; 39
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	e7 e2       	ldi	r30, 0x27	; 39
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	80 68       	ori	r24, 0x80	; 128
    1a0e:	8c 93       	st	X, r24
	TODO:
	*/
#elif ADC_PRESCALER_MODE == ADC_PRESCALER_128

	// Set Prescaler division factor fclk/128
	SET_BIT(ADCSRA,ADPS0);
    1a10:	a6 e2       	ldi	r26, 0x26	; 38
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	e6 e2       	ldi	r30, 0x26	; 38
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	81 60       	ori	r24, 0x01	; 1
    1a1c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADPS1);
    1a1e:	a6 e2       	ldi	r26, 0x26	; 38
    1a20:	b0 e0       	ldi	r27, 0x00	; 0
    1a22:	e6 e2       	ldi	r30, 0x26	; 38
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	80 81       	ld	r24, Z
    1a28:	82 60       	ori	r24, 0x02	; 2
    1a2a:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADPS2);
    1a2c:	a6 e2       	ldi	r26, 0x26	; 38
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e6 e2       	ldi	r30, 0x26	; 38
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	84 60       	ori	r24, 0x04	; 4
    1a38:	8c 93       	st	X, r24
#endif
}
    1a3a:	cf 91       	pop	r28
    1a3c:	df 91       	pop	r29
    1a3e:	08 95       	ret

00001a40 <adc_read>:

uint16 adc_read(uint8 channel){
    1a40:	df 93       	push	r29
    1a42:	cf 93       	push	r28
    1a44:	0f 92       	push	r0
    1a46:	cd b7       	in	r28, 0x3d	; 61
    1a48:	de b7       	in	r29, 0x3e	; 62
    1a4a:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (ADMUX & 0b11100000) | channel;
    1a4c:	a7 e2       	ldi	r26, 0x27	; 39
    1a4e:	b0 e0       	ldi	r27, 0x00	; 0
    1a50:	e7 e2       	ldi	r30, 0x27	; 39
    1a52:	f0 e0       	ldi	r31, 0x00	; 0
    1a54:	80 81       	ld	r24, Z
    1a56:	98 2f       	mov	r25, r24
    1a58:	90 7e       	andi	r25, 0xE0	; 224
    1a5a:	89 81       	ldd	r24, Y+1	; 0x01
    1a5c:	89 2b       	or	r24, r25
    1a5e:	8c 93       	st	X, r24

	SET_BIT(ADCSRA,ADSC);	//Start conversion
    1a60:	a6 e2       	ldi	r26, 0x26	; 38
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e6 e2       	ldi	r30, 0x26	; 38
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 81       	ld	r24, Z
    1a6a:	80 64       	ori	r24, 0x40	; 64
    1a6c:	8c 93       	st	X, r24
	while(GET_BIT(ADCSRA,ADIF)== 0); // Wait for conversion to finish
    1a6e:	e6 e2       	ldi	r30, 0x26	; 38
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	82 95       	swap	r24
    1a76:	8f 70       	andi	r24, 0x0F	; 15
    1a78:	88 2f       	mov	r24, r24
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	81 70       	andi	r24, 0x01	; 1
    1a7e:	90 70       	andi	r25, 0x00	; 0
    1a80:	00 97       	sbiw	r24, 0x00	; 0
    1a82:	a9 f3       	breq	.-22     	; 0x1a6e <adc_read+0x2e>
	SET_BIT(ADCSRA,ADIF);
    1a84:	a6 e2       	ldi	r26, 0x26	; 38
    1a86:	b0 e0       	ldi	r27, 0x00	; 0
    1a88:	e6 e2       	ldi	r30, 0x26	; 38
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	80 81       	ld	r24, Z
    1a8e:	80 61       	ori	r24, 0x10	; 16
    1a90:	8c 93       	st	X, r24
	return ADC;
    1a92:	e4 e2       	ldi	r30, 0x24	; 36
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	80 81       	ld	r24, Z
    1a98:	91 81       	ldd	r25, Z+1	; 0x01
}
    1a9a:	0f 90       	pop	r0
    1a9c:	cf 91       	pop	r28
    1a9e:	df 91       	pop	r29
    1aa0:	08 95       	ret

00001aa2 <lcd_command>:
#include "../../MCAL/Dio/Dio.h"
#include "../../MCAL/Dio/Dio_Types.h"
#include "../../MCAL/Dio/Dio_config.h"


void lcd_command(uint8 cmd){
    1aa2:	0f 93       	push	r16
    1aa4:	1f 93       	push	r17
    1aa6:	df 93       	push	r29
    1aa8:	cf 93       	push	r28
    1aaa:	cd b7       	in	r28, 0x3d	; 61
    1aac:	de b7       	in	r29, 0x3e	; 62
    1aae:	c1 56       	subi	r28, 0x61	; 97
    1ab0:	d0 40       	sbci	r29, 0x00	; 0
    1ab2:	0f b6       	in	r0, 0x3f	; 63
    1ab4:	f8 94       	cli
    1ab6:	de bf       	out	0x3e, r29	; 62
    1ab8:	0f be       	out	0x3f, r0	; 63
    1aba:	cd bf       	out	0x3d, r28	; 61
    1abc:	fe 01       	movw	r30, r28
    1abe:	ef 59       	subi	r30, 0x9F	; 159
    1ac0:	ff 4f       	sbci	r31, 0xFF	; 255
    1ac2:	80 83       	st	Z, r24

	Dio_write(RS,Low);
    1ac4:	89 e0       	ldi	r24, 0x09	; 9
    1ac6:	60 e0       	ldi	r22, 0x00	; 0
    1ac8:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	Dio_write(RW,Low);
    1acc:	8a e0       	ldi	r24, 0x0A	; 10
    1ace:	60 e0       	ldi	r22, 0x00	; 0
    1ad0:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	//DIO_Write(lcd_en,low);

	GET_BIT(cmd,7)?Dio_write(D7,High):Dio_write(D7,Low);
    1ad4:	fe 01       	movw	r30, r28
    1ad6:	ef 59       	subi	r30, 0x9F	; 159
    1ad8:	ff 4f       	sbci	r31, 0xFF	; 255
    1ada:	80 81       	ld	r24, Z
    1adc:	88 23       	and	r24, r24
    1ade:	2c f4       	brge	.+10     	; 0x1aea <lcd_command+0x48>
    1ae0:	87 e0       	ldi	r24, 0x07	; 7
    1ae2:	61 e0       	ldi	r22, 0x01	; 1
    1ae4:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1ae8:	04 c0       	rjmp	.+8      	; 0x1af2 <lcd_command+0x50>
    1aea:	87 e0       	ldi	r24, 0x07	; 7
    1aec:	60 e0       	ldi	r22, 0x00	; 0
    1aee:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(cmd,6)?Dio_write(D6,High):Dio_write(D6,Low);
    1af2:	fe 01       	movw	r30, r28
    1af4:	ef 59       	subi	r30, 0x9F	; 159
    1af6:	ff 4f       	sbci	r31, 0xFF	; 255
    1af8:	80 81       	ld	r24, Z
    1afa:	82 95       	swap	r24
    1afc:	86 95       	lsr	r24
    1afe:	86 95       	lsr	r24
    1b00:	83 70       	andi	r24, 0x03	; 3
    1b02:	88 2f       	mov	r24, r24
    1b04:	90 e0       	ldi	r25, 0x00	; 0
    1b06:	81 70       	andi	r24, 0x01	; 1
    1b08:	90 70       	andi	r25, 0x00	; 0
    1b0a:	88 23       	and	r24, r24
    1b0c:	29 f0       	breq	.+10     	; 0x1b18 <lcd_command+0x76>
    1b0e:	86 e0       	ldi	r24, 0x06	; 6
    1b10:	61 e0       	ldi	r22, 0x01	; 1
    1b12:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1b16:	04 c0       	rjmp	.+8      	; 0x1b20 <lcd_command+0x7e>
    1b18:	86 e0       	ldi	r24, 0x06	; 6
    1b1a:	60 e0       	ldi	r22, 0x00	; 0
    1b1c:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(cmd,5)?Dio_write(D5,High):Dio_write(D5,Low);
    1b20:	fe 01       	movw	r30, r28
    1b22:	ef 59       	subi	r30, 0x9F	; 159
    1b24:	ff 4f       	sbci	r31, 0xFF	; 255
    1b26:	80 81       	ld	r24, Z
    1b28:	82 95       	swap	r24
    1b2a:	86 95       	lsr	r24
    1b2c:	87 70       	andi	r24, 0x07	; 7
    1b2e:	88 2f       	mov	r24, r24
    1b30:	90 e0       	ldi	r25, 0x00	; 0
    1b32:	81 70       	andi	r24, 0x01	; 1
    1b34:	90 70       	andi	r25, 0x00	; 0
    1b36:	88 23       	and	r24, r24
    1b38:	29 f0       	breq	.+10     	; 0x1b44 <lcd_command+0xa2>
    1b3a:	85 e0       	ldi	r24, 0x05	; 5
    1b3c:	61 e0       	ldi	r22, 0x01	; 1
    1b3e:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1b42:	04 c0       	rjmp	.+8      	; 0x1b4c <lcd_command+0xaa>
    1b44:	85 e0       	ldi	r24, 0x05	; 5
    1b46:	60 e0       	ldi	r22, 0x00	; 0
    1b48:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(cmd,4)?Dio_write(D4,High):Dio_write(D4,Low);
    1b4c:	fe 01       	movw	r30, r28
    1b4e:	ef 59       	subi	r30, 0x9F	; 159
    1b50:	ff 4f       	sbci	r31, 0xFF	; 255
    1b52:	80 81       	ld	r24, Z
    1b54:	82 95       	swap	r24
    1b56:	8f 70       	andi	r24, 0x0F	; 15
    1b58:	88 2f       	mov	r24, r24
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	81 70       	andi	r24, 0x01	; 1
    1b5e:	90 70       	andi	r25, 0x00	; 0
    1b60:	88 23       	and	r24, r24
    1b62:	29 f0       	breq	.+10     	; 0x1b6e <lcd_command+0xcc>
    1b64:	84 e0       	ldi	r24, 0x04	; 4
    1b66:	61 e0       	ldi	r22, 0x01	; 1
    1b68:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1b6c:	04 c0       	rjmp	.+8      	; 0x1b76 <lcd_command+0xd4>
    1b6e:	84 e0       	ldi	r24, 0x04	; 4
    1b70:	60 e0       	ldi	r22, 0x00	; 0
    1b72:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	Dio_write(E,High);
    1b76:	8b e0       	ldi	r24, 0x0B	; 11
    1b78:	61 e0       	ldi	r22, 0x01	; 1
    1b7a:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1b7e:	fe 01       	movw	r30, r28
    1b80:	e3 5a       	subi	r30, 0xA3	; 163
    1b82:	ff 4f       	sbci	r31, 0xFF	; 255
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	a0 e2       	ldi	r26, 0x20	; 32
    1b8a:	b1 e4       	ldi	r27, 0x41	; 65
    1b8c:	80 83       	st	Z, r24
    1b8e:	91 83       	std	Z+1, r25	; 0x01
    1b90:	a2 83       	std	Z+2, r26	; 0x02
    1b92:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1b94:	8e 01       	movw	r16, r28
    1b96:	07 5a       	subi	r16, 0xA7	; 167
    1b98:	1f 4f       	sbci	r17, 0xFF	; 255
    1b9a:	fe 01       	movw	r30, r28
    1b9c:	e3 5a       	subi	r30, 0xA3	; 163
    1b9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1ba0:	60 81       	ld	r22, Z
    1ba2:	71 81       	ldd	r23, Z+1	; 0x01
    1ba4:	82 81       	ldd	r24, Z+2	; 0x02
    1ba6:	93 81       	ldd	r25, Z+3	; 0x03
    1ba8:	2b ea       	ldi	r18, 0xAB	; 171
    1baa:	3a ea       	ldi	r19, 0xAA	; 170
    1bac:	4a ea       	ldi	r20, 0xAA	; 170
    1bae:	50 e4       	ldi	r21, 0x40	; 64
    1bb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bb4:	dc 01       	movw	r26, r24
    1bb6:	cb 01       	movw	r24, r22
    1bb8:	f8 01       	movw	r30, r16
    1bba:	80 83       	st	Z, r24
    1bbc:	91 83       	std	Z+1, r25	; 0x01
    1bbe:	a2 83       	std	Z+2, r26	; 0x02
    1bc0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1bc2:	fe 01       	movw	r30, r28
    1bc4:	e7 5a       	subi	r30, 0xA7	; 167
    1bc6:	ff 4f       	sbci	r31, 0xFF	; 255
    1bc8:	60 81       	ld	r22, Z
    1bca:	71 81       	ldd	r23, Z+1	; 0x01
    1bcc:	82 81       	ldd	r24, Z+2	; 0x02
    1bce:	93 81       	ldd	r25, Z+3	; 0x03
    1bd0:	20 e0       	ldi	r18, 0x00	; 0
    1bd2:	30 e0       	ldi	r19, 0x00	; 0
    1bd4:	40 e8       	ldi	r20, 0x80	; 128
    1bd6:	5f e3       	ldi	r21, 0x3F	; 63
    1bd8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1bdc:	88 23       	and	r24, r24
    1bde:	34 f4       	brge	.+12     	; 0x1bec <lcd_command+0x14a>
		__ticks = 1;
    1be0:	fe 01       	movw	r30, r28
    1be2:	e8 5a       	subi	r30, 0xA8	; 168
    1be4:	ff 4f       	sbci	r31, 0xFF	; 255
    1be6:	81 e0       	ldi	r24, 0x01	; 1
    1be8:	80 83       	st	Z, r24
    1bea:	e0 c0       	rjmp	.+448    	; 0x1dac <lcd_command+0x30a>
	else if (__tmp > 255)
    1bec:	fe 01       	movw	r30, r28
    1bee:	e7 5a       	subi	r30, 0xA7	; 167
    1bf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf2:	60 81       	ld	r22, Z
    1bf4:	71 81       	ldd	r23, Z+1	; 0x01
    1bf6:	82 81       	ldd	r24, Z+2	; 0x02
    1bf8:	93 81       	ldd	r25, Z+3	; 0x03
    1bfa:	20 e0       	ldi	r18, 0x00	; 0
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	4f e7       	ldi	r20, 0x7F	; 127
    1c00:	53 e4       	ldi	r21, 0x43	; 67
    1c02:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c06:	18 16       	cp	r1, r24
    1c08:	0c f0       	brlt	.+2      	; 0x1c0c <lcd_command+0x16a>
    1c0a:	c0 c0       	rjmp	.+384    	; 0x1d8c <lcd_command+0x2ea>
	{
		_delay_ms(__us / 1000.0);
    1c0c:	fe 01       	movw	r30, r28
    1c0e:	e3 5a       	subi	r30, 0xA3	; 163
    1c10:	ff 4f       	sbci	r31, 0xFF	; 255
    1c12:	60 81       	ld	r22, Z
    1c14:	71 81       	ldd	r23, Z+1	; 0x01
    1c16:	82 81       	ldd	r24, Z+2	; 0x02
    1c18:	93 81       	ldd	r25, Z+3	; 0x03
    1c1a:	20 e0       	ldi	r18, 0x00	; 0
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	4a e7       	ldi	r20, 0x7A	; 122
    1c20:	54 e4       	ldi	r21, 0x44	; 68
    1c22:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c26:	dc 01       	movw	r26, r24
    1c28:	cb 01       	movw	r24, r22
    1c2a:	fe 01       	movw	r30, r28
    1c2c:	ec 5a       	subi	r30, 0xAC	; 172
    1c2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c30:	80 83       	st	Z, r24
    1c32:	91 83       	std	Z+1, r25	; 0x01
    1c34:	a2 83       	std	Z+2, r26	; 0x02
    1c36:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c38:	8e 01       	movw	r16, r28
    1c3a:	00 5b       	subi	r16, 0xB0	; 176
    1c3c:	1f 4f       	sbci	r17, 0xFF	; 255
    1c3e:	fe 01       	movw	r30, r28
    1c40:	ec 5a       	subi	r30, 0xAC	; 172
    1c42:	ff 4f       	sbci	r31, 0xFF	; 255
    1c44:	60 81       	ld	r22, Z
    1c46:	71 81       	ldd	r23, Z+1	; 0x01
    1c48:	82 81       	ldd	r24, Z+2	; 0x02
    1c4a:	93 81       	ldd	r25, Z+3	; 0x03
    1c4c:	20 e0       	ldi	r18, 0x00	; 0
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	4a e7       	ldi	r20, 0x7A	; 122
    1c52:	55 e4       	ldi	r21, 0x45	; 69
    1c54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c58:	dc 01       	movw	r26, r24
    1c5a:	cb 01       	movw	r24, r22
    1c5c:	f8 01       	movw	r30, r16
    1c5e:	80 83       	st	Z, r24
    1c60:	91 83       	std	Z+1, r25	; 0x01
    1c62:	a2 83       	std	Z+2, r26	; 0x02
    1c64:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1c66:	fe 01       	movw	r30, r28
    1c68:	e0 5b       	subi	r30, 0xB0	; 176
    1c6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c6c:	60 81       	ld	r22, Z
    1c6e:	71 81       	ldd	r23, Z+1	; 0x01
    1c70:	82 81       	ldd	r24, Z+2	; 0x02
    1c72:	93 81       	ldd	r25, Z+3	; 0x03
    1c74:	20 e0       	ldi	r18, 0x00	; 0
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	40 e8       	ldi	r20, 0x80	; 128
    1c7a:	5f e3       	ldi	r21, 0x3F	; 63
    1c7c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c80:	88 23       	and	r24, r24
    1c82:	44 f4       	brge	.+16     	; 0x1c94 <lcd_command+0x1f2>
		__ticks = 1;
    1c84:	fe 01       	movw	r30, r28
    1c86:	e2 5b       	subi	r30, 0xB2	; 178
    1c88:	ff 4f       	sbci	r31, 0xFF	; 255
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	91 83       	std	Z+1, r25	; 0x01
    1c90:	80 83       	st	Z, r24
    1c92:	64 c0       	rjmp	.+200    	; 0x1d5c <lcd_command+0x2ba>
	else if (__tmp > 65535)
    1c94:	fe 01       	movw	r30, r28
    1c96:	e0 5b       	subi	r30, 0xB0	; 176
    1c98:	ff 4f       	sbci	r31, 0xFF	; 255
    1c9a:	60 81       	ld	r22, Z
    1c9c:	71 81       	ldd	r23, Z+1	; 0x01
    1c9e:	82 81       	ldd	r24, Z+2	; 0x02
    1ca0:	93 81       	ldd	r25, Z+3	; 0x03
    1ca2:	20 e0       	ldi	r18, 0x00	; 0
    1ca4:	3f ef       	ldi	r19, 0xFF	; 255
    1ca6:	4f e7       	ldi	r20, 0x7F	; 127
    1ca8:	57 e4       	ldi	r21, 0x47	; 71
    1caa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cae:	18 16       	cp	r1, r24
    1cb0:	0c f0       	brlt	.+2      	; 0x1cb4 <lcd_command+0x212>
    1cb2:	43 c0       	rjmp	.+134    	; 0x1d3a <lcd_command+0x298>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cb4:	fe 01       	movw	r30, r28
    1cb6:	ec 5a       	subi	r30, 0xAC	; 172
    1cb8:	ff 4f       	sbci	r31, 0xFF	; 255
    1cba:	60 81       	ld	r22, Z
    1cbc:	71 81       	ldd	r23, Z+1	; 0x01
    1cbe:	82 81       	ldd	r24, Z+2	; 0x02
    1cc0:	93 81       	ldd	r25, Z+3	; 0x03
    1cc2:	20 e0       	ldi	r18, 0x00	; 0
    1cc4:	30 e0       	ldi	r19, 0x00	; 0
    1cc6:	40 e2       	ldi	r20, 0x20	; 32
    1cc8:	51 e4       	ldi	r21, 0x41	; 65
    1cca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cce:	dc 01       	movw	r26, r24
    1cd0:	cb 01       	movw	r24, r22
    1cd2:	8e 01       	movw	r16, r28
    1cd4:	02 5b       	subi	r16, 0xB2	; 178
    1cd6:	1f 4f       	sbci	r17, 0xFF	; 255
    1cd8:	bc 01       	movw	r22, r24
    1cda:	cd 01       	movw	r24, r26
    1cdc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ce0:	dc 01       	movw	r26, r24
    1ce2:	cb 01       	movw	r24, r22
    1ce4:	f8 01       	movw	r30, r16
    1ce6:	91 83       	std	Z+1, r25	; 0x01
    1ce8:	80 83       	st	Z, r24
    1cea:	1f c0       	rjmp	.+62     	; 0x1d2a <lcd_command+0x288>
    1cec:	fe 01       	movw	r30, r28
    1cee:	e4 5b       	subi	r30, 0xB4	; 180
    1cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf2:	80 e9       	ldi	r24, 0x90	; 144
    1cf4:	91 e0       	ldi	r25, 0x01	; 1
    1cf6:	91 83       	std	Z+1, r25	; 0x01
    1cf8:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1cfa:	fe 01       	movw	r30, r28
    1cfc:	e4 5b       	subi	r30, 0xB4	; 180
    1cfe:	ff 4f       	sbci	r31, 0xFF	; 255
    1d00:	80 81       	ld	r24, Z
    1d02:	91 81       	ldd	r25, Z+1	; 0x01
    1d04:	01 97       	sbiw	r24, 0x01	; 1
    1d06:	f1 f7       	brne	.-4      	; 0x1d04 <lcd_command+0x262>
    1d08:	fe 01       	movw	r30, r28
    1d0a:	e4 5b       	subi	r30, 0xB4	; 180
    1d0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d0e:	91 83       	std	Z+1, r25	; 0x01
    1d10:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d12:	de 01       	movw	r26, r28
    1d14:	a2 5b       	subi	r26, 0xB2	; 178
    1d16:	bf 4f       	sbci	r27, 0xFF	; 255
    1d18:	fe 01       	movw	r30, r28
    1d1a:	e2 5b       	subi	r30, 0xB2	; 178
    1d1c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d1e:	80 81       	ld	r24, Z
    1d20:	91 81       	ldd	r25, Z+1	; 0x01
    1d22:	01 97       	sbiw	r24, 0x01	; 1
    1d24:	11 96       	adiw	r26, 0x01	; 1
    1d26:	9c 93       	st	X, r25
    1d28:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d2a:	fe 01       	movw	r30, r28
    1d2c:	e2 5b       	subi	r30, 0xB2	; 178
    1d2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d30:	80 81       	ld	r24, Z
    1d32:	91 81       	ldd	r25, Z+1	; 0x01
    1d34:	00 97       	sbiw	r24, 0x00	; 0
    1d36:	d1 f6       	brne	.-76     	; 0x1cec <lcd_command+0x24a>
    1d38:	4b c0       	rjmp	.+150    	; 0x1dd0 <lcd_command+0x32e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d3a:	8e 01       	movw	r16, r28
    1d3c:	02 5b       	subi	r16, 0xB2	; 178
    1d3e:	1f 4f       	sbci	r17, 0xFF	; 255
    1d40:	fe 01       	movw	r30, r28
    1d42:	e0 5b       	subi	r30, 0xB0	; 176
    1d44:	ff 4f       	sbci	r31, 0xFF	; 255
    1d46:	60 81       	ld	r22, Z
    1d48:	71 81       	ldd	r23, Z+1	; 0x01
    1d4a:	82 81       	ldd	r24, Z+2	; 0x02
    1d4c:	93 81       	ldd	r25, Z+3	; 0x03
    1d4e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d52:	dc 01       	movw	r26, r24
    1d54:	cb 01       	movw	r24, r22
    1d56:	f8 01       	movw	r30, r16
    1d58:	91 83       	std	Z+1, r25	; 0x01
    1d5a:	80 83       	st	Z, r24
    1d5c:	de 01       	movw	r26, r28
    1d5e:	a6 5b       	subi	r26, 0xB6	; 182
    1d60:	bf 4f       	sbci	r27, 0xFF	; 255
    1d62:	fe 01       	movw	r30, r28
    1d64:	e2 5b       	subi	r30, 0xB2	; 178
    1d66:	ff 4f       	sbci	r31, 0xFF	; 255
    1d68:	80 81       	ld	r24, Z
    1d6a:	91 81       	ldd	r25, Z+1	; 0x01
    1d6c:	11 96       	adiw	r26, 0x01	; 1
    1d6e:	9c 93       	st	X, r25
    1d70:	8e 93       	st	-X, r24
    1d72:	fe 01       	movw	r30, r28
    1d74:	e6 5b       	subi	r30, 0xB6	; 182
    1d76:	ff 4f       	sbci	r31, 0xFF	; 255
    1d78:	80 81       	ld	r24, Z
    1d7a:	91 81       	ldd	r25, Z+1	; 0x01
    1d7c:	01 97       	sbiw	r24, 0x01	; 1
    1d7e:	f1 f7       	brne	.-4      	; 0x1d7c <lcd_command+0x2da>
    1d80:	fe 01       	movw	r30, r28
    1d82:	e6 5b       	subi	r30, 0xB6	; 182
    1d84:	ff 4f       	sbci	r31, 0xFF	; 255
    1d86:	91 83       	std	Z+1, r25	; 0x01
    1d88:	80 83       	st	Z, r24
    1d8a:	22 c0       	rjmp	.+68     	; 0x1dd0 <lcd_command+0x32e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1d8c:	8e 01       	movw	r16, r28
    1d8e:	08 5a       	subi	r16, 0xA8	; 168
    1d90:	1f 4f       	sbci	r17, 0xFF	; 255
    1d92:	fe 01       	movw	r30, r28
    1d94:	e7 5a       	subi	r30, 0xA7	; 167
    1d96:	ff 4f       	sbci	r31, 0xFF	; 255
    1d98:	60 81       	ld	r22, Z
    1d9a:	71 81       	ldd	r23, Z+1	; 0x01
    1d9c:	82 81       	ldd	r24, Z+2	; 0x02
    1d9e:	93 81       	ldd	r25, Z+3	; 0x03
    1da0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1da4:	dc 01       	movw	r26, r24
    1da6:	cb 01       	movw	r24, r22
    1da8:	f8 01       	movw	r30, r16
    1daa:	80 83       	st	Z, r24
    1dac:	de 01       	movw	r26, r28
    1dae:	a7 5b       	subi	r26, 0xB7	; 183
    1db0:	bf 4f       	sbci	r27, 0xFF	; 255
    1db2:	fe 01       	movw	r30, r28
    1db4:	e8 5a       	subi	r30, 0xA8	; 168
    1db6:	ff 4f       	sbci	r31, 0xFF	; 255
    1db8:	80 81       	ld	r24, Z
    1dba:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1dbc:	fe 01       	movw	r30, r28
    1dbe:	e7 5b       	subi	r30, 0xB7	; 183
    1dc0:	ff 4f       	sbci	r31, 0xFF	; 255
    1dc2:	80 81       	ld	r24, Z
    1dc4:	8a 95       	dec	r24
    1dc6:	f1 f7       	brne	.-4      	; 0x1dc4 <lcd_command+0x322>
    1dc8:	fe 01       	movw	r30, r28
    1dca:	e7 5b       	subi	r30, 0xB7	; 183
    1dcc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dce:	80 83       	st	Z, r24
	_delay_us(10);
	Dio_write(E,Low);
    1dd0:	8b e0       	ldi	r24, 0x0B	; 11
    1dd2:	60 e0       	ldi	r22, 0x00	; 0
    1dd4:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1dd8:	fe 01       	movw	r30, r28
    1dda:	eb 5b       	subi	r30, 0xBB	; 187
    1ddc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dde:	80 e0       	ldi	r24, 0x00	; 0
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	a8 e4       	ldi	r26, 0x48	; 72
    1de4:	b3 e4       	ldi	r27, 0x43	; 67
    1de6:	80 83       	st	Z, r24
    1de8:	91 83       	std	Z+1, r25	; 0x01
    1dea:	a2 83       	std	Z+2, r26	; 0x02
    1dec:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1dee:	8e 01       	movw	r16, r28
    1df0:	0f 5b       	subi	r16, 0xBF	; 191
    1df2:	1f 4f       	sbci	r17, 0xFF	; 255
    1df4:	fe 01       	movw	r30, r28
    1df6:	eb 5b       	subi	r30, 0xBB	; 187
    1df8:	ff 4f       	sbci	r31, 0xFF	; 255
    1dfa:	60 81       	ld	r22, Z
    1dfc:	71 81       	ldd	r23, Z+1	; 0x01
    1dfe:	82 81       	ldd	r24, Z+2	; 0x02
    1e00:	93 81       	ldd	r25, Z+3	; 0x03
    1e02:	2b ea       	ldi	r18, 0xAB	; 171
    1e04:	3a ea       	ldi	r19, 0xAA	; 170
    1e06:	4a ea       	ldi	r20, 0xAA	; 170
    1e08:	50 e4       	ldi	r21, 0x40	; 64
    1e0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e0e:	dc 01       	movw	r26, r24
    1e10:	cb 01       	movw	r24, r22
    1e12:	f8 01       	movw	r30, r16
    1e14:	80 83       	st	Z, r24
    1e16:	91 83       	std	Z+1, r25	; 0x01
    1e18:	a2 83       	std	Z+2, r26	; 0x02
    1e1a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1e1c:	fe 01       	movw	r30, r28
    1e1e:	ef 5b       	subi	r30, 0xBF	; 191
    1e20:	ff 4f       	sbci	r31, 0xFF	; 255
    1e22:	60 81       	ld	r22, Z
    1e24:	71 81       	ldd	r23, Z+1	; 0x01
    1e26:	82 81       	ldd	r24, Z+2	; 0x02
    1e28:	93 81       	ldd	r25, Z+3	; 0x03
    1e2a:	20 e0       	ldi	r18, 0x00	; 0
    1e2c:	30 e0       	ldi	r19, 0x00	; 0
    1e2e:	40 e8       	ldi	r20, 0x80	; 128
    1e30:	5f e3       	ldi	r21, 0x3F	; 63
    1e32:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e36:	88 23       	and	r24, r24
    1e38:	34 f4       	brge	.+12     	; 0x1e46 <lcd_command+0x3a4>
		__ticks = 1;
    1e3a:	81 e0       	ldi	r24, 0x01	; 1
    1e3c:	fe 01       	movw	r30, r28
    1e3e:	e0 5c       	subi	r30, 0xC0	; 192
    1e40:	ff 4f       	sbci	r31, 0xFF	; 255
    1e42:	80 83       	st	Z, r24
    1e44:	9d c0       	rjmp	.+314    	; 0x1f80 <lcd_command+0x4de>
	else if (__tmp > 255)
    1e46:	fe 01       	movw	r30, r28
    1e48:	ef 5b       	subi	r30, 0xBF	; 191
    1e4a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e4c:	60 81       	ld	r22, Z
    1e4e:	71 81       	ldd	r23, Z+1	; 0x01
    1e50:	82 81       	ldd	r24, Z+2	; 0x02
    1e52:	93 81       	ldd	r25, Z+3	; 0x03
    1e54:	20 e0       	ldi	r18, 0x00	; 0
    1e56:	30 e0       	ldi	r19, 0x00	; 0
    1e58:	4f e7       	ldi	r20, 0x7F	; 127
    1e5a:	53 e4       	ldi	r21, 0x43	; 67
    1e5c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e60:	18 16       	cp	r1, r24
    1e62:	0c f0       	brlt	.+2      	; 0x1e66 <lcd_command+0x3c4>
    1e64:	7e c0       	rjmp	.+252    	; 0x1f62 <lcd_command+0x4c0>
	{
		_delay_ms(__us / 1000.0);
    1e66:	fe 01       	movw	r30, r28
    1e68:	eb 5b       	subi	r30, 0xBB	; 187
    1e6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e6c:	60 81       	ld	r22, Z
    1e6e:	71 81       	ldd	r23, Z+1	; 0x01
    1e70:	82 81       	ldd	r24, Z+2	; 0x02
    1e72:	93 81       	ldd	r25, Z+3	; 0x03
    1e74:	20 e0       	ldi	r18, 0x00	; 0
    1e76:	30 e0       	ldi	r19, 0x00	; 0
    1e78:	4a e7       	ldi	r20, 0x7A	; 122
    1e7a:	54 e4       	ldi	r21, 0x44	; 68
    1e7c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1e80:	dc 01       	movw	r26, r24
    1e82:	cb 01       	movw	r24, r22
    1e84:	8c af       	std	Y+60, r24	; 0x3c
    1e86:	9d af       	std	Y+61, r25	; 0x3d
    1e88:	ae af       	std	Y+62, r26	; 0x3e
    1e8a:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e8c:	6c ad       	ldd	r22, Y+60	; 0x3c
    1e8e:	7d ad       	ldd	r23, Y+61	; 0x3d
    1e90:	8e ad       	ldd	r24, Y+62	; 0x3e
    1e92:	9f ad       	ldd	r25, Y+63	; 0x3f
    1e94:	20 e0       	ldi	r18, 0x00	; 0
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	4a e7       	ldi	r20, 0x7A	; 122
    1e9a:	55 e4       	ldi	r21, 0x45	; 69
    1e9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ea0:	dc 01       	movw	r26, r24
    1ea2:	cb 01       	movw	r24, r22
    1ea4:	88 af       	std	Y+56, r24	; 0x38
    1ea6:	99 af       	std	Y+57, r25	; 0x39
    1ea8:	aa af       	std	Y+58, r26	; 0x3a
    1eaa:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    1eac:	68 ad       	ldd	r22, Y+56	; 0x38
    1eae:	79 ad       	ldd	r23, Y+57	; 0x39
    1eb0:	8a ad       	ldd	r24, Y+58	; 0x3a
    1eb2:	9b ad       	ldd	r25, Y+59	; 0x3b
    1eb4:	20 e0       	ldi	r18, 0x00	; 0
    1eb6:	30 e0       	ldi	r19, 0x00	; 0
    1eb8:	40 e8       	ldi	r20, 0x80	; 128
    1eba:	5f e3       	ldi	r21, 0x3F	; 63
    1ebc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ec0:	88 23       	and	r24, r24
    1ec2:	2c f4       	brge	.+10     	; 0x1ece <lcd_command+0x42c>
		__ticks = 1;
    1ec4:	81 e0       	ldi	r24, 0x01	; 1
    1ec6:	90 e0       	ldi	r25, 0x00	; 0
    1ec8:	9f ab       	std	Y+55, r25	; 0x37
    1eca:	8e ab       	std	Y+54, r24	; 0x36
    1ecc:	3f c0       	rjmp	.+126    	; 0x1f4c <lcd_command+0x4aa>
	else if (__tmp > 65535)
    1ece:	68 ad       	ldd	r22, Y+56	; 0x38
    1ed0:	79 ad       	ldd	r23, Y+57	; 0x39
    1ed2:	8a ad       	ldd	r24, Y+58	; 0x3a
    1ed4:	9b ad       	ldd	r25, Y+59	; 0x3b
    1ed6:	20 e0       	ldi	r18, 0x00	; 0
    1ed8:	3f ef       	ldi	r19, 0xFF	; 255
    1eda:	4f e7       	ldi	r20, 0x7F	; 127
    1edc:	57 e4       	ldi	r21, 0x47	; 71
    1ede:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ee2:	18 16       	cp	r1, r24
    1ee4:	4c f5       	brge	.+82     	; 0x1f38 <lcd_command+0x496>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ee6:	6c ad       	ldd	r22, Y+60	; 0x3c
    1ee8:	7d ad       	ldd	r23, Y+61	; 0x3d
    1eea:	8e ad       	ldd	r24, Y+62	; 0x3e
    1eec:	9f ad       	ldd	r25, Y+63	; 0x3f
    1eee:	20 e0       	ldi	r18, 0x00	; 0
    1ef0:	30 e0       	ldi	r19, 0x00	; 0
    1ef2:	40 e2       	ldi	r20, 0x20	; 32
    1ef4:	51 e4       	ldi	r21, 0x41	; 65
    1ef6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1efa:	dc 01       	movw	r26, r24
    1efc:	cb 01       	movw	r24, r22
    1efe:	bc 01       	movw	r22, r24
    1f00:	cd 01       	movw	r24, r26
    1f02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f06:	dc 01       	movw	r26, r24
    1f08:	cb 01       	movw	r24, r22
    1f0a:	9f ab       	std	Y+55, r25	; 0x37
    1f0c:	8e ab       	std	Y+54, r24	; 0x36
    1f0e:	0f c0       	rjmp	.+30     	; 0x1f2e <lcd_command+0x48c>
    1f10:	80 e9       	ldi	r24, 0x90	; 144
    1f12:	91 e0       	ldi	r25, 0x01	; 1
    1f14:	9d ab       	std	Y+53, r25	; 0x35
    1f16:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1f18:	8c a9       	ldd	r24, Y+52	; 0x34
    1f1a:	9d a9       	ldd	r25, Y+53	; 0x35
    1f1c:	01 97       	sbiw	r24, 0x01	; 1
    1f1e:	f1 f7       	brne	.-4      	; 0x1f1c <lcd_command+0x47a>
    1f20:	9d ab       	std	Y+53, r25	; 0x35
    1f22:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f24:	8e a9       	ldd	r24, Y+54	; 0x36
    1f26:	9f a9       	ldd	r25, Y+55	; 0x37
    1f28:	01 97       	sbiw	r24, 0x01	; 1
    1f2a:	9f ab       	std	Y+55, r25	; 0x37
    1f2c:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f2e:	8e a9       	ldd	r24, Y+54	; 0x36
    1f30:	9f a9       	ldd	r25, Y+55	; 0x37
    1f32:	00 97       	sbiw	r24, 0x00	; 0
    1f34:	69 f7       	brne	.-38     	; 0x1f10 <lcd_command+0x46e>
    1f36:	2d c0       	rjmp	.+90     	; 0x1f92 <lcd_command+0x4f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f38:	68 ad       	ldd	r22, Y+56	; 0x38
    1f3a:	79 ad       	ldd	r23, Y+57	; 0x39
    1f3c:	8a ad       	ldd	r24, Y+58	; 0x3a
    1f3e:	9b ad       	ldd	r25, Y+59	; 0x3b
    1f40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f44:	dc 01       	movw	r26, r24
    1f46:	cb 01       	movw	r24, r22
    1f48:	9f ab       	std	Y+55, r25	; 0x37
    1f4a:	8e ab       	std	Y+54, r24	; 0x36
    1f4c:	8e a9       	ldd	r24, Y+54	; 0x36
    1f4e:	9f a9       	ldd	r25, Y+55	; 0x37
    1f50:	9b ab       	std	Y+51, r25	; 0x33
    1f52:	8a ab       	std	Y+50, r24	; 0x32
    1f54:	8a a9       	ldd	r24, Y+50	; 0x32
    1f56:	9b a9       	ldd	r25, Y+51	; 0x33
    1f58:	01 97       	sbiw	r24, 0x01	; 1
    1f5a:	f1 f7       	brne	.-4      	; 0x1f58 <lcd_command+0x4b6>
    1f5c:	9b ab       	std	Y+51, r25	; 0x33
    1f5e:	8a ab       	std	Y+50, r24	; 0x32
    1f60:	18 c0       	rjmp	.+48     	; 0x1f92 <lcd_command+0x4f0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1f62:	fe 01       	movw	r30, r28
    1f64:	ef 5b       	subi	r30, 0xBF	; 191
    1f66:	ff 4f       	sbci	r31, 0xFF	; 255
    1f68:	60 81       	ld	r22, Z
    1f6a:	71 81       	ldd	r23, Z+1	; 0x01
    1f6c:	82 81       	ldd	r24, Z+2	; 0x02
    1f6e:	93 81       	ldd	r25, Z+3	; 0x03
    1f70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f74:	dc 01       	movw	r26, r24
    1f76:	cb 01       	movw	r24, r22
    1f78:	fe 01       	movw	r30, r28
    1f7a:	e0 5c       	subi	r30, 0xC0	; 192
    1f7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f7e:	80 83       	st	Z, r24
    1f80:	fe 01       	movw	r30, r28
    1f82:	e0 5c       	subi	r30, 0xC0	; 192
    1f84:	ff 4f       	sbci	r31, 0xFF	; 255
    1f86:	80 81       	ld	r24, Z
    1f88:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1f8a:	89 a9       	ldd	r24, Y+49	; 0x31
    1f8c:	8a 95       	dec	r24
    1f8e:	f1 f7       	brne	.-4      	; 0x1f8c <lcd_command+0x4ea>
    1f90:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(200);

	GET_BIT(cmd,3)?Dio_write(D7,High):Dio_write(D7,Low);
    1f92:	fe 01       	movw	r30, r28
    1f94:	ef 59       	subi	r30, 0x9F	; 159
    1f96:	ff 4f       	sbci	r31, 0xFF	; 255
    1f98:	80 81       	ld	r24, Z
    1f9a:	86 95       	lsr	r24
    1f9c:	86 95       	lsr	r24
    1f9e:	86 95       	lsr	r24
    1fa0:	88 2f       	mov	r24, r24
    1fa2:	90 e0       	ldi	r25, 0x00	; 0
    1fa4:	81 70       	andi	r24, 0x01	; 1
    1fa6:	90 70       	andi	r25, 0x00	; 0
    1fa8:	88 23       	and	r24, r24
    1faa:	29 f0       	breq	.+10     	; 0x1fb6 <lcd_command+0x514>
    1fac:	87 e0       	ldi	r24, 0x07	; 7
    1fae:	61 e0       	ldi	r22, 0x01	; 1
    1fb0:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1fb4:	04 c0       	rjmp	.+8      	; 0x1fbe <lcd_command+0x51c>
    1fb6:	87 e0       	ldi	r24, 0x07	; 7
    1fb8:	60 e0       	ldi	r22, 0x00	; 0
    1fba:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(cmd,2)?Dio_write(D6,High):Dio_write(D6,Low);
    1fbe:	fe 01       	movw	r30, r28
    1fc0:	ef 59       	subi	r30, 0x9F	; 159
    1fc2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fc4:	80 81       	ld	r24, Z
    1fc6:	86 95       	lsr	r24
    1fc8:	86 95       	lsr	r24
    1fca:	88 2f       	mov	r24, r24
    1fcc:	90 e0       	ldi	r25, 0x00	; 0
    1fce:	81 70       	andi	r24, 0x01	; 1
    1fd0:	90 70       	andi	r25, 0x00	; 0
    1fd2:	88 23       	and	r24, r24
    1fd4:	29 f0       	breq	.+10     	; 0x1fe0 <lcd_command+0x53e>
    1fd6:	86 e0       	ldi	r24, 0x06	; 6
    1fd8:	61 e0       	ldi	r22, 0x01	; 1
    1fda:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    1fde:	04 c0       	rjmp	.+8      	; 0x1fe8 <lcd_command+0x546>
    1fe0:	86 e0       	ldi	r24, 0x06	; 6
    1fe2:	60 e0       	ldi	r22, 0x00	; 0
    1fe4:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(cmd,1)?Dio_write(D5,High):Dio_write(D5,Low);
    1fe8:	fe 01       	movw	r30, r28
    1fea:	ef 59       	subi	r30, 0x9F	; 159
    1fec:	ff 4f       	sbci	r31, 0xFF	; 255
    1fee:	80 81       	ld	r24, Z
    1ff0:	86 95       	lsr	r24
    1ff2:	88 2f       	mov	r24, r24
    1ff4:	90 e0       	ldi	r25, 0x00	; 0
    1ff6:	81 70       	andi	r24, 0x01	; 1
    1ff8:	90 70       	andi	r25, 0x00	; 0
    1ffa:	88 23       	and	r24, r24
    1ffc:	29 f0       	breq	.+10     	; 0x2008 <lcd_command+0x566>
    1ffe:	85 e0       	ldi	r24, 0x05	; 5
    2000:	61 e0       	ldi	r22, 0x01	; 1
    2002:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2006:	04 c0       	rjmp	.+8      	; 0x2010 <lcd_command+0x56e>
    2008:	85 e0       	ldi	r24, 0x05	; 5
    200a:	60 e0       	ldi	r22, 0x00	; 0
    200c:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(cmd,0)?Dio_write(D4,High):Dio_write(D4,Low);
    2010:	fe 01       	movw	r30, r28
    2012:	ef 59       	subi	r30, 0x9F	; 159
    2014:	ff 4f       	sbci	r31, 0xFF	; 255
    2016:	80 81       	ld	r24, Z
    2018:	88 2f       	mov	r24, r24
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	81 70       	andi	r24, 0x01	; 1
    201e:	90 70       	andi	r25, 0x00	; 0
    2020:	88 23       	and	r24, r24
    2022:	29 f0       	breq	.+10     	; 0x202e <lcd_command+0x58c>
    2024:	84 e0       	ldi	r24, 0x04	; 4
    2026:	61 e0       	ldi	r22, 0x01	; 1
    2028:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    202c:	04 c0       	rjmp	.+8      	; 0x2036 <lcd_command+0x594>
    202e:	84 e0       	ldi	r24, 0x04	; 4
    2030:	60 e0       	ldi	r22, 0x00	; 0
    2032:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	Dio_write(E,High);
    2036:	8b e0       	ldi	r24, 0x0B	; 11
    2038:	61 e0       	ldi	r22, 0x01	; 1
    203a:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    203e:	80 e0       	ldi	r24, 0x00	; 0
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	a0 e2       	ldi	r26, 0x20	; 32
    2044:	b1 e4       	ldi	r27, 0x41	; 65
    2046:	8d a7       	std	Y+45, r24	; 0x2d
    2048:	9e a7       	std	Y+46, r25	; 0x2e
    204a:	af a7       	std	Y+47, r26	; 0x2f
    204c:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    204e:	6d a5       	ldd	r22, Y+45	; 0x2d
    2050:	7e a5       	ldd	r23, Y+46	; 0x2e
    2052:	8f a5       	ldd	r24, Y+47	; 0x2f
    2054:	98 a9       	ldd	r25, Y+48	; 0x30
    2056:	2b ea       	ldi	r18, 0xAB	; 171
    2058:	3a ea       	ldi	r19, 0xAA	; 170
    205a:	4a ea       	ldi	r20, 0xAA	; 170
    205c:	50 e4       	ldi	r21, 0x40	; 64
    205e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2062:	dc 01       	movw	r26, r24
    2064:	cb 01       	movw	r24, r22
    2066:	89 a7       	std	Y+41, r24	; 0x29
    2068:	9a a7       	std	Y+42, r25	; 0x2a
    206a:	ab a7       	std	Y+43, r26	; 0x2b
    206c:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    206e:	69 a5       	ldd	r22, Y+41	; 0x29
    2070:	7a a5       	ldd	r23, Y+42	; 0x2a
    2072:	8b a5       	ldd	r24, Y+43	; 0x2b
    2074:	9c a5       	ldd	r25, Y+44	; 0x2c
    2076:	20 e0       	ldi	r18, 0x00	; 0
    2078:	30 e0       	ldi	r19, 0x00	; 0
    207a:	40 e8       	ldi	r20, 0x80	; 128
    207c:	5f e3       	ldi	r21, 0x3F	; 63
    207e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2082:	88 23       	and	r24, r24
    2084:	1c f4       	brge	.+6      	; 0x208c <lcd_command+0x5ea>
		__ticks = 1;
    2086:	81 e0       	ldi	r24, 0x01	; 1
    2088:	88 a7       	std	Y+40, r24	; 0x28
    208a:	91 c0       	rjmp	.+290    	; 0x21ae <lcd_command+0x70c>
	else if (__tmp > 255)
    208c:	69 a5       	ldd	r22, Y+41	; 0x29
    208e:	7a a5       	ldd	r23, Y+42	; 0x2a
    2090:	8b a5       	ldd	r24, Y+43	; 0x2b
    2092:	9c a5       	ldd	r25, Y+44	; 0x2c
    2094:	20 e0       	ldi	r18, 0x00	; 0
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	4f e7       	ldi	r20, 0x7F	; 127
    209a:	53 e4       	ldi	r21, 0x43	; 67
    209c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    20a0:	18 16       	cp	r1, r24
    20a2:	0c f0       	brlt	.+2      	; 0x20a6 <lcd_command+0x604>
    20a4:	7b c0       	rjmp	.+246    	; 0x219c <lcd_command+0x6fa>
	{
		_delay_ms(__us / 1000.0);
    20a6:	6d a5       	ldd	r22, Y+45	; 0x2d
    20a8:	7e a5       	ldd	r23, Y+46	; 0x2e
    20aa:	8f a5       	ldd	r24, Y+47	; 0x2f
    20ac:	98 a9       	ldd	r25, Y+48	; 0x30
    20ae:	20 e0       	ldi	r18, 0x00	; 0
    20b0:	30 e0       	ldi	r19, 0x00	; 0
    20b2:	4a e7       	ldi	r20, 0x7A	; 122
    20b4:	54 e4       	ldi	r21, 0x44	; 68
    20b6:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    20ba:	dc 01       	movw	r26, r24
    20bc:	cb 01       	movw	r24, r22
    20be:	8c a3       	std	Y+36, r24	; 0x24
    20c0:	9d a3       	std	Y+37, r25	; 0x25
    20c2:	ae a3       	std	Y+38, r26	; 0x26
    20c4:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20c6:	6c a1       	ldd	r22, Y+36	; 0x24
    20c8:	7d a1       	ldd	r23, Y+37	; 0x25
    20ca:	8e a1       	ldd	r24, Y+38	; 0x26
    20cc:	9f a1       	ldd	r25, Y+39	; 0x27
    20ce:	20 e0       	ldi	r18, 0x00	; 0
    20d0:	30 e0       	ldi	r19, 0x00	; 0
    20d2:	4a e7       	ldi	r20, 0x7A	; 122
    20d4:	55 e4       	ldi	r21, 0x45	; 69
    20d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20da:	dc 01       	movw	r26, r24
    20dc:	cb 01       	movw	r24, r22
    20de:	88 a3       	std	Y+32, r24	; 0x20
    20e0:	99 a3       	std	Y+33, r25	; 0x21
    20e2:	aa a3       	std	Y+34, r26	; 0x22
    20e4:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    20e6:	68 a1       	ldd	r22, Y+32	; 0x20
    20e8:	79 a1       	ldd	r23, Y+33	; 0x21
    20ea:	8a a1       	ldd	r24, Y+34	; 0x22
    20ec:	9b a1       	ldd	r25, Y+35	; 0x23
    20ee:	20 e0       	ldi	r18, 0x00	; 0
    20f0:	30 e0       	ldi	r19, 0x00	; 0
    20f2:	40 e8       	ldi	r20, 0x80	; 128
    20f4:	5f e3       	ldi	r21, 0x3F	; 63
    20f6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    20fa:	88 23       	and	r24, r24
    20fc:	2c f4       	brge	.+10     	; 0x2108 <lcd_command+0x666>
		__ticks = 1;
    20fe:	81 e0       	ldi	r24, 0x01	; 1
    2100:	90 e0       	ldi	r25, 0x00	; 0
    2102:	9f 8f       	std	Y+31, r25	; 0x1f
    2104:	8e 8f       	std	Y+30, r24	; 0x1e
    2106:	3f c0       	rjmp	.+126    	; 0x2186 <lcd_command+0x6e4>
	else if (__tmp > 65535)
    2108:	68 a1       	ldd	r22, Y+32	; 0x20
    210a:	79 a1       	ldd	r23, Y+33	; 0x21
    210c:	8a a1       	ldd	r24, Y+34	; 0x22
    210e:	9b a1       	ldd	r25, Y+35	; 0x23
    2110:	20 e0       	ldi	r18, 0x00	; 0
    2112:	3f ef       	ldi	r19, 0xFF	; 255
    2114:	4f e7       	ldi	r20, 0x7F	; 127
    2116:	57 e4       	ldi	r21, 0x47	; 71
    2118:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    211c:	18 16       	cp	r1, r24
    211e:	4c f5       	brge	.+82     	; 0x2172 <lcd_command+0x6d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2120:	6c a1       	ldd	r22, Y+36	; 0x24
    2122:	7d a1       	ldd	r23, Y+37	; 0x25
    2124:	8e a1       	ldd	r24, Y+38	; 0x26
    2126:	9f a1       	ldd	r25, Y+39	; 0x27
    2128:	20 e0       	ldi	r18, 0x00	; 0
    212a:	30 e0       	ldi	r19, 0x00	; 0
    212c:	40 e2       	ldi	r20, 0x20	; 32
    212e:	51 e4       	ldi	r21, 0x41	; 65
    2130:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2134:	dc 01       	movw	r26, r24
    2136:	cb 01       	movw	r24, r22
    2138:	bc 01       	movw	r22, r24
    213a:	cd 01       	movw	r24, r26
    213c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2140:	dc 01       	movw	r26, r24
    2142:	cb 01       	movw	r24, r22
    2144:	9f 8f       	std	Y+31, r25	; 0x1f
    2146:	8e 8f       	std	Y+30, r24	; 0x1e
    2148:	0f c0       	rjmp	.+30     	; 0x2168 <lcd_command+0x6c6>
    214a:	80 e9       	ldi	r24, 0x90	; 144
    214c:	91 e0       	ldi	r25, 0x01	; 1
    214e:	9d 8f       	std	Y+29, r25	; 0x1d
    2150:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2152:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2154:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2156:	01 97       	sbiw	r24, 0x01	; 1
    2158:	f1 f7       	brne	.-4      	; 0x2156 <lcd_command+0x6b4>
    215a:	9d 8f       	std	Y+29, r25	; 0x1d
    215c:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    215e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2160:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2162:	01 97       	sbiw	r24, 0x01	; 1
    2164:	9f 8f       	std	Y+31, r25	; 0x1f
    2166:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2168:	8e 8d       	ldd	r24, Y+30	; 0x1e
    216a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    216c:	00 97       	sbiw	r24, 0x00	; 0
    216e:	69 f7       	brne	.-38     	; 0x214a <lcd_command+0x6a8>
    2170:	24 c0       	rjmp	.+72     	; 0x21ba <lcd_command+0x718>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2172:	68 a1       	ldd	r22, Y+32	; 0x20
    2174:	79 a1       	ldd	r23, Y+33	; 0x21
    2176:	8a a1       	ldd	r24, Y+34	; 0x22
    2178:	9b a1       	ldd	r25, Y+35	; 0x23
    217a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    217e:	dc 01       	movw	r26, r24
    2180:	cb 01       	movw	r24, r22
    2182:	9f 8f       	std	Y+31, r25	; 0x1f
    2184:	8e 8f       	std	Y+30, r24	; 0x1e
    2186:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2188:	9f 8d       	ldd	r25, Y+31	; 0x1f
    218a:	9b 8f       	std	Y+27, r25	; 0x1b
    218c:	8a 8f       	std	Y+26, r24	; 0x1a
    218e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2190:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2192:	01 97       	sbiw	r24, 0x01	; 1
    2194:	f1 f7       	brne	.-4      	; 0x2192 <lcd_command+0x6f0>
    2196:	9b 8f       	std	Y+27, r25	; 0x1b
    2198:	8a 8f       	std	Y+26, r24	; 0x1a
    219a:	0f c0       	rjmp	.+30     	; 0x21ba <lcd_command+0x718>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    219c:	69 a5       	ldd	r22, Y+41	; 0x29
    219e:	7a a5       	ldd	r23, Y+42	; 0x2a
    21a0:	8b a5       	ldd	r24, Y+43	; 0x2b
    21a2:	9c a5       	ldd	r25, Y+44	; 0x2c
    21a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21a8:	dc 01       	movw	r26, r24
    21aa:	cb 01       	movw	r24, r22
    21ac:	88 a7       	std	Y+40, r24	; 0x28
    21ae:	88 a5       	ldd	r24, Y+40	; 0x28
    21b0:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    21b2:	89 8d       	ldd	r24, Y+25	; 0x19
    21b4:	8a 95       	dec	r24
    21b6:	f1 f7       	brne	.-4      	; 0x21b4 <lcd_command+0x712>
    21b8:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(10);
	Dio_write(E,Low);
    21ba:	8b e0       	ldi	r24, 0x0B	; 11
    21bc:	60 e0       	ldi	r22, 0x00	; 0
    21be:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    21c2:	80 e0       	ldi	r24, 0x00	; 0
    21c4:	90 e0       	ldi	r25, 0x00	; 0
    21c6:	a8 e4       	ldi	r26, 0x48	; 72
    21c8:	b3 e4       	ldi	r27, 0x43	; 67
    21ca:	8d 8b       	std	Y+21, r24	; 0x15
    21cc:	9e 8b       	std	Y+22, r25	; 0x16
    21ce:	af 8b       	std	Y+23, r26	; 0x17
    21d0:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    21d2:	6d 89       	ldd	r22, Y+21	; 0x15
    21d4:	7e 89       	ldd	r23, Y+22	; 0x16
    21d6:	8f 89       	ldd	r24, Y+23	; 0x17
    21d8:	98 8d       	ldd	r25, Y+24	; 0x18
    21da:	2b ea       	ldi	r18, 0xAB	; 171
    21dc:	3a ea       	ldi	r19, 0xAA	; 170
    21de:	4a ea       	ldi	r20, 0xAA	; 170
    21e0:	50 e4       	ldi	r21, 0x40	; 64
    21e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21e6:	dc 01       	movw	r26, r24
    21e8:	cb 01       	movw	r24, r22
    21ea:	89 8b       	std	Y+17, r24	; 0x11
    21ec:	9a 8b       	std	Y+18, r25	; 0x12
    21ee:	ab 8b       	std	Y+19, r26	; 0x13
    21f0:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    21f2:	69 89       	ldd	r22, Y+17	; 0x11
    21f4:	7a 89       	ldd	r23, Y+18	; 0x12
    21f6:	8b 89       	ldd	r24, Y+19	; 0x13
    21f8:	9c 89       	ldd	r25, Y+20	; 0x14
    21fa:	20 e0       	ldi	r18, 0x00	; 0
    21fc:	30 e0       	ldi	r19, 0x00	; 0
    21fe:	40 e8       	ldi	r20, 0x80	; 128
    2200:	5f e3       	ldi	r21, 0x3F	; 63
    2202:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2206:	88 23       	and	r24, r24
    2208:	1c f4       	brge	.+6      	; 0x2210 <lcd_command+0x76e>
		__ticks = 1;
    220a:	81 e0       	ldi	r24, 0x01	; 1
    220c:	88 8b       	std	Y+16, r24	; 0x10
    220e:	91 c0       	rjmp	.+290    	; 0x2332 <lcd_command+0x890>
	else if (__tmp > 255)
    2210:	69 89       	ldd	r22, Y+17	; 0x11
    2212:	7a 89       	ldd	r23, Y+18	; 0x12
    2214:	8b 89       	ldd	r24, Y+19	; 0x13
    2216:	9c 89       	ldd	r25, Y+20	; 0x14
    2218:	20 e0       	ldi	r18, 0x00	; 0
    221a:	30 e0       	ldi	r19, 0x00	; 0
    221c:	4f e7       	ldi	r20, 0x7F	; 127
    221e:	53 e4       	ldi	r21, 0x43	; 67
    2220:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2224:	18 16       	cp	r1, r24
    2226:	0c f0       	brlt	.+2      	; 0x222a <lcd_command+0x788>
    2228:	7b c0       	rjmp	.+246    	; 0x2320 <lcd_command+0x87e>
	{
		_delay_ms(__us / 1000.0);
    222a:	6d 89       	ldd	r22, Y+21	; 0x15
    222c:	7e 89       	ldd	r23, Y+22	; 0x16
    222e:	8f 89       	ldd	r24, Y+23	; 0x17
    2230:	98 8d       	ldd	r25, Y+24	; 0x18
    2232:	20 e0       	ldi	r18, 0x00	; 0
    2234:	30 e0       	ldi	r19, 0x00	; 0
    2236:	4a e7       	ldi	r20, 0x7A	; 122
    2238:	54 e4       	ldi	r21, 0x44	; 68
    223a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    223e:	dc 01       	movw	r26, r24
    2240:	cb 01       	movw	r24, r22
    2242:	8c 87       	std	Y+12, r24	; 0x0c
    2244:	9d 87       	std	Y+13, r25	; 0x0d
    2246:	ae 87       	std	Y+14, r26	; 0x0e
    2248:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    224a:	6c 85       	ldd	r22, Y+12	; 0x0c
    224c:	7d 85       	ldd	r23, Y+13	; 0x0d
    224e:	8e 85       	ldd	r24, Y+14	; 0x0e
    2250:	9f 85       	ldd	r25, Y+15	; 0x0f
    2252:	20 e0       	ldi	r18, 0x00	; 0
    2254:	30 e0       	ldi	r19, 0x00	; 0
    2256:	4a e7       	ldi	r20, 0x7A	; 122
    2258:	55 e4       	ldi	r21, 0x45	; 69
    225a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    225e:	dc 01       	movw	r26, r24
    2260:	cb 01       	movw	r24, r22
    2262:	88 87       	std	Y+8, r24	; 0x08
    2264:	99 87       	std	Y+9, r25	; 0x09
    2266:	aa 87       	std	Y+10, r26	; 0x0a
    2268:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    226a:	68 85       	ldd	r22, Y+8	; 0x08
    226c:	79 85       	ldd	r23, Y+9	; 0x09
    226e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2270:	9b 85       	ldd	r25, Y+11	; 0x0b
    2272:	20 e0       	ldi	r18, 0x00	; 0
    2274:	30 e0       	ldi	r19, 0x00	; 0
    2276:	40 e8       	ldi	r20, 0x80	; 128
    2278:	5f e3       	ldi	r21, 0x3F	; 63
    227a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    227e:	88 23       	and	r24, r24
    2280:	2c f4       	brge	.+10     	; 0x228c <lcd_command+0x7ea>
		__ticks = 1;
    2282:	81 e0       	ldi	r24, 0x01	; 1
    2284:	90 e0       	ldi	r25, 0x00	; 0
    2286:	9f 83       	std	Y+7, r25	; 0x07
    2288:	8e 83       	std	Y+6, r24	; 0x06
    228a:	3f c0       	rjmp	.+126    	; 0x230a <lcd_command+0x868>
	else if (__tmp > 65535)
    228c:	68 85       	ldd	r22, Y+8	; 0x08
    228e:	79 85       	ldd	r23, Y+9	; 0x09
    2290:	8a 85       	ldd	r24, Y+10	; 0x0a
    2292:	9b 85       	ldd	r25, Y+11	; 0x0b
    2294:	20 e0       	ldi	r18, 0x00	; 0
    2296:	3f ef       	ldi	r19, 0xFF	; 255
    2298:	4f e7       	ldi	r20, 0x7F	; 127
    229a:	57 e4       	ldi	r21, 0x47	; 71
    229c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    22a0:	18 16       	cp	r1, r24
    22a2:	4c f5       	brge	.+82     	; 0x22f6 <lcd_command+0x854>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22a4:	6c 85       	ldd	r22, Y+12	; 0x0c
    22a6:	7d 85       	ldd	r23, Y+13	; 0x0d
    22a8:	8e 85       	ldd	r24, Y+14	; 0x0e
    22aa:	9f 85       	ldd	r25, Y+15	; 0x0f
    22ac:	20 e0       	ldi	r18, 0x00	; 0
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	40 e2       	ldi	r20, 0x20	; 32
    22b2:	51 e4       	ldi	r21, 0x41	; 65
    22b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22b8:	dc 01       	movw	r26, r24
    22ba:	cb 01       	movw	r24, r22
    22bc:	bc 01       	movw	r22, r24
    22be:	cd 01       	movw	r24, r26
    22c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22c4:	dc 01       	movw	r26, r24
    22c6:	cb 01       	movw	r24, r22
    22c8:	9f 83       	std	Y+7, r25	; 0x07
    22ca:	8e 83       	std	Y+6, r24	; 0x06
    22cc:	0f c0       	rjmp	.+30     	; 0x22ec <lcd_command+0x84a>
    22ce:	80 e9       	ldi	r24, 0x90	; 144
    22d0:	91 e0       	ldi	r25, 0x01	; 1
    22d2:	9d 83       	std	Y+5, r25	; 0x05
    22d4:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    22d6:	8c 81       	ldd	r24, Y+4	; 0x04
    22d8:	9d 81       	ldd	r25, Y+5	; 0x05
    22da:	01 97       	sbiw	r24, 0x01	; 1
    22dc:	f1 f7       	brne	.-4      	; 0x22da <lcd_command+0x838>
    22de:	9d 83       	std	Y+5, r25	; 0x05
    22e0:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22e2:	8e 81       	ldd	r24, Y+6	; 0x06
    22e4:	9f 81       	ldd	r25, Y+7	; 0x07
    22e6:	01 97       	sbiw	r24, 0x01	; 1
    22e8:	9f 83       	std	Y+7, r25	; 0x07
    22ea:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22ec:	8e 81       	ldd	r24, Y+6	; 0x06
    22ee:	9f 81       	ldd	r25, Y+7	; 0x07
    22f0:	00 97       	sbiw	r24, 0x00	; 0
    22f2:	69 f7       	brne	.-38     	; 0x22ce <lcd_command+0x82c>
    22f4:	24 c0       	rjmp	.+72     	; 0x233e <lcd_command+0x89c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22f6:	68 85       	ldd	r22, Y+8	; 0x08
    22f8:	79 85       	ldd	r23, Y+9	; 0x09
    22fa:	8a 85       	ldd	r24, Y+10	; 0x0a
    22fc:	9b 85       	ldd	r25, Y+11	; 0x0b
    22fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2302:	dc 01       	movw	r26, r24
    2304:	cb 01       	movw	r24, r22
    2306:	9f 83       	std	Y+7, r25	; 0x07
    2308:	8e 83       	std	Y+6, r24	; 0x06
    230a:	8e 81       	ldd	r24, Y+6	; 0x06
    230c:	9f 81       	ldd	r25, Y+7	; 0x07
    230e:	9b 83       	std	Y+3, r25	; 0x03
    2310:	8a 83       	std	Y+2, r24	; 0x02
    2312:	8a 81       	ldd	r24, Y+2	; 0x02
    2314:	9b 81       	ldd	r25, Y+3	; 0x03
    2316:	01 97       	sbiw	r24, 0x01	; 1
    2318:	f1 f7       	brne	.-4      	; 0x2316 <lcd_command+0x874>
    231a:	9b 83       	std	Y+3, r25	; 0x03
    231c:	8a 83       	std	Y+2, r24	; 0x02
    231e:	0f c0       	rjmp	.+30     	; 0x233e <lcd_command+0x89c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2320:	69 89       	ldd	r22, Y+17	; 0x11
    2322:	7a 89       	ldd	r23, Y+18	; 0x12
    2324:	8b 89       	ldd	r24, Y+19	; 0x13
    2326:	9c 89       	ldd	r25, Y+20	; 0x14
    2328:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    232c:	dc 01       	movw	r26, r24
    232e:	cb 01       	movw	r24, r22
    2330:	88 8b       	std	Y+16, r24	; 0x10
    2332:	88 89       	ldd	r24, Y+16	; 0x10
    2334:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2336:	89 81       	ldd	r24, Y+1	; 0x01
    2338:	8a 95       	dec	r24
    233a:	f1 f7       	brne	.-4      	; 0x2338 <lcd_command+0x896>
    233c:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(200);
}
    233e:	cf 59       	subi	r28, 0x9F	; 159
    2340:	df 4f       	sbci	r29, 0xFF	; 255
    2342:	0f b6       	in	r0, 0x3f	; 63
    2344:	f8 94       	cli
    2346:	de bf       	out	0x3e, r29	; 62
    2348:	0f be       	out	0x3f, r0	; 63
    234a:	cd bf       	out	0x3d, r28	; 61
    234c:	cf 91       	pop	r28
    234e:	df 91       	pop	r29
    2350:	1f 91       	pop	r17
    2352:	0f 91       	pop	r16
    2354:	08 95       	ret

00002356 <lcd_init>:

void lcd_init(){
    2356:	df 93       	push	r29
    2358:	cf 93       	push	r28
    235a:	cd b7       	in	r28, 0x3d	; 61
    235c:	de b7       	in	r29, 0x3e	; 62
    235e:	6c 97       	sbiw	r28, 0x1c	; 28
    2360:	0f b6       	in	r0, 0x3f	; 63
    2362:	f8 94       	cli
    2364:	de bf       	out	0x3e, r29	; 62
    2366:	0f be       	out	0x3f, r0	; 63
    2368:	cd bf       	out	0x3d, r28	; 61
	//DDRA = 0xff;			// set port direction as output
	Dio_write(RW,Low);
    236a:	8a e0       	ldi	r24, 0x0A	; 10
    236c:	60 e0       	ldi	r22, 0x00	; 0
    236e:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2372:	80 e0       	ldi	r24, 0x00	; 0
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	a0 ea       	ldi	r26, 0xA0	; 160
    2378:	b1 e4       	ldi	r27, 0x41	; 65
    237a:	89 8f       	std	Y+25, r24	; 0x19
    237c:	9a 8f       	std	Y+26, r25	; 0x1a
    237e:	ab 8f       	std	Y+27, r26	; 0x1b
    2380:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2382:	69 8d       	ldd	r22, Y+25	; 0x19
    2384:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2386:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2388:	9c 8d       	ldd	r25, Y+28	; 0x1c
    238a:	20 e0       	ldi	r18, 0x00	; 0
    238c:	30 e0       	ldi	r19, 0x00	; 0
    238e:	4a e7       	ldi	r20, 0x7A	; 122
    2390:	55 e4       	ldi	r21, 0x45	; 69
    2392:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2396:	dc 01       	movw	r26, r24
    2398:	cb 01       	movw	r24, r22
    239a:	8d 8b       	std	Y+21, r24	; 0x15
    239c:	9e 8b       	std	Y+22, r25	; 0x16
    239e:	af 8b       	std	Y+23, r26	; 0x17
    23a0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    23a2:	6d 89       	ldd	r22, Y+21	; 0x15
    23a4:	7e 89       	ldd	r23, Y+22	; 0x16
    23a6:	8f 89       	ldd	r24, Y+23	; 0x17
    23a8:	98 8d       	ldd	r25, Y+24	; 0x18
    23aa:	20 e0       	ldi	r18, 0x00	; 0
    23ac:	30 e0       	ldi	r19, 0x00	; 0
    23ae:	40 e8       	ldi	r20, 0x80	; 128
    23b0:	5f e3       	ldi	r21, 0x3F	; 63
    23b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    23b6:	88 23       	and	r24, r24
    23b8:	2c f4       	brge	.+10     	; 0x23c4 <lcd_init+0x6e>
		__ticks = 1;
    23ba:	81 e0       	ldi	r24, 0x01	; 1
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	9c 8b       	std	Y+20, r25	; 0x14
    23c0:	8b 8b       	std	Y+19, r24	; 0x13
    23c2:	3f c0       	rjmp	.+126    	; 0x2442 <lcd_init+0xec>
	else if (__tmp > 65535)
    23c4:	6d 89       	ldd	r22, Y+21	; 0x15
    23c6:	7e 89       	ldd	r23, Y+22	; 0x16
    23c8:	8f 89       	ldd	r24, Y+23	; 0x17
    23ca:	98 8d       	ldd	r25, Y+24	; 0x18
    23cc:	20 e0       	ldi	r18, 0x00	; 0
    23ce:	3f ef       	ldi	r19, 0xFF	; 255
    23d0:	4f e7       	ldi	r20, 0x7F	; 127
    23d2:	57 e4       	ldi	r21, 0x47	; 71
    23d4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23d8:	18 16       	cp	r1, r24
    23da:	4c f5       	brge	.+82     	; 0x242e <lcd_init+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23dc:	69 8d       	ldd	r22, Y+25	; 0x19
    23de:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23e4:	20 e0       	ldi	r18, 0x00	; 0
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	40 e2       	ldi	r20, 0x20	; 32
    23ea:	51 e4       	ldi	r21, 0x41	; 65
    23ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23f0:	dc 01       	movw	r26, r24
    23f2:	cb 01       	movw	r24, r22
    23f4:	bc 01       	movw	r22, r24
    23f6:	cd 01       	movw	r24, r26
    23f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23fc:	dc 01       	movw	r26, r24
    23fe:	cb 01       	movw	r24, r22
    2400:	9c 8b       	std	Y+20, r25	; 0x14
    2402:	8b 8b       	std	Y+19, r24	; 0x13
    2404:	0f c0       	rjmp	.+30     	; 0x2424 <lcd_init+0xce>
    2406:	80 e9       	ldi	r24, 0x90	; 144
    2408:	91 e0       	ldi	r25, 0x01	; 1
    240a:	9a 8b       	std	Y+18, r25	; 0x12
    240c:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    240e:	89 89       	ldd	r24, Y+17	; 0x11
    2410:	9a 89       	ldd	r25, Y+18	; 0x12
    2412:	01 97       	sbiw	r24, 0x01	; 1
    2414:	f1 f7       	brne	.-4      	; 0x2412 <lcd_init+0xbc>
    2416:	9a 8b       	std	Y+18, r25	; 0x12
    2418:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    241a:	8b 89       	ldd	r24, Y+19	; 0x13
    241c:	9c 89       	ldd	r25, Y+20	; 0x14
    241e:	01 97       	sbiw	r24, 0x01	; 1
    2420:	9c 8b       	std	Y+20, r25	; 0x14
    2422:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2424:	8b 89       	ldd	r24, Y+19	; 0x13
    2426:	9c 89       	ldd	r25, Y+20	; 0x14
    2428:	00 97       	sbiw	r24, 0x00	; 0
    242a:	69 f7       	brne	.-38     	; 0x2406 <lcd_init+0xb0>
    242c:	14 c0       	rjmp	.+40     	; 0x2456 <lcd_init+0x100>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    242e:	6d 89       	ldd	r22, Y+21	; 0x15
    2430:	7e 89       	ldd	r23, Y+22	; 0x16
    2432:	8f 89       	ldd	r24, Y+23	; 0x17
    2434:	98 8d       	ldd	r25, Y+24	; 0x18
    2436:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    243a:	dc 01       	movw	r26, r24
    243c:	cb 01       	movw	r24, r22
    243e:	9c 8b       	std	Y+20, r25	; 0x14
    2440:	8b 8b       	std	Y+19, r24	; 0x13
    2442:	8b 89       	ldd	r24, Y+19	; 0x13
    2444:	9c 89       	ldd	r25, Y+20	; 0x14
    2446:	98 8b       	std	Y+16, r25	; 0x10
    2448:	8f 87       	std	Y+15, r24	; 0x0f
    244a:	8f 85       	ldd	r24, Y+15	; 0x0f
    244c:	98 89       	ldd	r25, Y+16	; 0x10
    244e:	01 97       	sbiw	r24, 0x01	; 1
    2450:	f1 f7       	brne	.-4      	; 0x244e <lcd_init+0xf8>
    2452:	98 8b       	std	Y+16, r25	; 0x10
    2454:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(20);
	lcd_command(0x33);
    2456:	83 e3       	ldi	r24, 0x33	; 51
    2458:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
	lcd_command(0x32);
    245c:	82 e3       	ldi	r24, 0x32	; 50
    245e:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
	lcd_command(0x28);
    2462:	88 e2       	ldi	r24, 0x28	; 40
    2464:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
	lcd_command(0x0f);
    2468:	8f e0       	ldi	r24, 0x0F	; 15
    246a:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
	lcd_command(0x06);
    246e:	86 e0       	ldi	r24, 0x06	; 6
    2470:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
	lcd_command(0x01);
    2474:	81 e0       	ldi	r24, 0x01	; 1
    2476:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
    247a:	80 e0       	ldi	r24, 0x00	; 0
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	a0 ea       	ldi	r26, 0xA0	; 160
    2480:	b1 e4       	ldi	r27, 0x41	; 65
    2482:	8b 87       	std	Y+11, r24	; 0x0b
    2484:	9c 87       	std	Y+12, r25	; 0x0c
    2486:	ad 87       	std	Y+13, r26	; 0x0d
    2488:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    248a:	6b 85       	ldd	r22, Y+11	; 0x0b
    248c:	7c 85       	ldd	r23, Y+12	; 0x0c
    248e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2490:	9e 85       	ldd	r25, Y+14	; 0x0e
    2492:	20 e0       	ldi	r18, 0x00	; 0
    2494:	30 e0       	ldi	r19, 0x00	; 0
    2496:	4a e7       	ldi	r20, 0x7A	; 122
    2498:	55 e4       	ldi	r21, 0x45	; 69
    249a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    249e:	dc 01       	movw	r26, r24
    24a0:	cb 01       	movw	r24, r22
    24a2:	8f 83       	std	Y+7, r24	; 0x07
    24a4:	98 87       	std	Y+8, r25	; 0x08
    24a6:	a9 87       	std	Y+9, r26	; 0x09
    24a8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24aa:	6f 81       	ldd	r22, Y+7	; 0x07
    24ac:	78 85       	ldd	r23, Y+8	; 0x08
    24ae:	89 85       	ldd	r24, Y+9	; 0x09
    24b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    24b2:	20 e0       	ldi	r18, 0x00	; 0
    24b4:	30 e0       	ldi	r19, 0x00	; 0
    24b6:	40 e8       	ldi	r20, 0x80	; 128
    24b8:	5f e3       	ldi	r21, 0x3F	; 63
    24ba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    24be:	88 23       	and	r24, r24
    24c0:	2c f4       	brge	.+10     	; 0x24cc <lcd_init+0x176>
		__ticks = 1;
    24c2:	81 e0       	ldi	r24, 0x01	; 1
    24c4:	90 e0       	ldi	r25, 0x00	; 0
    24c6:	9e 83       	std	Y+6, r25	; 0x06
    24c8:	8d 83       	std	Y+5, r24	; 0x05
    24ca:	3f c0       	rjmp	.+126    	; 0x254a <lcd_init+0x1f4>
	else if (__tmp > 65535)
    24cc:	6f 81       	ldd	r22, Y+7	; 0x07
    24ce:	78 85       	ldd	r23, Y+8	; 0x08
    24d0:	89 85       	ldd	r24, Y+9	; 0x09
    24d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    24d4:	20 e0       	ldi	r18, 0x00	; 0
    24d6:	3f ef       	ldi	r19, 0xFF	; 255
    24d8:	4f e7       	ldi	r20, 0x7F	; 127
    24da:	57 e4       	ldi	r21, 0x47	; 71
    24dc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    24e0:	18 16       	cp	r1, r24
    24e2:	4c f5       	brge	.+82     	; 0x2536 <lcd_init+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24e4:	6b 85       	ldd	r22, Y+11	; 0x0b
    24e6:	7c 85       	ldd	r23, Y+12	; 0x0c
    24e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    24ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    24ec:	20 e0       	ldi	r18, 0x00	; 0
    24ee:	30 e0       	ldi	r19, 0x00	; 0
    24f0:	40 e2       	ldi	r20, 0x20	; 32
    24f2:	51 e4       	ldi	r21, 0x41	; 65
    24f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24f8:	dc 01       	movw	r26, r24
    24fa:	cb 01       	movw	r24, r22
    24fc:	bc 01       	movw	r22, r24
    24fe:	cd 01       	movw	r24, r26
    2500:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2504:	dc 01       	movw	r26, r24
    2506:	cb 01       	movw	r24, r22
    2508:	9e 83       	std	Y+6, r25	; 0x06
    250a:	8d 83       	std	Y+5, r24	; 0x05
    250c:	0f c0       	rjmp	.+30     	; 0x252c <lcd_init+0x1d6>
    250e:	80 e9       	ldi	r24, 0x90	; 144
    2510:	91 e0       	ldi	r25, 0x01	; 1
    2512:	9c 83       	std	Y+4, r25	; 0x04
    2514:	8b 83       	std	Y+3, r24	; 0x03
    2516:	8b 81       	ldd	r24, Y+3	; 0x03
    2518:	9c 81       	ldd	r25, Y+4	; 0x04
    251a:	01 97       	sbiw	r24, 0x01	; 1
    251c:	f1 f7       	brne	.-4      	; 0x251a <lcd_init+0x1c4>
    251e:	9c 83       	std	Y+4, r25	; 0x04
    2520:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2522:	8d 81       	ldd	r24, Y+5	; 0x05
    2524:	9e 81       	ldd	r25, Y+6	; 0x06
    2526:	01 97       	sbiw	r24, 0x01	; 1
    2528:	9e 83       	std	Y+6, r25	; 0x06
    252a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    252c:	8d 81       	ldd	r24, Y+5	; 0x05
    252e:	9e 81       	ldd	r25, Y+6	; 0x06
    2530:	00 97       	sbiw	r24, 0x00	; 0
    2532:	69 f7       	brne	.-38     	; 0x250e <lcd_init+0x1b8>
    2534:	14 c0       	rjmp	.+40     	; 0x255e <lcd_init+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2536:	6f 81       	ldd	r22, Y+7	; 0x07
    2538:	78 85       	ldd	r23, Y+8	; 0x08
    253a:	89 85       	ldd	r24, Y+9	; 0x09
    253c:	9a 85       	ldd	r25, Y+10	; 0x0a
    253e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2542:	dc 01       	movw	r26, r24
    2544:	cb 01       	movw	r24, r22
    2546:	9e 83       	std	Y+6, r25	; 0x06
    2548:	8d 83       	std	Y+5, r24	; 0x05
    254a:	8d 81       	ldd	r24, Y+5	; 0x05
    254c:	9e 81       	ldd	r25, Y+6	; 0x06
    254e:	9a 83       	std	Y+2, r25	; 0x02
    2550:	89 83       	std	Y+1, r24	; 0x01
    2552:	89 81       	ldd	r24, Y+1	; 0x01
    2554:	9a 81       	ldd	r25, Y+2	; 0x02
    2556:	01 97       	sbiw	r24, 0x01	; 1
    2558:	f1 f7       	brne	.-4      	; 0x2556 <lcd_init+0x200>
    255a:	9a 83       	std	Y+2, r25	; 0x02
    255c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);
}
    255e:	6c 96       	adiw	r28, 0x1c	; 28
    2560:	0f b6       	in	r0, 0x3f	; 63
    2562:	f8 94       	cli
    2564:	de bf       	out	0x3e, r29	; 62
    2566:	0f be       	out	0x3f, r0	; 63
    2568:	cd bf       	out	0x3d, r28	; 61
    256a:	cf 91       	pop	r28
    256c:	df 91       	pop	r29
    256e:	08 95       	ret

00002570 <lcd_char>:

void lcd_char(uint8 data){
    2570:	0f 93       	push	r16
    2572:	1f 93       	push	r17
    2574:	df 93       	push	r29
    2576:	cf 93       	push	r28
    2578:	cd b7       	in	r28, 0x3d	; 61
    257a:	de b7       	in	r29, 0x3e	; 62
    257c:	c1 56       	subi	r28, 0x61	; 97
    257e:	d0 40       	sbci	r29, 0x00	; 0
    2580:	0f b6       	in	r0, 0x3f	; 63
    2582:	f8 94       	cli
    2584:	de bf       	out	0x3e, r29	; 62
    2586:	0f be       	out	0x3f, r0	; 63
    2588:	cd bf       	out	0x3d, r28	; 61
    258a:	fe 01       	movw	r30, r28
    258c:	ef 59       	subi	r30, 0x9F	; 159
    258e:	ff 4f       	sbci	r31, 0xFF	; 255
    2590:	80 83       	st	Z, r24

	Dio_write(RS,High);
    2592:	89 e0       	ldi	r24, 0x09	; 9
    2594:	61 e0       	ldi	r22, 0x01	; 1
    2596:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	Dio_write(RW,Low);
    259a:	8a e0       	ldi	r24, 0x0A	; 10
    259c:	60 e0       	ldi	r22, 0x00	; 0
    259e:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	//DIO_Write(lcd_en,low);

	GET_BIT(data,7)?Dio_write(D7,High):Dio_write(D7,Low);
    25a2:	fe 01       	movw	r30, r28
    25a4:	ef 59       	subi	r30, 0x9F	; 159
    25a6:	ff 4f       	sbci	r31, 0xFF	; 255
    25a8:	80 81       	ld	r24, Z
    25aa:	88 23       	and	r24, r24
    25ac:	2c f4       	brge	.+10     	; 0x25b8 <lcd_char+0x48>
    25ae:	87 e0       	ldi	r24, 0x07	; 7
    25b0:	61 e0       	ldi	r22, 0x01	; 1
    25b2:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    25b6:	04 c0       	rjmp	.+8      	; 0x25c0 <lcd_char+0x50>
    25b8:	87 e0       	ldi	r24, 0x07	; 7
    25ba:	60 e0       	ldi	r22, 0x00	; 0
    25bc:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(data,6)?Dio_write(D6,High):Dio_write(D6,Low);
    25c0:	fe 01       	movw	r30, r28
    25c2:	ef 59       	subi	r30, 0x9F	; 159
    25c4:	ff 4f       	sbci	r31, 0xFF	; 255
    25c6:	80 81       	ld	r24, Z
    25c8:	82 95       	swap	r24
    25ca:	86 95       	lsr	r24
    25cc:	86 95       	lsr	r24
    25ce:	83 70       	andi	r24, 0x03	; 3
    25d0:	88 2f       	mov	r24, r24
    25d2:	90 e0       	ldi	r25, 0x00	; 0
    25d4:	81 70       	andi	r24, 0x01	; 1
    25d6:	90 70       	andi	r25, 0x00	; 0
    25d8:	88 23       	and	r24, r24
    25da:	29 f0       	breq	.+10     	; 0x25e6 <lcd_char+0x76>
    25dc:	86 e0       	ldi	r24, 0x06	; 6
    25de:	61 e0       	ldi	r22, 0x01	; 1
    25e0:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    25e4:	04 c0       	rjmp	.+8      	; 0x25ee <lcd_char+0x7e>
    25e6:	86 e0       	ldi	r24, 0x06	; 6
    25e8:	60 e0       	ldi	r22, 0x00	; 0
    25ea:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(data,5)?Dio_write(D5,High):Dio_write(D5,Low);
    25ee:	fe 01       	movw	r30, r28
    25f0:	ef 59       	subi	r30, 0x9F	; 159
    25f2:	ff 4f       	sbci	r31, 0xFF	; 255
    25f4:	80 81       	ld	r24, Z
    25f6:	82 95       	swap	r24
    25f8:	86 95       	lsr	r24
    25fa:	87 70       	andi	r24, 0x07	; 7
    25fc:	88 2f       	mov	r24, r24
    25fe:	90 e0       	ldi	r25, 0x00	; 0
    2600:	81 70       	andi	r24, 0x01	; 1
    2602:	90 70       	andi	r25, 0x00	; 0
    2604:	88 23       	and	r24, r24
    2606:	29 f0       	breq	.+10     	; 0x2612 <lcd_char+0xa2>
    2608:	85 e0       	ldi	r24, 0x05	; 5
    260a:	61 e0       	ldi	r22, 0x01	; 1
    260c:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2610:	04 c0       	rjmp	.+8      	; 0x261a <lcd_char+0xaa>
    2612:	85 e0       	ldi	r24, 0x05	; 5
    2614:	60 e0       	ldi	r22, 0x00	; 0
    2616:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(data,4)?Dio_write(D4,High):Dio_write(D4,Low);
    261a:	fe 01       	movw	r30, r28
    261c:	ef 59       	subi	r30, 0x9F	; 159
    261e:	ff 4f       	sbci	r31, 0xFF	; 255
    2620:	80 81       	ld	r24, Z
    2622:	82 95       	swap	r24
    2624:	8f 70       	andi	r24, 0x0F	; 15
    2626:	88 2f       	mov	r24, r24
    2628:	90 e0       	ldi	r25, 0x00	; 0
    262a:	81 70       	andi	r24, 0x01	; 1
    262c:	90 70       	andi	r25, 0x00	; 0
    262e:	88 23       	and	r24, r24
    2630:	29 f0       	breq	.+10     	; 0x263c <lcd_char+0xcc>
    2632:	84 e0       	ldi	r24, 0x04	; 4
    2634:	61 e0       	ldi	r22, 0x01	; 1
    2636:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    263a:	04 c0       	rjmp	.+8      	; 0x2644 <lcd_char+0xd4>
    263c:	84 e0       	ldi	r24, 0x04	; 4
    263e:	60 e0       	ldi	r22, 0x00	; 0
    2640:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>

	Dio_write(E,High);
    2644:	8b e0       	ldi	r24, 0x0B	; 11
    2646:	61 e0       	ldi	r22, 0x01	; 1
    2648:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    264c:	fe 01       	movw	r30, r28
    264e:	e3 5a       	subi	r30, 0xA3	; 163
    2650:	ff 4f       	sbci	r31, 0xFF	; 255
    2652:	80 e0       	ldi	r24, 0x00	; 0
    2654:	90 e0       	ldi	r25, 0x00	; 0
    2656:	a0 e2       	ldi	r26, 0x20	; 32
    2658:	b1 e4       	ldi	r27, 0x41	; 65
    265a:	80 83       	st	Z, r24
    265c:	91 83       	std	Z+1, r25	; 0x01
    265e:	a2 83       	std	Z+2, r26	; 0x02
    2660:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2662:	8e 01       	movw	r16, r28
    2664:	07 5a       	subi	r16, 0xA7	; 167
    2666:	1f 4f       	sbci	r17, 0xFF	; 255
    2668:	fe 01       	movw	r30, r28
    266a:	e3 5a       	subi	r30, 0xA3	; 163
    266c:	ff 4f       	sbci	r31, 0xFF	; 255
    266e:	60 81       	ld	r22, Z
    2670:	71 81       	ldd	r23, Z+1	; 0x01
    2672:	82 81       	ldd	r24, Z+2	; 0x02
    2674:	93 81       	ldd	r25, Z+3	; 0x03
    2676:	2b ea       	ldi	r18, 0xAB	; 171
    2678:	3a ea       	ldi	r19, 0xAA	; 170
    267a:	4a ea       	ldi	r20, 0xAA	; 170
    267c:	50 e4       	ldi	r21, 0x40	; 64
    267e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2682:	dc 01       	movw	r26, r24
    2684:	cb 01       	movw	r24, r22
    2686:	f8 01       	movw	r30, r16
    2688:	80 83       	st	Z, r24
    268a:	91 83       	std	Z+1, r25	; 0x01
    268c:	a2 83       	std	Z+2, r26	; 0x02
    268e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2690:	fe 01       	movw	r30, r28
    2692:	e7 5a       	subi	r30, 0xA7	; 167
    2694:	ff 4f       	sbci	r31, 0xFF	; 255
    2696:	60 81       	ld	r22, Z
    2698:	71 81       	ldd	r23, Z+1	; 0x01
    269a:	82 81       	ldd	r24, Z+2	; 0x02
    269c:	93 81       	ldd	r25, Z+3	; 0x03
    269e:	20 e0       	ldi	r18, 0x00	; 0
    26a0:	30 e0       	ldi	r19, 0x00	; 0
    26a2:	40 e8       	ldi	r20, 0x80	; 128
    26a4:	5f e3       	ldi	r21, 0x3F	; 63
    26a6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    26aa:	88 23       	and	r24, r24
    26ac:	34 f4       	brge	.+12     	; 0x26ba <lcd_char+0x14a>
		__ticks = 1;
    26ae:	fe 01       	movw	r30, r28
    26b0:	e8 5a       	subi	r30, 0xA8	; 168
    26b2:	ff 4f       	sbci	r31, 0xFF	; 255
    26b4:	81 e0       	ldi	r24, 0x01	; 1
    26b6:	80 83       	st	Z, r24
    26b8:	e0 c0       	rjmp	.+448    	; 0x287a <lcd_char+0x30a>
	else if (__tmp > 255)
    26ba:	fe 01       	movw	r30, r28
    26bc:	e7 5a       	subi	r30, 0xA7	; 167
    26be:	ff 4f       	sbci	r31, 0xFF	; 255
    26c0:	60 81       	ld	r22, Z
    26c2:	71 81       	ldd	r23, Z+1	; 0x01
    26c4:	82 81       	ldd	r24, Z+2	; 0x02
    26c6:	93 81       	ldd	r25, Z+3	; 0x03
    26c8:	20 e0       	ldi	r18, 0x00	; 0
    26ca:	30 e0       	ldi	r19, 0x00	; 0
    26cc:	4f e7       	ldi	r20, 0x7F	; 127
    26ce:	53 e4       	ldi	r21, 0x43	; 67
    26d0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    26d4:	18 16       	cp	r1, r24
    26d6:	0c f0       	brlt	.+2      	; 0x26da <lcd_char+0x16a>
    26d8:	c0 c0       	rjmp	.+384    	; 0x285a <lcd_char+0x2ea>
	{
		_delay_ms(__us / 1000.0);
    26da:	fe 01       	movw	r30, r28
    26dc:	e3 5a       	subi	r30, 0xA3	; 163
    26de:	ff 4f       	sbci	r31, 0xFF	; 255
    26e0:	60 81       	ld	r22, Z
    26e2:	71 81       	ldd	r23, Z+1	; 0x01
    26e4:	82 81       	ldd	r24, Z+2	; 0x02
    26e6:	93 81       	ldd	r25, Z+3	; 0x03
    26e8:	20 e0       	ldi	r18, 0x00	; 0
    26ea:	30 e0       	ldi	r19, 0x00	; 0
    26ec:	4a e7       	ldi	r20, 0x7A	; 122
    26ee:	54 e4       	ldi	r21, 0x44	; 68
    26f0:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    26f4:	dc 01       	movw	r26, r24
    26f6:	cb 01       	movw	r24, r22
    26f8:	fe 01       	movw	r30, r28
    26fa:	ec 5a       	subi	r30, 0xAC	; 172
    26fc:	ff 4f       	sbci	r31, 0xFF	; 255
    26fe:	80 83       	st	Z, r24
    2700:	91 83       	std	Z+1, r25	; 0x01
    2702:	a2 83       	std	Z+2, r26	; 0x02
    2704:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2706:	8e 01       	movw	r16, r28
    2708:	00 5b       	subi	r16, 0xB0	; 176
    270a:	1f 4f       	sbci	r17, 0xFF	; 255
    270c:	fe 01       	movw	r30, r28
    270e:	ec 5a       	subi	r30, 0xAC	; 172
    2710:	ff 4f       	sbci	r31, 0xFF	; 255
    2712:	60 81       	ld	r22, Z
    2714:	71 81       	ldd	r23, Z+1	; 0x01
    2716:	82 81       	ldd	r24, Z+2	; 0x02
    2718:	93 81       	ldd	r25, Z+3	; 0x03
    271a:	20 e0       	ldi	r18, 0x00	; 0
    271c:	30 e0       	ldi	r19, 0x00	; 0
    271e:	4a e7       	ldi	r20, 0x7A	; 122
    2720:	55 e4       	ldi	r21, 0x45	; 69
    2722:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2726:	dc 01       	movw	r26, r24
    2728:	cb 01       	movw	r24, r22
    272a:	f8 01       	movw	r30, r16
    272c:	80 83       	st	Z, r24
    272e:	91 83       	std	Z+1, r25	; 0x01
    2730:	a2 83       	std	Z+2, r26	; 0x02
    2732:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2734:	fe 01       	movw	r30, r28
    2736:	e0 5b       	subi	r30, 0xB0	; 176
    2738:	ff 4f       	sbci	r31, 0xFF	; 255
    273a:	60 81       	ld	r22, Z
    273c:	71 81       	ldd	r23, Z+1	; 0x01
    273e:	82 81       	ldd	r24, Z+2	; 0x02
    2740:	93 81       	ldd	r25, Z+3	; 0x03
    2742:	20 e0       	ldi	r18, 0x00	; 0
    2744:	30 e0       	ldi	r19, 0x00	; 0
    2746:	40 e8       	ldi	r20, 0x80	; 128
    2748:	5f e3       	ldi	r21, 0x3F	; 63
    274a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    274e:	88 23       	and	r24, r24
    2750:	44 f4       	brge	.+16     	; 0x2762 <lcd_char+0x1f2>
		__ticks = 1;
    2752:	fe 01       	movw	r30, r28
    2754:	e2 5b       	subi	r30, 0xB2	; 178
    2756:	ff 4f       	sbci	r31, 0xFF	; 255
    2758:	81 e0       	ldi	r24, 0x01	; 1
    275a:	90 e0       	ldi	r25, 0x00	; 0
    275c:	91 83       	std	Z+1, r25	; 0x01
    275e:	80 83       	st	Z, r24
    2760:	64 c0       	rjmp	.+200    	; 0x282a <lcd_char+0x2ba>
	else if (__tmp > 65535)
    2762:	fe 01       	movw	r30, r28
    2764:	e0 5b       	subi	r30, 0xB0	; 176
    2766:	ff 4f       	sbci	r31, 0xFF	; 255
    2768:	60 81       	ld	r22, Z
    276a:	71 81       	ldd	r23, Z+1	; 0x01
    276c:	82 81       	ldd	r24, Z+2	; 0x02
    276e:	93 81       	ldd	r25, Z+3	; 0x03
    2770:	20 e0       	ldi	r18, 0x00	; 0
    2772:	3f ef       	ldi	r19, 0xFF	; 255
    2774:	4f e7       	ldi	r20, 0x7F	; 127
    2776:	57 e4       	ldi	r21, 0x47	; 71
    2778:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    277c:	18 16       	cp	r1, r24
    277e:	0c f0       	brlt	.+2      	; 0x2782 <lcd_char+0x212>
    2780:	43 c0       	rjmp	.+134    	; 0x2808 <lcd_char+0x298>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2782:	fe 01       	movw	r30, r28
    2784:	ec 5a       	subi	r30, 0xAC	; 172
    2786:	ff 4f       	sbci	r31, 0xFF	; 255
    2788:	60 81       	ld	r22, Z
    278a:	71 81       	ldd	r23, Z+1	; 0x01
    278c:	82 81       	ldd	r24, Z+2	; 0x02
    278e:	93 81       	ldd	r25, Z+3	; 0x03
    2790:	20 e0       	ldi	r18, 0x00	; 0
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	40 e2       	ldi	r20, 0x20	; 32
    2796:	51 e4       	ldi	r21, 0x41	; 65
    2798:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    279c:	dc 01       	movw	r26, r24
    279e:	cb 01       	movw	r24, r22
    27a0:	8e 01       	movw	r16, r28
    27a2:	02 5b       	subi	r16, 0xB2	; 178
    27a4:	1f 4f       	sbci	r17, 0xFF	; 255
    27a6:	bc 01       	movw	r22, r24
    27a8:	cd 01       	movw	r24, r26
    27aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ae:	dc 01       	movw	r26, r24
    27b0:	cb 01       	movw	r24, r22
    27b2:	f8 01       	movw	r30, r16
    27b4:	91 83       	std	Z+1, r25	; 0x01
    27b6:	80 83       	st	Z, r24
    27b8:	1f c0       	rjmp	.+62     	; 0x27f8 <lcd_char+0x288>
    27ba:	fe 01       	movw	r30, r28
    27bc:	e4 5b       	subi	r30, 0xB4	; 180
    27be:	ff 4f       	sbci	r31, 0xFF	; 255
    27c0:	80 e9       	ldi	r24, 0x90	; 144
    27c2:	91 e0       	ldi	r25, 0x01	; 1
    27c4:	91 83       	std	Z+1, r25	; 0x01
    27c6:	80 83       	st	Z, r24
    27c8:	fe 01       	movw	r30, r28
    27ca:	e4 5b       	subi	r30, 0xB4	; 180
    27cc:	ff 4f       	sbci	r31, 0xFF	; 255
    27ce:	80 81       	ld	r24, Z
    27d0:	91 81       	ldd	r25, Z+1	; 0x01
    27d2:	01 97       	sbiw	r24, 0x01	; 1
    27d4:	f1 f7       	brne	.-4      	; 0x27d2 <lcd_char+0x262>
    27d6:	fe 01       	movw	r30, r28
    27d8:	e4 5b       	subi	r30, 0xB4	; 180
    27da:	ff 4f       	sbci	r31, 0xFF	; 255
    27dc:	91 83       	std	Z+1, r25	; 0x01
    27de:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27e0:	de 01       	movw	r26, r28
    27e2:	a2 5b       	subi	r26, 0xB2	; 178
    27e4:	bf 4f       	sbci	r27, 0xFF	; 255
    27e6:	fe 01       	movw	r30, r28
    27e8:	e2 5b       	subi	r30, 0xB2	; 178
    27ea:	ff 4f       	sbci	r31, 0xFF	; 255
    27ec:	80 81       	ld	r24, Z
    27ee:	91 81       	ldd	r25, Z+1	; 0x01
    27f0:	01 97       	sbiw	r24, 0x01	; 1
    27f2:	11 96       	adiw	r26, 0x01	; 1
    27f4:	9c 93       	st	X, r25
    27f6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27f8:	fe 01       	movw	r30, r28
    27fa:	e2 5b       	subi	r30, 0xB2	; 178
    27fc:	ff 4f       	sbci	r31, 0xFF	; 255
    27fe:	80 81       	ld	r24, Z
    2800:	91 81       	ldd	r25, Z+1	; 0x01
    2802:	00 97       	sbiw	r24, 0x00	; 0
    2804:	d1 f6       	brne	.-76     	; 0x27ba <lcd_char+0x24a>
    2806:	4b c0       	rjmp	.+150    	; 0x289e <lcd_char+0x32e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2808:	8e 01       	movw	r16, r28
    280a:	02 5b       	subi	r16, 0xB2	; 178
    280c:	1f 4f       	sbci	r17, 0xFF	; 255
    280e:	fe 01       	movw	r30, r28
    2810:	e0 5b       	subi	r30, 0xB0	; 176
    2812:	ff 4f       	sbci	r31, 0xFF	; 255
    2814:	60 81       	ld	r22, Z
    2816:	71 81       	ldd	r23, Z+1	; 0x01
    2818:	82 81       	ldd	r24, Z+2	; 0x02
    281a:	93 81       	ldd	r25, Z+3	; 0x03
    281c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2820:	dc 01       	movw	r26, r24
    2822:	cb 01       	movw	r24, r22
    2824:	f8 01       	movw	r30, r16
    2826:	91 83       	std	Z+1, r25	; 0x01
    2828:	80 83       	st	Z, r24
    282a:	de 01       	movw	r26, r28
    282c:	a6 5b       	subi	r26, 0xB6	; 182
    282e:	bf 4f       	sbci	r27, 0xFF	; 255
    2830:	fe 01       	movw	r30, r28
    2832:	e2 5b       	subi	r30, 0xB2	; 178
    2834:	ff 4f       	sbci	r31, 0xFF	; 255
    2836:	80 81       	ld	r24, Z
    2838:	91 81       	ldd	r25, Z+1	; 0x01
    283a:	11 96       	adiw	r26, 0x01	; 1
    283c:	9c 93       	st	X, r25
    283e:	8e 93       	st	-X, r24
    2840:	fe 01       	movw	r30, r28
    2842:	e6 5b       	subi	r30, 0xB6	; 182
    2844:	ff 4f       	sbci	r31, 0xFF	; 255
    2846:	80 81       	ld	r24, Z
    2848:	91 81       	ldd	r25, Z+1	; 0x01
    284a:	01 97       	sbiw	r24, 0x01	; 1
    284c:	f1 f7       	brne	.-4      	; 0x284a <lcd_char+0x2da>
    284e:	fe 01       	movw	r30, r28
    2850:	e6 5b       	subi	r30, 0xB6	; 182
    2852:	ff 4f       	sbci	r31, 0xFF	; 255
    2854:	91 83       	std	Z+1, r25	; 0x01
    2856:	80 83       	st	Z, r24
    2858:	22 c0       	rjmp	.+68     	; 0x289e <lcd_char+0x32e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    285a:	8e 01       	movw	r16, r28
    285c:	08 5a       	subi	r16, 0xA8	; 168
    285e:	1f 4f       	sbci	r17, 0xFF	; 255
    2860:	fe 01       	movw	r30, r28
    2862:	e7 5a       	subi	r30, 0xA7	; 167
    2864:	ff 4f       	sbci	r31, 0xFF	; 255
    2866:	60 81       	ld	r22, Z
    2868:	71 81       	ldd	r23, Z+1	; 0x01
    286a:	82 81       	ldd	r24, Z+2	; 0x02
    286c:	93 81       	ldd	r25, Z+3	; 0x03
    286e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2872:	dc 01       	movw	r26, r24
    2874:	cb 01       	movw	r24, r22
    2876:	f8 01       	movw	r30, r16
    2878:	80 83       	st	Z, r24
    287a:	de 01       	movw	r26, r28
    287c:	a7 5b       	subi	r26, 0xB7	; 183
    287e:	bf 4f       	sbci	r27, 0xFF	; 255
    2880:	fe 01       	movw	r30, r28
    2882:	e8 5a       	subi	r30, 0xA8	; 168
    2884:	ff 4f       	sbci	r31, 0xFF	; 255
    2886:	80 81       	ld	r24, Z
    2888:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    288a:	fe 01       	movw	r30, r28
    288c:	e7 5b       	subi	r30, 0xB7	; 183
    288e:	ff 4f       	sbci	r31, 0xFF	; 255
    2890:	80 81       	ld	r24, Z
    2892:	8a 95       	dec	r24
    2894:	f1 f7       	brne	.-4      	; 0x2892 <lcd_char+0x322>
    2896:	fe 01       	movw	r30, r28
    2898:	e7 5b       	subi	r30, 0xB7	; 183
    289a:	ff 4f       	sbci	r31, 0xFF	; 255
    289c:	80 83       	st	Z, r24
	_delay_us(10);
	Dio_write(E,Low);
    289e:	8b e0       	ldi	r24, 0x0B	; 11
    28a0:	60 e0       	ldi	r22, 0x00	; 0
    28a2:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    28a6:	fe 01       	movw	r30, r28
    28a8:	eb 5b       	subi	r30, 0xBB	; 187
    28aa:	ff 4f       	sbci	r31, 0xFF	; 255
    28ac:	80 e0       	ldi	r24, 0x00	; 0
    28ae:	90 e0       	ldi	r25, 0x00	; 0
    28b0:	a8 e4       	ldi	r26, 0x48	; 72
    28b2:	b3 e4       	ldi	r27, 0x43	; 67
    28b4:	80 83       	st	Z, r24
    28b6:	91 83       	std	Z+1, r25	; 0x01
    28b8:	a2 83       	std	Z+2, r26	; 0x02
    28ba:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    28bc:	8e 01       	movw	r16, r28
    28be:	0f 5b       	subi	r16, 0xBF	; 191
    28c0:	1f 4f       	sbci	r17, 0xFF	; 255
    28c2:	fe 01       	movw	r30, r28
    28c4:	eb 5b       	subi	r30, 0xBB	; 187
    28c6:	ff 4f       	sbci	r31, 0xFF	; 255
    28c8:	60 81       	ld	r22, Z
    28ca:	71 81       	ldd	r23, Z+1	; 0x01
    28cc:	82 81       	ldd	r24, Z+2	; 0x02
    28ce:	93 81       	ldd	r25, Z+3	; 0x03
    28d0:	2b ea       	ldi	r18, 0xAB	; 171
    28d2:	3a ea       	ldi	r19, 0xAA	; 170
    28d4:	4a ea       	ldi	r20, 0xAA	; 170
    28d6:	50 e4       	ldi	r21, 0x40	; 64
    28d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28dc:	dc 01       	movw	r26, r24
    28de:	cb 01       	movw	r24, r22
    28e0:	f8 01       	movw	r30, r16
    28e2:	80 83       	st	Z, r24
    28e4:	91 83       	std	Z+1, r25	; 0x01
    28e6:	a2 83       	std	Z+2, r26	; 0x02
    28e8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    28ea:	fe 01       	movw	r30, r28
    28ec:	ef 5b       	subi	r30, 0xBF	; 191
    28ee:	ff 4f       	sbci	r31, 0xFF	; 255
    28f0:	60 81       	ld	r22, Z
    28f2:	71 81       	ldd	r23, Z+1	; 0x01
    28f4:	82 81       	ldd	r24, Z+2	; 0x02
    28f6:	93 81       	ldd	r25, Z+3	; 0x03
    28f8:	20 e0       	ldi	r18, 0x00	; 0
    28fa:	30 e0       	ldi	r19, 0x00	; 0
    28fc:	40 e8       	ldi	r20, 0x80	; 128
    28fe:	5f e3       	ldi	r21, 0x3F	; 63
    2900:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2904:	88 23       	and	r24, r24
    2906:	34 f4       	brge	.+12     	; 0x2914 <lcd_char+0x3a4>
		__ticks = 1;
    2908:	81 e0       	ldi	r24, 0x01	; 1
    290a:	fe 01       	movw	r30, r28
    290c:	e0 5c       	subi	r30, 0xC0	; 192
    290e:	ff 4f       	sbci	r31, 0xFF	; 255
    2910:	80 83       	st	Z, r24
    2912:	9d c0       	rjmp	.+314    	; 0x2a4e <lcd_char+0x4de>
	else if (__tmp > 255)
    2914:	fe 01       	movw	r30, r28
    2916:	ef 5b       	subi	r30, 0xBF	; 191
    2918:	ff 4f       	sbci	r31, 0xFF	; 255
    291a:	60 81       	ld	r22, Z
    291c:	71 81       	ldd	r23, Z+1	; 0x01
    291e:	82 81       	ldd	r24, Z+2	; 0x02
    2920:	93 81       	ldd	r25, Z+3	; 0x03
    2922:	20 e0       	ldi	r18, 0x00	; 0
    2924:	30 e0       	ldi	r19, 0x00	; 0
    2926:	4f e7       	ldi	r20, 0x7F	; 127
    2928:	53 e4       	ldi	r21, 0x43	; 67
    292a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    292e:	18 16       	cp	r1, r24
    2930:	0c f0       	brlt	.+2      	; 0x2934 <lcd_char+0x3c4>
    2932:	7e c0       	rjmp	.+252    	; 0x2a30 <lcd_char+0x4c0>
	{
		_delay_ms(__us / 1000.0);
    2934:	fe 01       	movw	r30, r28
    2936:	eb 5b       	subi	r30, 0xBB	; 187
    2938:	ff 4f       	sbci	r31, 0xFF	; 255
    293a:	60 81       	ld	r22, Z
    293c:	71 81       	ldd	r23, Z+1	; 0x01
    293e:	82 81       	ldd	r24, Z+2	; 0x02
    2940:	93 81       	ldd	r25, Z+3	; 0x03
    2942:	20 e0       	ldi	r18, 0x00	; 0
    2944:	30 e0       	ldi	r19, 0x00	; 0
    2946:	4a e7       	ldi	r20, 0x7A	; 122
    2948:	54 e4       	ldi	r21, 0x44	; 68
    294a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    294e:	dc 01       	movw	r26, r24
    2950:	cb 01       	movw	r24, r22
    2952:	8c af       	std	Y+60, r24	; 0x3c
    2954:	9d af       	std	Y+61, r25	; 0x3d
    2956:	ae af       	std	Y+62, r26	; 0x3e
    2958:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    295a:	6c ad       	ldd	r22, Y+60	; 0x3c
    295c:	7d ad       	ldd	r23, Y+61	; 0x3d
    295e:	8e ad       	ldd	r24, Y+62	; 0x3e
    2960:	9f ad       	ldd	r25, Y+63	; 0x3f
    2962:	20 e0       	ldi	r18, 0x00	; 0
    2964:	30 e0       	ldi	r19, 0x00	; 0
    2966:	4a e7       	ldi	r20, 0x7A	; 122
    2968:	55 e4       	ldi	r21, 0x45	; 69
    296a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    296e:	dc 01       	movw	r26, r24
    2970:	cb 01       	movw	r24, r22
    2972:	88 af       	std	Y+56, r24	; 0x38
    2974:	99 af       	std	Y+57, r25	; 0x39
    2976:	aa af       	std	Y+58, r26	; 0x3a
    2978:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    297a:	68 ad       	ldd	r22, Y+56	; 0x38
    297c:	79 ad       	ldd	r23, Y+57	; 0x39
    297e:	8a ad       	ldd	r24, Y+58	; 0x3a
    2980:	9b ad       	ldd	r25, Y+59	; 0x3b
    2982:	20 e0       	ldi	r18, 0x00	; 0
    2984:	30 e0       	ldi	r19, 0x00	; 0
    2986:	40 e8       	ldi	r20, 0x80	; 128
    2988:	5f e3       	ldi	r21, 0x3F	; 63
    298a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    298e:	88 23       	and	r24, r24
    2990:	2c f4       	brge	.+10     	; 0x299c <lcd_char+0x42c>
		__ticks = 1;
    2992:	81 e0       	ldi	r24, 0x01	; 1
    2994:	90 e0       	ldi	r25, 0x00	; 0
    2996:	9f ab       	std	Y+55, r25	; 0x37
    2998:	8e ab       	std	Y+54, r24	; 0x36
    299a:	3f c0       	rjmp	.+126    	; 0x2a1a <lcd_char+0x4aa>
	else if (__tmp > 65535)
    299c:	68 ad       	ldd	r22, Y+56	; 0x38
    299e:	79 ad       	ldd	r23, Y+57	; 0x39
    29a0:	8a ad       	ldd	r24, Y+58	; 0x3a
    29a2:	9b ad       	ldd	r25, Y+59	; 0x3b
    29a4:	20 e0       	ldi	r18, 0x00	; 0
    29a6:	3f ef       	ldi	r19, 0xFF	; 255
    29a8:	4f e7       	ldi	r20, 0x7F	; 127
    29aa:	57 e4       	ldi	r21, 0x47	; 71
    29ac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29b0:	18 16       	cp	r1, r24
    29b2:	4c f5       	brge	.+82     	; 0x2a06 <lcd_char+0x496>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29b4:	6c ad       	ldd	r22, Y+60	; 0x3c
    29b6:	7d ad       	ldd	r23, Y+61	; 0x3d
    29b8:	8e ad       	ldd	r24, Y+62	; 0x3e
    29ba:	9f ad       	ldd	r25, Y+63	; 0x3f
    29bc:	20 e0       	ldi	r18, 0x00	; 0
    29be:	30 e0       	ldi	r19, 0x00	; 0
    29c0:	40 e2       	ldi	r20, 0x20	; 32
    29c2:	51 e4       	ldi	r21, 0x41	; 65
    29c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29c8:	dc 01       	movw	r26, r24
    29ca:	cb 01       	movw	r24, r22
    29cc:	bc 01       	movw	r22, r24
    29ce:	cd 01       	movw	r24, r26
    29d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29d4:	dc 01       	movw	r26, r24
    29d6:	cb 01       	movw	r24, r22
    29d8:	9f ab       	std	Y+55, r25	; 0x37
    29da:	8e ab       	std	Y+54, r24	; 0x36
    29dc:	0f c0       	rjmp	.+30     	; 0x29fc <lcd_char+0x48c>
    29de:	80 e9       	ldi	r24, 0x90	; 144
    29e0:	91 e0       	ldi	r25, 0x01	; 1
    29e2:	9d ab       	std	Y+53, r25	; 0x35
    29e4:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    29e6:	8c a9       	ldd	r24, Y+52	; 0x34
    29e8:	9d a9       	ldd	r25, Y+53	; 0x35
    29ea:	01 97       	sbiw	r24, 0x01	; 1
    29ec:	f1 f7       	brne	.-4      	; 0x29ea <lcd_char+0x47a>
    29ee:	9d ab       	std	Y+53, r25	; 0x35
    29f0:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29f2:	8e a9       	ldd	r24, Y+54	; 0x36
    29f4:	9f a9       	ldd	r25, Y+55	; 0x37
    29f6:	01 97       	sbiw	r24, 0x01	; 1
    29f8:	9f ab       	std	Y+55, r25	; 0x37
    29fa:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29fc:	8e a9       	ldd	r24, Y+54	; 0x36
    29fe:	9f a9       	ldd	r25, Y+55	; 0x37
    2a00:	00 97       	sbiw	r24, 0x00	; 0
    2a02:	69 f7       	brne	.-38     	; 0x29de <lcd_char+0x46e>
    2a04:	2d c0       	rjmp	.+90     	; 0x2a60 <lcd_char+0x4f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a06:	68 ad       	ldd	r22, Y+56	; 0x38
    2a08:	79 ad       	ldd	r23, Y+57	; 0x39
    2a0a:	8a ad       	ldd	r24, Y+58	; 0x3a
    2a0c:	9b ad       	ldd	r25, Y+59	; 0x3b
    2a0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a12:	dc 01       	movw	r26, r24
    2a14:	cb 01       	movw	r24, r22
    2a16:	9f ab       	std	Y+55, r25	; 0x37
    2a18:	8e ab       	std	Y+54, r24	; 0x36
    2a1a:	8e a9       	ldd	r24, Y+54	; 0x36
    2a1c:	9f a9       	ldd	r25, Y+55	; 0x37
    2a1e:	9b ab       	std	Y+51, r25	; 0x33
    2a20:	8a ab       	std	Y+50, r24	; 0x32
    2a22:	8a a9       	ldd	r24, Y+50	; 0x32
    2a24:	9b a9       	ldd	r25, Y+51	; 0x33
    2a26:	01 97       	sbiw	r24, 0x01	; 1
    2a28:	f1 f7       	brne	.-4      	; 0x2a26 <lcd_char+0x4b6>
    2a2a:	9b ab       	std	Y+51, r25	; 0x33
    2a2c:	8a ab       	std	Y+50, r24	; 0x32
    2a2e:	18 c0       	rjmp	.+48     	; 0x2a60 <lcd_char+0x4f0>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2a30:	fe 01       	movw	r30, r28
    2a32:	ef 5b       	subi	r30, 0xBF	; 191
    2a34:	ff 4f       	sbci	r31, 0xFF	; 255
    2a36:	60 81       	ld	r22, Z
    2a38:	71 81       	ldd	r23, Z+1	; 0x01
    2a3a:	82 81       	ldd	r24, Z+2	; 0x02
    2a3c:	93 81       	ldd	r25, Z+3	; 0x03
    2a3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a42:	dc 01       	movw	r26, r24
    2a44:	cb 01       	movw	r24, r22
    2a46:	fe 01       	movw	r30, r28
    2a48:	e0 5c       	subi	r30, 0xC0	; 192
    2a4a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a4c:	80 83       	st	Z, r24
    2a4e:	fe 01       	movw	r30, r28
    2a50:	e0 5c       	subi	r30, 0xC0	; 192
    2a52:	ff 4f       	sbci	r31, 0xFF	; 255
    2a54:	80 81       	ld	r24, Z
    2a56:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2a58:	89 a9       	ldd	r24, Y+49	; 0x31
    2a5a:	8a 95       	dec	r24
    2a5c:	f1 f7       	brne	.-4      	; 0x2a5a <lcd_char+0x4ea>
    2a5e:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(200);

	GET_BIT(data,3)?Dio_write(D7,High):Dio_write(D7,Low);
    2a60:	fe 01       	movw	r30, r28
    2a62:	ef 59       	subi	r30, 0x9F	; 159
    2a64:	ff 4f       	sbci	r31, 0xFF	; 255
    2a66:	80 81       	ld	r24, Z
    2a68:	86 95       	lsr	r24
    2a6a:	86 95       	lsr	r24
    2a6c:	86 95       	lsr	r24
    2a6e:	88 2f       	mov	r24, r24
    2a70:	90 e0       	ldi	r25, 0x00	; 0
    2a72:	81 70       	andi	r24, 0x01	; 1
    2a74:	90 70       	andi	r25, 0x00	; 0
    2a76:	88 23       	and	r24, r24
    2a78:	29 f0       	breq	.+10     	; 0x2a84 <lcd_char+0x514>
    2a7a:	87 e0       	ldi	r24, 0x07	; 7
    2a7c:	61 e0       	ldi	r22, 0x01	; 1
    2a7e:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2a82:	04 c0       	rjmp	.+8      	; 0x2a8c <lcd_char+0x51c>
    2a84:	87 e0       	ldi	r24, 0x07	; 7
    2a86:	60 e0       	ldi	r22, 0x00	; 0
    2a88:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(data,2)?Dio_write(D6,High):Dio_write(D6,Low);
    2a8c:	fe 01       	movw	r30, r28
    2a8e:	ef 59       	subi	r30, 0x9F	; 159
    2a90:	ff 4f       	sbci	r31, 0xFF	; 255
    2a92:	80 81       	ld	r24, Z
    2a94:	86 95       	lsr	r24
    2a96:	86 95       	lsr	r24
    2a98:	88 2f       	mov	r24, r24
    2a9a:	90 e0       	ldi	r25, 0x00	; 0
    2a9c:	81 70       	andi	r24, 0x01	; 1
    2a9e:	90 70       	andi	r25, 0x00	; 0
    2aa0:	88 23       	and	r24, r24
    2aa2:	29 f0       	breq	.+10     	; 0x2aae <lcd_char+0x53e>
    2aa4:	86 e0       	ldi	r24, 0x06	; 6
    2aa6:	61 e0       	ldi	r22, 0x01	; 1
    2aa8:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2aac:	04 c0       	rjmp	.+8      	; 0x2ab6 <lcd_char+0x546>
    2aae:	86 e0       	ldi	r24, 0x06	; 6
    2ab0:	60 e0       	ldi	r22, 0x00	; 0
    2ab2:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(data,1)?Dio_write(D5,High):Dio_write(D5,Low);
    2ab6:	fe 01       	movw	r30, r28
    2ab8:	ef 59       	subi	r30, 0x9F	; 159
    2aba:	ff 4f       	sbci	r31, 0xFF	; 255
    2abc:	80 81       	ld	r24, Z
    2abe:	86 95       	lsr	r24
    2ac0:	88 2f       	mov	r24, r24
    2ac2:	90 e0       	ldi	r25, 0x00	; 0
    2ac4:	81 70       	andi	r24, 0x01	; 1
    2ac6:	90 70       	andi	r25, 0x00	; 0
    2ac8:	88 23       	and	r24, r24
    2aca:	29 f0       	breq	.+10     	; 0x2ad6 <lcd_char+0x566>
    2acc:	85 e0       	ldi	r24, 0x05	; 5
    2ace:	61 e0       	ldi	r22, 0x01	; 1
    2ad0:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2ad4:	04 c0       	rjmp	.+8      	; 0x2ade <lcd_char+0x56e>
    2ad6:	85 e0       	ldi	r24, 0x05	; 5
    2ad8:	60 e0       	ldi	r22, 0x00	; 0
    2ada:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
	GET_BIT(data,0)?Dio_write(D4,High):Dio_write(D4,Low);
    2ade:	fe 01       	movw	r30, r28
    2ae0:	ef 59       	subi	r30, 0x9F	; 159
    2ae2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ae4:	80 81       	ld	r24, Z
    2ae6:	88 2f       	mov	r24, r24
    2ae8:	90 e0       	ldi	r25, 0x00	; 0
    2aea:	81 70       	andi	r24, 0x01	; 1
    2aec:	90 70       	andi	r25, 0x00	; 0
    2aee:	88 23       	and	r24, r24
    2af0:	29 f0       	breq	.+10     	; 0x2afc <lcd_char+0x58c>
    2af2:	84 e0       	ldi	r24, 0x04	; 4
    2af4:	61 e0       	ldi	r22, 0x01	; 1
    2af6:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2afa:	04 c0       	rjmp	.+8      	; 0x2b04 <lcd_char+0x594>
    2afc:	84 e0       	ldi	r24, 0x04	; 4
    2afe:	60 e0       	ldi	r22, 0x00	; 0
    2b00:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>

	Dio_write(E,High);
    2b04:	8b e0       	ldi	r24, 0x0B	; 11
    2b06:	61 e0       	ldi	r22, 0x01	; 1
    2b08:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2b0c:	80 e0       	ldi	r24, 0x00	; 0
    2b0e:	90 e0       	ldi	r25, 0x00	; 0
    2b10:	a0 e8       	ldi	r26, 0x80	; 128
    2b12:	bf e3       	ldi	r27, 0x3F	; 63
    2b14:	8d a7       	std	Y+45, r24	; 0x2d
    2b16:	9e a7       	std	Y+46, r25	; 0x2e
    2b18:	af a7       	std	Y+47, r26	; 0x2f
    2b1a:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2b1c:	6d a5       	ldd	r22, Y+45	; 0x2d
    2b1e:	7e a5       	ldd	r23, Y+46	; 0x2e
    2b20:	8f a5       	ldd	r24, Y+47	; 0x2f
    2b22:	98 a9       	ldd	r25, Y+48	; 0x30
    2b24:	2b ea       	ldi	r18, 0xAB	; 171
    2b26:	3a ea       	ldi	r19, 0xAA	; 170
    2b28:	4a ea       	ldi	r20, 0xAA	; 170
    2b2a:	50 e4       	ldi	r21, 0x40	; 64
    2b2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b30:	dc 01       	movw	r26, r24
    2b32:	cb 01       	movw	r24, r22
    2b34:	89 a7       	std	Y+41, r24	; 0x29
    2b36:	9a a7       	std	Y+42, r25	; 0x2a
    2b38:	ab a7       	std	Y+43, r26	; 0x2b
    2b3a:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    2b3c:	69 a5       	ldd	r22, Y+41	; 0x29
    2b3e:	7a a5       	ldd	r23, Y+42	; 0x2a
    2b40:	8b a5       	ldd	r24, Y+43	; 0x2b
    2b42:	9c a5       	ldd	r25, Y+44	; 0x2c
    2b44:	20 e0       	ldi	r18, 0x00	; 0
    2b46:	30 e0       	ldi	r19, 0x00	; 0
    2b48:	40 e8       	ldi	r20, 0x80	; 128
    2b4a:	5f e3       	ldi	r21, 0x3F	; 63
    2b4c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b50:	88 23       	and	r24, r24
    2b52:	1c f4       	brge	.+6      	; 0x2b5a <lcd_char+0x5ea>
		__ticks = 1;
    2b54:	81 e0       	ldi	r24, 0x01	; 1
    2b56:	88 a7       	std	Y+40, r24	; 0x28
    2b58:	91 c0       	rjmp	.+290    	; 0x2c7c <lcd_char+0x70c>
	else if (__tmp > 255)
    2b5a:	69 a5       	ldd	r22, Y+41	; 0x29
    2b5c:	7a a5       	ldd	r23, Y+42	; 0x2a
    2b5e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2b60:	9c a5       	ldd	r25, Y+44	; 0x2c
    2b62:	20 e0       	ldi	r18, 0x00	; 0
    2b64:	30 e0       	ldi	r19, 0x00	; 0
    2b66:	4f e7       	ldi	r20, 0x7F	; 127
    2b68:	53 e4       	ldi	r21, 0x43	; 67
    2b6a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b6e:	18 16       	cp	r1, r24
    2b70:	0c f0       	brlt	.+2      	; 0x2b74 <lcd_char+0x604>
    2b72:	7b c0       	rjmp	.+246    	; 0x2c6a <lcd_char+0x6fa>
	{
		_delay_ms(__us / 1000.0);
    2b74:	6d a5       	ldd	r22, Y+45	; 0x2d
    2b76:	7e a5       	ldd	r23, Y+46	; 0x2e
    2b78:	8f a5       	ldd	r24, Y+47	; 0x2f
    2b7a:	98 a9       	ldd	r25, Y+48	; 0x30
    2b7c:	20 e0       	ldi	r18, 0x00	; 0
    2b7e:	30 e0       	ldi	r19, 0x00	; 0
    2b80:	4a e7       	ldi	r20, 0x7A	; 122
    2b82:	54 e4       	ldi	r21, 0x44	; 68
    2b84:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2b88:	dc 01       	movw	r26, r24
    2b8a:	cb 01       	movw	r24, r22
    2b8c:	8c a3       	std	Y+36, r24	; 0x24
    2b8e:	9d a3       	std	Y+37, r25	; 0x25
    2b90:	ae a3       	std	Y+38, r26	; 0x26
    2b92:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b94:	6c a1       	ldd	r22, Y+36	; 0x24
    2b96:	7d a1       	ldd	r23, Y+37	; 0x25
    2b98:	8e a1       	ldd	r24, Y+38	; 0x26
    2b9a:	9f a1       	ldd	r25, Y+39	; 0x27
    2b9c:	20 e0       	ldi	r18, 0x00	; 0
    2b9e:	30 e0       	ldi	r19, 0x00	; 0
    2ba0:	4a e7       	ldi	r20, 0x7A	; 122
    2ba2:	55 e4       	ldi	r21, 0x45	; 69
    2ba4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ba8:	dc 01       	movw	r26, r24
    2baa:	cb 01       	movw	r24, r22
    2bac:	88 a3       	std	Y+32, r24	; 0x20
    2bae:	99 a3       	std	Y+33, r25	; 0x21
    2bb0:	aa a3       	std	Y+34, r26	; 0x22
    2bb2:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    2bb4:	68 a1       	ldd	r22, Y+32	; 0x20
    2bb6:	79 a1       	ldd	r23, Y+33	; 0x21
    2bb8:	8a a1       	ldd	r24, Y+34	; 0x22
    2bba:	9b a1       	ldd	r25, Y+35	; 0x23
    2bbc:	20 e0       	ldi	r18, 0x00	; 0
    2bbe:	30 e0       	ldi	r19, 0x00	; 0
    2bc0:	40 e8       	ldi	r20, 0x80	; 128
    2bc2:	5f e3       	ldi	r21, 0x3F	; 63
    2bc4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2bc8:	88 23       	and	r24, r24
    2bca:	2c f4       	brge	.+10     	; 0x2bd6 <lcd_char+0x666>
		__ticks = 1;
    2bcc:	81 e0       	ldi	r24, 0x01	; 1
    2bce:	90 e0       	ldi	r25, 0x00	; 0
    2bd0:	9f 8f       	std	Y+31, r25	; 0x1f
    2bd2:	8e 8f       	std	Y+30, r24	; 0x1e
    2bd4:	3f c0       	rjmp	.+126    	; 0x2c54 <lcd_char+0x6e4>
	else if (__tmp > 65535)
    2bd6:	68 a1       	ldd	r22, Y+32	; 0x20
    2bd8:	79 a1       	ldd	r23, Y+33	; 0x21
    2bda:	8a a1       	ldd	r24, Y+34	; 0x22
    2bdc:	9b a1       	ldd	r25, Y+35	; 0x23
    2bde:	20 e0       	ldi	r18, 0x00	; 0
    2be0:	3f ef       	ldi	r19, 0xFF	; 255
    2be2:	4f e7       	ldi	r20, 0x7F	; 127
    2be4:	57 e4       	ldi	r21, 0x47	; 71
    2be6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2bea:	18 16       	cp	r1, r24
    2bec:	4c f5       	brge	.+82     	; 0x2c40 <lcd_char+0x6d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bee:	6c a1       	ldd	r22, Y+36	; 0x24
    2bf0:	7d a1       	ldd	r23, Y+37	; 0x25
    2bf2:	8e a1       	ldd	r24, Y+38	; 0x26
    2bf4:	9f a1       	ldd	r25, Y+39	; 0x27
    2bf6:	20 e0       	ldi	r18, 0x00	; 0
    2bf8:	30 e0       	ldi	r19, 0x00	; 0
    2bfa:	40 e2       	ldi	r20, 0x20	; 32
    2bfc:	51 e4       	ldi	r21, 0x41	; 65
    2bfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c02:	dc 01       	movw	r26, r24
    2c04:	cb 01       	movw	r24, r22
    2c06:	bc 01       	movw	r22, r24
    2c08:	cd 01       	movw	r24, r26
    2c0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c0e:	dc 01       	movw	r26, r24
    2c10:	cb 01       	movw	r24, r22
    2c12:	9f 8f       	std	Y+31, r25	; 0x1f
    2c14:	8e 8f       	std	Y+30, r24	; 0x1e
    2c16:	0f c0       	rjmp	.+30     	; 0x2c36 <lcd_char+0x6c6>
    2c18:	80 e9       	ldi	r24, 0x90	; 144
    2c1a:	91 e0       	ldi	r25, 0x01	; 1
    2c1c:	9d 8f       	std	Y+29, r25	; 0x1d
    2c1e:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2c20:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2c22:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2c24:	01 97       	sbiw	r24, 0x01	; 1
    2c26:	f1 f7       	brne	.-4      	; 0x2c24 <lcd_char+0x6b4>
    2c28:	9d 8f       	std	Y+29, r25	; 0x1d
    2c2a:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c2c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c2e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2c30:	01 97       	sbiw	r24, 0x01	; 1
    2c32:	9f 8f       	std	Y+31, r25	; 0x1f
    2c34:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c36:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c38:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2c3a:	00 97       	sbiw	r24, 0x00	; 0
    2c3c:	69 f7       	brne	.-38     	; 0x2c18 <lcd_char+0x6a8>
    2c3e:	24 c0       	rjmp	.+72     	; 0x2c88 <lcd_char+0x718>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c40:	68 a1       	ldd	r22, Y+32	; 0x20
    2c42:	79 a1       	ldd	r23, Y+33	; 0x21
    2c44:	8a a1       	ldd	r24, Y+34	; 0x22
    2c46:	9b a1       	ldd	r25, Y+35	; 0x23
    2c48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c4c:	dc 01       	movw	r26, r24
    2c4e:	cb 01       	movw	r24, r22
    2c50:	9f 8f       	std	Y+31, r25	; 0x1f
    2c52:	8e 8f       	std	Y+30, r24	; 0x1e
    2c54:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c56:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2c58:	9b 8f       	std	Y+27, r25	; 0x1b
    2c5a:	8a 8f       	std	Y+26, r24	; 0x1a
    2c5c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2c5e:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2c60:	01 97       	sbiw	r24, 0x01	; 1
    2c62:	f1 f7       	brne	.-4      	; 0x2c60 <lcd_char+0x6f0>
    2c64:	9b 8f       	std	Y+27, r25	; 0x1b
    2c66:	8a 8f       	std	Y+26, r24	; 0x1a
    2c68:	0f c0       	rjmp	.+30     	; 0x2c88 <lcd_char+0x718>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2c6a:	69 a5       	ldd	r22, Y+41	; 0x29
    2c6c:	7a a5       	ldd	r23, Y+42	; 0x2a
    2c6e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2c70:	9c a5       	ldd	r25, Y+44	; 0x2c
    2c72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c76:	dc 01       	movw	r26, r24
    2c78:	cb 01       	movw	r24, r22
    2c7a:	88 a7       	std	Y+40, r24	; 0x28
    2c7c:	88 a5       	ldd	r24, Y+40	; 0x28
    2c7e:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2c80:	89 8d       	ldd	r24, Y+25	; 0x19
    2c82:	8a 95       	dec	r24
    2c84:	f1 f7       	brne	.-4      	; 0x2c82 <lcd_char+0x712>
    2c86:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(1);
	Dio_write(E,Low);
    2c88:	8b e0       	ldi	r24, 0x0B	; 11
    2c8a:	60 e0       	ldi	r22, 0x00	; 0
    2c8c:	0e 94 4e 0a 	call	0x149c	; 0x149c <Dio_write>
    2c90:	80 e0       	ldi	r24, 0x00	; 0
    2c92:	90 e0       	ldi	r25, 0x00	; 0
    2c94:	a8 e4       	ldi	r26, 0x48	; 72
    2c96:	b3 e4       	ldi	r27, 0x43	; 67
    2c98:	8d 8b       	std	Y+21, r24	; 0x15
    2c9a:	9e 8b       	std	Y+22, r25	; 0x16
    2c9c:	af 8b       	std	Y+23, r26	; 0x17
    2c9e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2ca0:	6d 89       	ldd	r22, Y+21	; 0x15
    2ca2:	7e 89       	ldd	r23, Y+22	; 0x16
    2ca4:	8f 89       	ldd	r24, Y+23	; 0x17
    2ca6:	98 8d       	ldd	r25, Y+24	; 0x18
    2ca8:	2b ea       	ldi	r18, 0xAB	; 171
    2caa:	3a ea       	ldi	r19, 0xAA	; 170
    2cac:	4a ea       	ldi	r20, 0xAA	; 170
    2cae:	50 e4       	ldi	r21, 0x40	; 64
    2cb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cb4:	dc 01       	movw	r26, r24
    2cb6:	cb 01       	movw	r24, r22
    2cb8:	89 8b       	std	Y+17, r24	; 0x11
    2cba:	9a 8b       	std	Y+18, r25	; 0x12
    2cbc:	ab 8b       	std	Y+19, r26	; 0x13
    2cbe:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2cc0:	69 89       	ldd	r22, Y+17	; 0x11
    2cc2:	7a 89       	ldd	r23, Y+18	; 0x12
    2cc4:	8b 89       	ldd	r24, Y+19	; 0x13
    2cc6:	9c 89       	ldd	r25, Y+20	; 0x14
    2cc8:	20 e0       	ldi	r18, 0x00	; 0
    2cca:	30 e0       	ldi	r19, 0x00	; 0
    2ccc:	40 e8       	ldi	r20, 0x80	; 128
    2cce:	5f e3       	ldi	r21, 0x3F	; 63
    2cd0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2cd4:	88 23       	and	r24, r24
    2cd6:	1c f4       	brge	.+6      	; 0x2cde <lcd_char+0x76e>
		__ticks = 1;
    2cd8:	81 e0       	ldi	r24, 0x01	; 1
    2cda:	88 8b       	std	Y+16, r24	; 0x10
    2cdc:	91 c0       	rjmp	.+290    	; 0x2e00 <lcd_char+0x890>
	else if (__tmp > 255)
    2cde:	69 89       	ldd	r22, Y+17	; 0x11
    2ce0:	7a 89       	ldd	r23, Y+18	; 0x12
    2ce2:	8b 89       	ldd	r24, Y+19	; 0x13
    2ce4:	9c 89       	ldd	r25, Y+20	; 0x14
    2ce6:	20 e0       	ldi	r18, 0x00	; 0
    2ce8:	30 e0       	ldi	r19, 0x00	; 0
    2cea:	4f e7       	ldi	r20, 0x7F	; 127
    2cec:	53 e4       	ldi	r21, 0x43	; 67
    2cee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2cf2:	18 16       	cp	r1, r24
    2cf4:	0c f0       	brlt	.+2      	; 0x2cf8 <lcd_char+0x788>
    2cf6:	7b c0       	rjmp	.+246    	; 0x2dee <lcd_char+0x87e>
	{
		_delay_ms(__us / 1000.0);
    2cf8:	6d 89       	ldd	r22, Y+21	; 0x15
    2cfa:	7e 89       	ldd	r23, Y+22	; 0x16
    2cfc:	8f 89       	ldd	r24, Y+23	; 0x17
    2cfe:	98 8d       	ldd	r25, Y+24	; 0x18
    2d00:	20 e0       	ldi	r18, 0x00	; 0
    2d02:	30 e0       	ldi	r19, 0x00	; 0
    2d04:	4a e7       	ldi	r20, 0x7A	; 122
    2d06:	54 e4       	ldi	r21, 0x44	; 68
    2d08:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2d0c:	dc 01       	movw	r26, r24
    2d0e:	cb 01       	movw	r24, r22
    2d10:	8c 87       	std	Y+12, r24	; 0x0c
    2d12:	9d 87       	std	Y+13, r25	; 0x0d
    2d14:	ae 87       	std	Y+14, r26	; 0x0e
    2d16:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d18:	6c 85       	ldd	r22, Y+12	; 0x0c
    2d1a:	7d 85       	ldd	r23, Y+13	; 0x0d
    2d1c:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d1e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d20:	20 e0       	ldi	r18, 0x00	; 0
    2d22:	30 e0       	ldi	r19, 0x00	; 0
    2d24:	4a e7       	ldi	r20, 0x7A	; 122
    2d26:	55 e4       	ldi	r21, 0x45	; 69
    2d28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d2c:	dc 01       	movw	r26, r24
    2d2e:	cb 01       	movw	r24, r22
    2d30:	88 87       	std	Y+8, r24	; 0x08
    2d32:	99 87       	std	Y+9, r25	; 0x09
    2d34:	aa 87       	std	Y+10, r26	; 0x0a
    2d36:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2d38:	68 85       	ldd	r22, Y+8	; 0x08
    2d3a:	79 85       	ldd	r23, Y+9	; 0x09
    2d3c:	8a 85       	ldd	r24, Y+10	; 0x0a
    2d3e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2d40:	20 e0       	ldi	r18, 0x00	; 0
    2d42:	30 e0       	ldi	r19, 0x00	; 0
    2d44:	40 e8       	ldi	r20, 0x80	; 128
    2d46:	5f e3       	ldi	r21, 0x3F	; 63
    2d48:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d4c:	88 23       	and	r24, r24
    2d4e:	2c f4       	brge	.+10     	; 0x2d5a <lcd_char+0x7ea>
		__ticks = 1;
    2d50:	81 e0       	ldi	r24, 0x01	; 1
    2d52:	90 e0       	ldi	r25, 0x00	; 0
    2d54:	9f 83       	std	Y+7, r25	; 0x07
    2d56:	8e 83       	std	Y+6, r24	; 0x06
    2d58:	3f c0       	rjmp	.+126    	; 0x2dd8 <lcd_char+0x868>
	else if (__tmp > 65535)
    2d5a:	68 85       	ldd	r22, Y+8	; 0x08
    2d5c:	79 85       	ldd	r23, Y+9	; 0x09
    2d5e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2d60:	9b 85       	ldd	r25, Y+11	; 0x0b
    2d62:	20 e0       	ldi	r18, 0x00	; 0
    2d64:	3f ef       	ldi	r19, 0xFF	; 255
    2d66:	4f e7       	ldi	r20, 0x7F	; 127
    2d68:	57 e4       	ldi	r21, 0x47	; 71
    2d6a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d6e:	18 16       	cp	r1, r24
    2d70:	4c f5       	brge	.+82     	; 0x2dc4 <lcd_char+0x854>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d72:	6c 85       	ldd	r22, Y+12	; 0x0c
    2d74:	7d 85       	ldd	r23, Y+13	; 0x0d
    2d76:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d78:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d7a:	20 e0       	ldi	r18, 0x00	; 0
    2d7c:	30 e0       	ldi	r19, 0x00	; 0
    2d7e:	40 e2       	ldi	r20, 0x20	; 32
    2d80:	51 e4       	ldi	r21, 0x41	; 65
    2d82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d86:	dc 01       	movw	r26, r24
    2d88:	cb 01       	movw	r24, r22
    2d8a:	bc 01       	movw	r22, r24
    2d8c:	cd 01       	movw	r24, r26
    2d8e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d92:	dc 01       	movw	r26, r24
    2d94:	cb 01       	movw	r24, r22
    2d96:	9f 83       	std	Y+7, r25	; 0x07
    2d98:	8e 83       	std	Y+6, r24	; 0x06
    2d9a:	0f c0       	rjmp	.+30     	; 0x2dba <lcd_char+0x84a>
    2d9c:	80 e9       	ldi	r24, 0x90	; 144
    2d9e:	91 e0       	ldi	r25, 0x01	; 1
    2da0:	9d 83       	std	Y+5, r25	; 0x05
    2da2:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2da4:	8c 81       	ldd	r24, Y+4	; 0x04
    2da6:	9d 81       	ldd	r25, Y+5	; 0x05
    2da8:	01 97       	sbiw	r24, 0x01	; 1
    2daa:	f1 f7       	brne	.-4      	; 0x2da8 <lcd_char+0x838>
    2dac:	9d 83       	std	Y+5, r25	; 0x05
    2dae:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2db0:	8e 81       	ldd	r24, Y+6	; 0x06
    2db2:	9f 81       	ldd	r25, Y+7	; 0x07
    2db4:	01 97       	sbiw	r24, 0x01	; 1
    2db6:	9f 83       	std	Y+7, r25	; 0x07
    2db8:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2dba:	8e 81       	ldd	r24, Y+6	; 0x06
    2dbc:	9f 81       	ldd	r25, Y+7	; 0x07
    2dbe:	00 97       	sbiw	r24, 0x00	; 0
    2dc0:	69 f7       	brne	.-38     	; 0x2d9c <lcd_char+0x82c>
    2dc2:	24 c0       	rjmp	.+72     	; 0x2e0c <lcd_char+0x89c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2dc4:	68 85       	ldd	r22, Y+8	; 0x08
    2dc6:	79 85       	ldd	r23, Y+9	; 0x09
    2dc8:	8a 85       	ldd	r24, Y+10	; 0x0a
    2dca:	9b 85       	ldd	r25, Y+11	; 0x0b
    2dcc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dd0:	dc 01       	movw	r26, r24
    2dd2:	cb 01       	movw	r24, r22
    2dd4:	9f 83       	std	Y+7, r25	; 0x07
    2dd6:	8e 83       	std	Y+6, r24	; 0x06
    2dd8:	8e 81       	ldd	r24, Y+6	; 0x06
    2dda:	9f 81       	ldd	r25, Y+7	; 0x07
    2ddc:	9b 83       	std	Y+3, r25	; 0x03
    2dde:	8a 83       	std	Y+2, r24	; 0x02
    2de0:	8a 81       	ldd	r24, Y+2	; 0x02
    2de2:	9b 81       	ldd	r25, Y+3	; 0x03
    2de4:	01 97       	sbiw	r24, 0x01	; 1
    2de6:	f1 f7       	brne	.-4      	; 0x2de4 <lcd_char+0x874>
    2de8:	9b 83       	std	Y+3, r25	; 0x03
    2dea:	8a 83       	std	Y+2, r24	; 0x02
    2dec:	0f c0       	rjmp	.+30     	; 0x2e0c <lcd_char+0x89c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2dee:	69 89       	ldd	r22, Y+17	; 0x11
    2df0:	7a 89       	ldd	r23, Y+18	; 0x12
    2df2:	8b 89       	ldd	r24, Y+19	; 0x13
    2df4:	9c 89       	ldd	r25, Y+20	; 0x14
    2df6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dfa:	dc 01       	movw	r26, r24
    2dfc:	cb 01       	movw	r24, r22
    2dfe:	88 8b       	std	Y+16, r24	; 0x10
    2e00:	88 89       	ldd	r24, Y+16	; 0x10
    2e02:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2e04:	89 81       	ldd	r24, Y+1	; 0x01
    2e06:	8a 95       	dec	r24
    2e08:	f1 f7       	brne	.-4      	; 0x2e06 <lcd_char+0x896>
    2e0a:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(200);
}
    2e0c:	cf 59       	subi	r28, 0x9F	; 159
    2e0e:	df 4f       	sbci	r29, 0xFF	; 255
    2e10:	0f b6       	in	r0, 0x3f	; 63
    2e12:	f8 94       	cli
    2e14:	de bf       	out	0x3e, r29	; 62
    2e16:	0f be       	out	0x3f, r0	; 63
    2e18:	cd bf       	out	0x3d, r28	; 61
    2e1a:	cf 91       	pop	r28
    2e1c:	df 91       	pop	r29
    2e1e:	1f 91       	pop	r17
    2e20:	0f 91       	pop	r16
    2e22:	08 95       	ret

00002e24 <lcd_str>:

void lcd_str(uint8 *str){
    2e24:	df 93       	push	r29
    2e26:	cf 93       	push	r28
    2e28:	00 d0       	rcall	.+0      	; 0x2e2a <lcd_str+0x6>
    2e2a:	00 d0       	rcall	.+0      	; 0x2e2c <lcd_str+0x8>
    2e2c:	cd b7       	in	r28, 0x3d	; 61
    2e2e:	de b7       	in	r29, 0x3e	; 62
    2e30:	9c 83       	std	Y+4, r25	; 0x04
    2e32:	8b 83       	std	Y+3, r24	; 0x03
	int i =0;
    2e34:	1a 82       	std	Y+2, r1	; 0x02
    2e36:	19 82       	std	Y+1, r1	; 0x01
    2e38:	0f c0       	rjmp	.+30     	; 0x2e58 <lcd_str+0x34>
	while(str[i]!=0){
		lcd_char(str[i]);
    2e3a:	29 81       	ldd	r18, Y+1	; 0x01
    2e3c:	3a 81       	ldd	r19, Y+2	; 0x02
    2e3e:	8b 81       	ldd	r24, Y+3	; 0x03
    2e40:	9c 81       	ldd	r25, Y+4	; 0x04
    2e42:	fc 01       	movw	r30, r24
    2e44:	e2 0f       	add	r30, r18
    2e46:	f3 1f       	adc	r31, r19
    2e48:	80 81       	ld	r24, Z
    2e4a:	0e 94 b8 12 	call	0x2570	; 0x2570 <lcd_char>
		i++;
    2e4e:	89 81       	ldd	r24, Y+1	; 0x01
    2e50:	9a 81       	ldd	r25, Y+2	; 0x02
    2e52:	01 96       	adiw	r24, 0x01	; 1
    2e54:	9a 83       	std	Y+2, r25	; 0x02
    2e56:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(200);
}

void lcd_str(uint8 *str){
	int i =0;
	while(str[i]!=0){
    2e58:	29 81       	ldd	r18, Y+1	; 0x01
    2e5a:	3a 81       	ldd	r19, Y+2	; 0x02
    2e5c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e5e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e60:	fc 01       	movw	r30, r24
    2e62:	e2 0f       	add	r30, r18
    2e64:	f3 1f       	adc	r31, r19
    2e66:	80 81       	ld	r24, Z
    2e68:	88 23       	and	r24, r24
    2e6a:	39 f7       	brne	.-50     	; 0x2e3a <lcd_str+0x16>
		lcd_char(str[i]);
		i++;
	}
}
    2e6c:	0f 90       	pop	r0
    2e6e:	0f 90       	pop	r0
    2e70:	0f 90       	pop	r0
    2e72:	0f 90       	pop	r0
    2e74:	cf 91       	pop	r28
    2e76:	df 91       	pop	r29
    2e78:	08 95       	ret

00002e7a <lcd_clear>:

void lcd_clear(){
    2e7a:	df 93       	push	r29
    2e7c:	cf 93       	push	r28
    2e7e:	cd b7       	in	r28, 0x3d	; 61
    2e80:	de b7       	in	r29, 0x3e	; 62
    2e82:	2e 97       	sbiw	r28, 0x0e	; 14
    2e84:	0f b6       	in	r0, 0x3f	; 63
    2e86:	f8 94       	cli
    2e88:	de bf       	out	0x3e, r29	; 62
    2e8a:	0f be       	out	0x3f, r0	; 63
    2e8c:	cd bf       	out	0x3d, r28	; 61
	lcd_command(0x01); //clear the display
    2e8e:	81 e0       	ldi	r24, 0x01	; 1
    2e90:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
    2e94:	80 e0       	ldi	r24, 0x00	; 0
    2e96:	90 e0       	ldi	r25, 0x00	; 0
    2e98:	a0 e0       	ldi	r26, 0x00	; 0
    2e9a:	b0 e4       	ldi	r27, 0x40	; 64
    2e9c:	8b 87       	std	Y+11, r24	; 0x0b
    2e9e:	9c 87       	std	Y+12, r25	; 0x0c
    2ea0:	ad 87       	std	Y+13, r26	; 0x0d
    2ea2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ea4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ea6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ea8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2eaa:	9e 85       	ldd	r25, Y+14	; 0x0e
    2eac:	20 e0       	ldi	r18, 0x00	; 0
    2eae:	30 e0       	ldi	r19, 0x00	; 0
    2eb0:	4a e7       	ldi	r20, 0x7A	; 122
    2eb2:	55 e4       	ldi	r21, 0x45	; 69
    2eb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eb8:	dc 01       	movw	r26, r24
    2eba:	cb 01       	movw	r24, r22
    2ebc:	8f 83       	std	Y+7, r24	; 0x07
    2ebe:	98 87       	std	Y+8, r25	; 0x08
    2ec0:	a9 87       	std	Y+9, r26	; 0x09
    2ec2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ec4:	6f 81       	ldd	r22, Y+7	; 0x07
    2ec6:	78 85       	ldd	r23, Y+8	; 0x08
    2ec8:	89 85       	ldd	r24, Y+9	; 0x09
    2eca:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ecc:	20 e0       	ldi	r18, 0x00	; 0
    2ece:	30 e0       	ldi	r19, 0x00	; 0
    2ed0:	40 e8       	ldi	r20, 0x80	; 128
    2ed2:	5f e3       	ldi	r21, 0x3F	; 63
    2ed4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ed8:	88 23       	and	r24, r24
    2eda:	2c f4       	brge	.+10     	; 0x2ee6 <lcd_clear+0x6c>
		__ticks = 1;
    2edc:	81 e0       	ldi	r24, 0x01	; 1
    2ede:	90 e0       	ldi	r25, 0x00	; 0
    2ee0:	9e 83       	std	Y+6, r25	; 0x06
    2ee2:	8d 83       	std	Y+5, r24	; 0x05
    2ee4:	3f c0       	rjmp	.+126    	; 0x2f64 <lcd_clear+0xea>
	else if (__tmp > 65535)
    2ee6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ee8:	78 85       	ldd	r23, Y+8	; 0x08
    2eea:	89 85       	ldd	r24, Y+9	; 0x09
    2eec:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eee:	20 e0       	ldi	r18, 0x00	; 0
    2ef0:	3f ef       	ldi	r19, 0xFF	; 255
    2ef2:	4f e7       	ldi	r20, 0x7F	; 127
    2ef4:	57 e4       	ldi	r21, 0x47	; 71
    2ef6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2efa:	18 16       	cp	r1, r24
    2efc:	4c f5       	brge	.+82     	; 0x2f50 <lcd_clear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2efe:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f00:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f02:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f04:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f06:	20 e0       	ldi	r18, 0x00	; 0
    2f08:	30 e0       	ldi	r19, 0x00	; 0
    2f0a:	40 e2       	ldi	r20, 0x20	; 32
    2f0c:	51 e4       	ldi	r21, 0x41	; 65
    2f0e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f12:	dc 01       	movw	r26, r24
    2f14:	cb 01       	movw	r24, r22
    2f16:	bc 01       	movw	r22, r24
    2f18:	cd 01       	movw	r24, r26
    2f1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f1e:	dc 01       	movw	r26, r24
    2f20:	cb 01       	movw	r24, r22
    2f22:	9e 83       	std	Y+6, r25	; 0x06
    2f24:	8d 83       	std	Y+5, r24	; 0x05
    2f26:	0f c0       	rjmp	.+30     	; 0x2f46 <lcd_clear+0xcc>
    2f28:	80 e9       	ldi	r24, 0x90	; 144
    2f2a:	91 e0       	ldi	r25, 0x01	; 1
    2f2c:	9c 83       	std	Y+4, r25	; 0x04
    2f2e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2f30:	8b 81       	ldd	r24, Y+3	; 0x03
    2f32:	9c 81       	ldd	r25, Y+4	; 0x04
    2f34:	01 97       	sbiw	r24, 0x01	; 1
    2f36:	f1 f7       	brne	.-4      	; 0x2f34 <lcd_clear+0xba>
    2f38:	9c 83       	std	Y+4, r25	; 0x04
    2f3a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f3c:	8d 81       	ldd	r24, Y+5	; 0x05
    2f3e:	9e 81       	ldd	r25, Y+6	; 0x06
    2f40:	01 97       	sbiw	r24, 0x01	; 1
    2f42:	9e 83       	std	Y+6, r25	; 0x06
    2f44:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f46:	8d 81       	ldd	r24, Y+5	; 0x05
    2f48:	9e 81       	ldd	r25, Y+6	; 0x06
    2f4a:	00 97       	sbiw	r24, 0x00	; 0
    2f4c:	69 f7       	brne	.-38     	; 0x2f28 <lcd_clear+0xae>
    2f4e:	14 c0       	rjmp	.+40     	; 0x2f78 <lcd_clear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f50:	6f 81       	ldd	r22, Y+7	; 0x07
    2f52:	78 85       	ldd	r23, Y+8	; 0x08
    2f54:	89 85       	ldd	r24, Y+9	; 0x09
    2f56:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f5c:	dc 01       	movw	r26, r24
    2f5e:	cb 01       	movw	r24, r22
    2f60:	9e 83       	std	Y+6, r25	; 0x06
    2f62:	8d 83       	std	Y+5, r24	; 0x05
    2f64:	8d 81       	ldd	r24, Y+5	; 0x05
    2f66:	9e 81       	ldd	r25, Y+6	; 0x06
    2f68:	9a 83       	std	Y+2, r25	; 0x02
    2f6a:	89 83       	std	Y+1, r24	; 0x01
    2f6c:	89 81       	ldd	r24, Y+1	; 0x01
    2f6e:	9a 81       	ldd	r25, Y+2	; 0x02
    2f70:	01 97       	sbiw	r24, 0x01	; 1
    2f72:	f1 f7       	brne	.-4      	; 0x2f70 <lcd_clear+0xf6>
    2f74:	9a 83       	std	Y+2, r25	; 0x02
    2f76:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	lcd_command(0x80); //cursor at (0,0)
    2f78:	80 e8       	ldi	r24, 0x80	; 128
    2f7a:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
}
    2f7e:	2e 96       	adiw	r28, 0x0e	; 14
    2f80:	0f b6       	in	r0, 0x3f	; 63
    2f82:	f8 94       	cli
    2f84:	de bf       	out	0x3e, r29	; 62
    2f86:	0f be       	out	0x3f, r0	; 63
    2f88:	cd bf       	out	0x3d, r28	; 61
    2f8a:	cf 91       	pop	r28
    2f8c:	df 91       	pop	r29
    2f8e:	08 95       	ret

00002f90 <lcd_str_xy>:

void lcd_str_xy(uint8 x, uint8 y,uint8 *str){
    2f90:	df 93       	push	r29
    2f92:	cf 93       	push	r28
    2f94:	00 d0       	rcall	.+0      	; 0x2f96 <lcd_str_xy+0x6>
    2f96:	00 d0       	rcall	.+0      	; 0x2f98 <lcd_str_xy+0x8>
    2f98:	cd b7       	in	r28, 0x3d	; 61
    2f9a:	de b7       	in	r29, 0x3e	; 62
    2f9c:	89 83       	std	Y+1, r24	; 0x01
    2f9e:	6a 83       	std	Y+2, r22	; 0x02
    2fa0:	5c 83       	std	Y+4, r21	; 0x04
    2fa2:	4b 83       	std	Y+3, r20	; 0x03
	if (y==0 && x<16){
    2fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa6:	88 23       	and	r24, r24
    2fa8:	49 f4       	brne	.+18     	; 0x2fbc <lcd_str_xy+0x2c>
    2faa:	89 81       	ldd	r24, Y+1	; 0x01
    2fac:	80 31       	cpi	r24, 0x10	; 16
    2fae:	30 f4       	brcc	.+12     	; 0x2fbc <lcd_str_xy+0x2c>
		lcd_command((x & 0x0f)|0x80);//cursor at the xy cordinates
    2fb0:	89 81       	ldd	r24, Y+1	; 0x01
    2fb2:	8f 70       	andi	r24, 0x0F	; 15
    2fb4:	80 68       	ori	r24, 0x80	; 128
    2fb6:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
    2fba:	0b c0       	rjmp	.+22     	; 0x2fd2 <lcd_str_xy+0x42>
	}else if(y==1 && x<16){
    2fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    2fbe:	81 30       	cpi	r24, 0x01	; 1
    2fc0:	41 f4       	brne	.+16     	; 0x2fd2 <lcd_str_xy+0x42>
    2fc2:	89 81       	ldd	r24, Y+1	; 0x01
    2fc4:	80 31       	cpi	r24, 0x10	; 16
    2fc6:	28 f4       	brcc	.+10     	; 0x2fd2 <lcd_str_xy+0x42>
		lcd_command((x & 0x0f)|0xc0);//cursor at the xy cordinates
    2fc8:	89 81       	ldd	r24, Y+1	; 0x01
    2fca:	8f 70       	andi	r24, 0x0F	; 15
    2fcc:	80 6c       	ori	r24, 0xC0	; 192
    2fce:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <lcd_command>
	}
	lcd_str(str);
    2fd2:	8b 81       	ldd	r24, Y+3	; 0x03
    2fd4:	9c 81       	ldd	r25, Y+4	; 0x04
    2fd6:	0e 94 12 17 	call	0x2e24	; 0x2e24 <lcd_str>
}
    2fda:	0f 90       	pop	r0
    2fdc:	0f 90       	pop	r0
    2fde:	0f 90       	pop	r0
    2fe0:	0f 90       	pop	r0
    2fe2:	cf 91       	pop	r28
    2fe4:	df 91       	pop	r29
    2fe6:	08 95       	ret

00002fe8 <test>:
#include"MCAL/UART/UART.h"

volatile int ctr = 0;
volatile int ctr2 = 0;

void test(void){
    2fe8:	df 93       	push	r29
    2fea:	cf 93       	push	r28
    2fec:	cd b7       	in	r28, 0x3d	; 61
    2fee:	de b7       	in	r29, 0x3e	; 62
	ctr++;
    2ff0:	80 91 c8 00 	lds	r24, 0x00C8
    2ff4:	90 91 c9 00 	lds	r25, 0x00C9
    2ff8:	01 96       	adiw	r24, 0x01	; 1
    2ffa:	90 93 c9 00 	sts	0x00C9, r25
    2ffe:	80 93 c8 00 	sts	0x00C8, r24
}
    3002:	cf 91       	pop	r28
    3004:	df 91       	pop	r29
    3006:	08 95       	ret

00003008 <TIM0_init2>:

void TIM0_init2(void){
    3008:	df 93       	push	r29
    300a:	cf 93       	push	r28
    300c:	cd b7       	in	r28, 0x3d	; 61
    300e:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    3010:	e2 e5       	ldi	r30, 0x52	; 82
    3012:	f0 e0       	ldi	r31, 0x00	; 0
    3014:	10 82       	st	Z, r1
	// Mode
	CLR_BIT(TCCR0,3);
    3016:	a3 e5       	ldi	r26, 0x53	; 83
    3018:	b0 e0       	ldi	r27, 0x00	; 0
    301a:	e3 e5       	ldi	r30, 0x53	; 83
    301c:	f0 e0       	ldi	r31, 0x00	; 0
    301e:	80 81       	ld	r24, Z
    3020:	87 7f       	andi	r24, 0xF7	; 247
    3022:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,6);
    3024:	a3 e5       	ldi	r26, 0x53	; 83
    3026:	b0 e0       	ldi	r27, 0x00	; 0
    3028:	e3 e5       	ldi	r30, 0x53	; 83
    302a:	f0 e0       	ldi	r31, 0x00	; 0
    302c:	80 81       	ld	r24, Z
    302e:	8f 7b       	andi	r24, 0xBF	; 191
    3030:	8c 93       	st	X, r24

	// Prescaler
	SET_BIT(TCCR0,0);
    3032:	a3 e5       	ldi	r26, 0x53	; 83
    3034:	b0 e0       	ldi	r27, 0x00	; 0
    3036:	e3 e5       	ldi	r30, 0x53	; 83
    3038:	f0 e0       	ldi	r31, 0x00	; 0
    303a:	80 81       	ld	r24, Z
    303c:	81 60       	ori	r24, 0x01	; 1
    303e:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,1);
    3040:	a3 e5       	ldi	r26, 0x53	; 83
    3042:	b0 e0       	ldi	r27, 0x00	; 0
    3044:	e3 e5       	ldi	r30, 0x53	; 83
    3046:	f0 e0       	ldi	r31, 0x00	; 0
    3048:	80 81       	ld	r24, Z
    304a:	8d 7f       	andi	r24, 0xFD	; 253
    304c:	8c 93       	st	X, r24
	SET_BIT(TCCR0,2);
    304e:	a3 e5       	ldi	r26, 0x53	; 83
    3050:	b0 e0       	ldi	r27, 0x00	; 0
    3052:	e3 e5       	ldi	r30, 0x53	; 83
    3054:	f0 e0       	ldi	r31, 0x00	; 0
    3056:	80 81       	ld	r24, Z
    3058:	84 60       	ori	r24, 0x04	; 4
    305a:	8c 93       	st	X, r24


}
    305c:	cf 91       	pop	r28
    305e:	df 91       	pop	r29
    3060:	08 95       	ret

00003062 <main>:

*/


int main()
{
    3062:	df 93       	push	r29
    3064:	cf 93       	push	r28
    3066:	0f 92       	push	r0
    3068:	cd b7       	in	r28, 0x3d	; 61
    306a:	de b7       	in	r29, 0x3e	; 62
	uint8 y=0;
    306c:	19 82       	std	Y+1, r1	; 0x01
    Dio_init();
    306e:	0e 94 7a 0b 	call	0x16f4	; 0x16f4 <Dio_init>
	SPI_initSlave();
    3072:	0e 94 ca 08 	call	0x1194	; 0x1194 <SPI_initSlave>

	while(1)
	{
		y= SPI_recieveByte();
    3076:	0e 94 11 09 	call	0x1222	; 0x1222 <SPI_recieveByte>
    307a:	89 83       	std	Y+1, r24	; 0x01

		if(y==0)
    307c:	89 81       	ldd	r24, Y+1	; 0x01
    307e:	88 23       	and	r24, r24
    3080:	41 f4       	brne	.+16     	; 0x3092 <main+0x30>
		{
			SET_BIT(PORTC,2);
    3082:	a5 e3       	ldi	r26, 0x35	; 53
    3084:	b0 e0       	ldi	r27, 0x00	; 0
    3086:	e5 e3       	ldi	r30, 0x35	; 53
    3088:	f0 e0       	ldi	r31, 0x00	; 0
    308a:	80 81       	ld	r24, Z
    308c:	84 60       	ori	r24, 0x04	; 4
    308e:	8c 93       	st	X, r24
    3090:	f2 cf       	rjmp	.-28     	; 0x3076 <main+0x14>
		}

		else if(y==1)
    3092:	89 81       	ldd	r24, Y+1	; 0x01
    3094:	81 30       	cpi	r24, 0x01	; 1
    3096:	41 f4       	brne	.+16     	; 0x30a8 <main+0x46>
		{
			SET_BIT(PORTC,7);
    3098:	a5 e3       	ldi	r26, 0x35	; 53
    309a:	b0 e0       	ldi	r27, 0x00	; 0
    309c:	e5 e3       	ldi	r30, 0x35	; 53
    309e:	f0 e0       	ldi	r31, 0x00	; 0
    30a0:	80 81       	ld	r24, Z
    30a2:	80 68       	ori	r24, 0x80	; 128
    30a4:	8c 93       	st	X, r24
    30a6:	e7 cf       	rjmp	.-50     	; 0x3076 <main+0x14>
		}
		else if(y==2)
    30a8:	89 81       	ldd	r24, Y+1	; 0x01
    30aa:	82 30       	cpi	r24, 0x02	; 2
    30ac:	21 f7       	brne	.-56     	; 0x3076 <main+0x14>
		{
			SET_BIT(PORTD,3);
    30ae:	a2 e3       	ldi	r26, 0x32	; 50
    30b0:	b0 e0       	ldi	r27, 0x00	; 0
    30b2:	e2 e3       	ldi	r30, 0x32	; 50
    30b4:	f0 e0       	ldi	r31, 0x00	; 0
    30b6:	80 81       	ld	r24, Z
    30b8:	88 60       	ori	r24, 0x08	; 8
    30ba:	8c 93       	st	X, r24
    30bc:	dc cf       	rjmp	.-72     	; 0x3076 <main+0x14>

000030be <__prologue_saves__>:
    30be:	2f 92       	push	r2
    30c0:	3f 92       	push	r3
    30c2:	4f 92       	push	r4
    30c4:	5f 92       	push	r5
    30c6:	6f 92       	push	r6
    30c8:	7f 92       	push	r7
    30ca:	8f 92       	push	r8
    30cc:	9f 92       	push	r9
    30ce:	af 92       	push	r10
    30d0:	bf 92       	push	r11
    30d2:	cf 92       	push	r12
    30d4:	df 92       	push	r13
    30d6:	ef 92       	push	r14
    30d8:	ff 92       	push	r15
    30da:	0f 93       	push	r16
    30dc:	1f 93       	push	r17
    30de:	cf 93       	push	r28
    30e0:	df 93       	push	r29
    30e2:	cd b7       	in	r28, 0x3d	; 61
    30e4:	de b7       	in	r29, 0x3e	; 62
    30e6:	ca 1b       	sub	r28, r26
    30e8:	db 0b       	sbc	r29, r27
    30ea:	0f b6       	in	r0, 0x3f	; 63
    30ec:	f8 94       	cli
    30ee:	de bf       	out	0x3e, r29	; 62
    30f0:	0f be       	out	0x3f, r0	; 63
    30f2:	cd bf       	out	0x3d, r28	; 61
    30f4:	09 94       	ijmp

000030f6 <__epilogue_restores__>:
    30f6:	2a 88       	ldd	r2, Y+18	; 0x12
    30f8:	39 88       	ldd	r3, Y+17	; 0x11
    30fa:	48 88       	ldd	r4, Y+16	; 0x10
    30fc:	5f 84       	ldd	r5, Y+15	; 0x0f
    30fe:	6e 84       	ldd	r6, Y+14	; 0x0e
    3100:	7d 84       	ldd	r7, Y+13	; 0x0d
    3102:	8c 84       	ldd	r8, Y+12	; 0x0c
    3104:	9b 84       	ldd	r9, Y+11	; 0x0b
    3106:	aa 84       	ldd	r10, Y+10	; 0x0a
    3108:	b9 84       	ldd	r11, Y+9	; 0x09
    310a:	c8 84       	ldd	r12, Y+8	; 0x08
    310c:	df 80       	ldd	r13, Y+7	; 0x07
    310e:	ee 80       	ldd	r14, Y+6	; 0x06
    3110:	fd 80       	ldd	r15, Y+5	; 0x05
    3112:	0c 81       	ldd	r16, Y+4	; 0x04
    3114:	1b 81       	ldd	r17, Y+3	; 0x03
    3116:	aa 81       	ldd	r26, Y+2	; 0x02
    3118:	b9 81       	ldd	r27, Y+1	; 0x01
    311a:	ce 0f       	add	r28, r30
    311c:	d1 1d       	adc	r29, r1
    311e:	0f b6       	in	r0, 0x3f	; 63
    3120:	f8 94       	cli
    3122:	de bf       	out	0x3e, r29	; 62
    3124:	0f be       	out	0x3f, r0	; 63
    3126:	cd bf       	out	0x3d, r28	; 61
    3128:	ed 01       	movw	r28, r26
    312a:	08 95       	ret

0000312c <_exit>:
    312c:	f8 94       	cli

0000312e <__stop_program>:
    312e:	ff cf       	rjmp	.-2      	; 0x312e <__stop_program>
