Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 16 11:39:39 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file interconnection_16_4_timing_summary_routed.rpt -pb interconnection_16_4_timing_summary_routed.pb -rpx interconnection_16_4_timing_summary_routed.rpx -warn_on_violation
| Design       : interconnection_16_4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_in[2]
                            (input port)
  Destination:            y_4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.114ns  (logic 5.798ns (41.079%)  route 8.316ns (58.921%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  s_in[2] (IN)
                         net (fo=0)                   0.000     0.000    s_in[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  s_in_IBUF[2]_inst/O
                         net (fo=2, routed)           4.473     5.940    s_in_IBUF[2]
    SLICE_X0Y80          MUXF7 (Prop_muxf7_S_O)       0.276     6.216 r  y_4_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.962     7.178    y_4_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.327     7.505 r  y_4_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.881    10.386    y_4_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    14.114 r  y_4_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.114    y_4[0]
    H17                                                               r  y_4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_in[2]
                            (input port)
  Destination:            y_4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.874ns  (logic 5.594ns (40.321%)  route 8.280ns (59.679%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  s_in[2] (IN)
                         net (fo=0)                   0.000     0.000    s_in[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  s_in_IBUF[2]_inst/O
                         net (fo=2, routed)           4.473     5.940    s_in_IBUF[2]
    SLICE_X0Y80          MUXF7 (Prop_muxf7_S_O)       0.276     6.216 r  y_4_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.962     7.178    y_4_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.299     7.477 r  y_4_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.845    10.322    y_4_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.874 r  y_4_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.874    y_4[2]
    J13                                                               r  y_4[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_in[2]
                            (input port)
  Destination:            y_4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.321ns  (logic 5.577ns (41.865%)  route 7.744ns (58.135%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  s_in[2] (IN)
                         net (fo=0)                   0.000     0.000    s_in[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  s_in_IBUF[2]_inst/O
                         net (fo=2, routed)           4.473     5.940    s_in_IBUF[2]
    SLICE_X0Y80          MUXF7 (Prop_muxf7_S_O)       0.276     6.216 r  y_4_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.969     7.185    y_4_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.299     7.484 r  y_4_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.302     9.786    y_4_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.321 r  y_4_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.321    y_4[1]
    K15                                                               r  y_4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_in[2]
                            (input port)
  Destination:            y_4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.991ns  (logic 5.822ns (44.818%)  route 7.168ns (55.182%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  s_in[2] (IN)
                         net (fo=0)                   0.000     0.000    s_in[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  s_in_IBUF[2]_inst/O
                         net (fo=2, routed)           4.473     5.940    s_in_IBUF[2]
    SLICE_X0Y80          MUXF7 (Prop_muxf7_S_O)       0.276     6.216 r  y_4_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.969     7.185    y_4_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I3_O)        0.327     7.512 r  y_4_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.726     9.238    y_4_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753    12.991 r  y_4_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.991    y_4[3]
    N14                                                               r  y_4[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[0]
                            (input port)
  Destination:            input_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.545ns  (logic 1.478ns (41.684%)  route 2.067ns (58.316%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a_8_8[0] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_8_8_IBUF[0]_inst/O
                         net (fo=2, routed)           2.067     3.545    a_8_8_IBUF[0]
    SLICE_X1Y80          FDRE                                         r  input_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[1]
                            (input port)
  Destination:            input_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 1.480ns (43.909%)  route 1.890ns (56.091%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a_8_8[1] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  a_8_8_IBUF[1]_inst/O
                         net (fo=2, routed)           1.890     3.370    a_8_8_IBUF[1]
    SLICE_X1Y80          FDRE                                         r  input_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[7]
                            (input port)
  Destination:            input_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.238ns  (logic 1.508ns (46.575%)  route 1.730ns (53.425%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  a_8_8[7] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  a_8_8_IBUF[7]_inst/O
                         net (fo=2, routed)           1.730     3.238    a_8_8_IBUF[7]
    SLICE_X0Y80          FDRE                                         r  input_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[0]
                            (input port)
  Destination:            input_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.166ns  (logic 1.478ns (46.668%)  route 1.689ns (53.332%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a_8_8[0] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_8_8_IBUF[0]_inst/O
                         net (fo=2, routed)           1.689     3.166    a_8_8_IBUF[0]
    SLICE_X0Y80          FDRE                                         r  input_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[6]
                            (input port)
  Destination:            input_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 1.494ns (47.433%)  route 1.656ns (52.567%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  a_8_8[6] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  a_8_8_IBUF[6]_inst/O
                         net (fo=2, routed)           1.656     3.150    a_8_8_IBUF[6]
    SLICE_X1Y79          FDRE                                         r  input_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[6]
                            (input port)
  Destination:            input_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.961ns  (logic 1.494ns (50.465%)  route 1.467ns (49.535%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  a_8_8[6] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  a_8_8_IBUF[6]_inst/O
                         net (fo=2, routed)           1.467     2.961    a_8_8_IBUF[6]
    SLICE_X0Y79          FDRE                                         r  input_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.235ns (40.632%)  route 0.344ns (59.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.344     0.579    load_second_IBUF
    SLICE_X1Y80          FDRE                                         r  input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.235ns (40.632%)  route 0.344ns (59.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.344     0.579    load_second_IBUF
    SLICE_X1Y80          FDRE                                         r  input_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.235ns (40.632%)  route 0.344ns (59.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.344     0.579    load_second_IBUF
    SLICE_X1Y80          FDRE                                         r  input_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.235ns (40.632%)  route 0.344ns (59.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.344     0.579    load_second_IBUF
    SLICE_X1Y80          FDRE                                         r  input_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.235ns (40.632%)  route 0.344ns (59.368%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.344     0.579    load_second_IBUF
    SLICE_X1Y80          FDRE                                         r  input_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.235ns (39.841%)  route 0.355ns (60.159%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.355     0.591    load_second_IBUF
    SLICE_X1Y79          FDRE                                         r  input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.235ns (39.841%)  route 0.355ns (60.159%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.355     0.591    load_second_IBUF
    SLICE_X1Y79          FDRE                                         r  input_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_second
                            (input port)
  Destination:            input_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.235ns (39.841%)  route 0.355ns (60.159%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  load_second (IN)
                         net (fo=0)                   0.000     0.000    load_second
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  load_second_IBUF_inst/O
                         net (fo=8, routed)           0.355     0.591    load_second_IBUF
    SLICE_X1Y79          FDRE                                         r  input_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[5]
                            (input port)
  Destination:            input_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.265ns (40.161%)  route 0.395ns (59.839%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  a_8_8[5] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  a_8_8_IBUF[5]_inst/O
                         net (fo=2, routed)           0.395     0.660    a_8_8_IBUF[5]
    SLICE_X0Y80          FDRE                                         r  input_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_8_8[3]
                            (input port)
  Destination:            input_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.245ns (36.994%)  route 0.417ns (63.006%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  a_8_8[3] (IN)
                         net (fo=0)                   0.000     0.000    a_8_8[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a_8_8_IBUF[3]_inst/O
                         net (fo=2, routed)           0.417     0.662    a_8_8_IBUF[3]
    SLICE_X1Y79          FDRE                                         r  input_reg[11]/D
  -------------------------------------------------------------------    -------------------





