Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun 27 11:41:15 2025
| Host         : Chen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zedboard_hdmi_timing_summary_routed.rpt -pb zedboard_hdmi_timing_summary_routed.pb -rpx zedboard_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : zedboard_hdmi
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.409      -97.002                     13                  636        0.119        0.000                      0                  636        2.833        0.000                       0                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_100                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 5.000}        10.000          100.000         
  clkout_150_d0_clk_wiz_0  {0.000 3.333}        6.667           150.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  
  clkout_150_d0_clk_wiz_0       -9.409      -97.002                     13                  636        0.119        0.000                      0                  636        2.833        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll01/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll01/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout_150_d0_clk_wiz_0
  To Clock:  clkout_150_d0_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -9.409ns,  Total Violation      -97.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.409ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.993ns  (logic 4.918ns (30.750%)  route 11.075ns (69.250%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 r  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 r  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           1.023    11.519    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X72Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  u_gen_pat/addra0__1_carry_i_24/O
                         net (fo=5, routed)           0.536    12.179    u_gen_pat/addra0__1_carry_i_24_n_0
    SLICE_X75Y24         LUT4 (Prop_lut4_I3_O)        0.124    12.303 r  u_gen_pat/addra0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.558    12.861    u_gen_pat/addra0__1_carry__0_i_2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.259 r  u_gen_pat/addra0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.268    u_gen_pat/addra0__1_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.602 r  u_gen_pat/addra0__1_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.602    u_gen_pat/p_1_in[14]
    SLICE_X76Y25         FDRE                                         r  u_gen_pat/addra_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y25         FDRE                                         r  u_gen_pat/addra_reg[14]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y25         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[14]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                 -9.409    

Slack (VIOLATED) :        -9.314ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.898ns  (logic 4.823ns (30.336%)  route 11.075ns (69.664%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 r  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 r  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           1.023    11.519    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X72Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  u_gen_pat/addra0__1_carry_i_24/O
                         net (fo=5, routed)           0.536    12.179    u_gen_pat/addra0__1_carry_i_24_n_0
    SLICE_X75Y24         LUT4 (Prop_lut4_I3_O)        0.124    12.303 r  u_gen_pat/addra0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.558    12.861    u_gen_pat/addra0__1_carry__0_i_2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.259 r  u_gen_pat/addra0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.268    u_gen_pat/addra0__1_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.507 r  u_gen_pat/addra0__1_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.507    u_gen_pat/p_1_in[15]
    SLICE_X76Y25         FDRE                                         r  u_gen_pat/addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y25         FDRE                                         r  u_gen_pat/addra_reg[15]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y25         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[15]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 -9.314    

Slack (VIOLATED) :        -9.298ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.882ns  (logic 4.807ns (30.266%)  route 11.075ns (69.734%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 r  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 r  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           1.023    11.519    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X72Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  u_gen_pat/addra0__1_carry_i_24/O
                         net (fo=5, routed)           0.536    12.179    u_gen_pat/addra0__1_carry_i_24_n_0
    SLICE_X75Y24         LUT4 (Prop_lut4_I3_O)        0.124    12.303 r  u_gen_pat/addra0__1_carry__0_i_2/O
                         net (fo=1, routed)           0.558    12.861    u_gen_pat/addra0__1_carry__0_i_2_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.259 r  u_gen_pat/addra0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.268    u_gen_pat/addra0__1_carry__0_n_0
    SLICE_X76Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.491 r  u_gen_pat/addra0__1_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.491    u_gen_pat/p_1_in[13]
    SLICE_X76Y25         FDRE                                         r  u_gen_pat/addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y25         FDRE                                         r  u_gen_pat/addra_reg[13]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y25         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[13]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                 -9.298    

Slack (VIOLATED) :        -9.170ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 4.905ns (31.133%)  route 10.850ns (68.866%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.586    12.180    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.304 r  u_gen_pat/addra0__1_carry_i_1/O
                         net (fo=1, routed)           0.340    12.644    u_gen_pat/addra0__1_carry_i_1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.029 r  u_gen_pat/addra0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.029    u_gen_pat/addra0__1_carry_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.363 r  u_gen_pat/addra0__1_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.363    u_gen_pat/p_1_in[10]
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[10]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y24         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[10]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                 -9.170    

Slack (VIOLATED) :        -9.149ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.734ns  (logic 4.884ns (31.042%)  route 10.850ns (68.958%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.586    12.180    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.304 r  u_gen_pat/addra0__1_carry_i_1/O
                         net (fo=1, routed)           0.340    12.644    u_gen_pat/addra0__1_carry_i_1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.029 r  u_gen_pat/addra0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.029    u_gen_pat/addra0__1_carry_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.342 r  u_gen_pat/addra0__1_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.342    u_gen_pat/p_1_in[12]
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[12]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y24         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[12]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                 -9.149    

Slack (VIOLATED) :        -9.075ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 4.810ns (30.716%)  route 10.850ns (69.284%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.586    12.180    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.304 r  u_gen_pat/addra0__1_carry_i_1/O
                         net (fo=1, routed)           0.340    12.644    u_gen_pat/addra0__1_carry_i_1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.029 r  u_gen_pat/addra0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.029    u_gen_pat/addra0__1_carry_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.268 r  u_gen_pat/addra0__1_carry__0/O[2]
                         net (fo=1, routed)           0.000    13.268    u_gen_pat/p_1_in[11]
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[11]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y24         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[11]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                 -9.075    

Slack (VIOLATED) :        -9.059ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 4.794ns (30.645%)  route 10.850ns (69.355%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 4.616 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.586    12.180    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X75Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.304 r  u_gen_pat/addra0__1_carry_i_1/O
                         net (fo=1, routed)           0.340    12.644    u_gen_pat/addra0__1_carry_i_1_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.029 r  u_gen_pat/addra0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.029    u_gen_pat/addra0__1_carry_n_0
    SLICE_X76Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.252 r  u_gen_pat/addra0__1_carry__0/O[0]
                         net (fo=1, routed)           0.000    13.252    u_gen_pat/p_1_in[9]
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.541     4.616    u_gen_pat/clkout_150_d0
    SLICE_X76Y24         FDRE                                         r  u_gen_pat/addra_reg[9]/C
                         clock pessimism             -0.413     4.203    
                         clock uncertainty           -0.072     4.131    
    SLICE_X76Y24         FDRE (Setup_fdre_C_D)        0.062     4.193    u_gen_pat/addra_reg[9]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                 -9.059    

Slack (VIOLATED) :        -8.695ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.282ns  (logic 4.826ns (31.580%)  route 10.456ns (68.420%))
  Logic Levels:           18  (CARRY4=5 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 4.618 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.531    12.126    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X76Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.250 r  u_gen_pat/addra0__1_carry_i_6/O
                         net (fo=1, routed)           0.000    12.250    u_gen_pat/addra0__1_carry_i_6_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.890 r  u_gen_pat/addra0__1_carry/O[3]
                         net (fo=1, routed)           0.000    12.890    u_gen_pat/p_1_in[8]
    SLICE_X76Y23         FDRE                                         r  u_gen_pat/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.543     4.618    u_gen_pat/clkout_150_d0
    SLICE_X76Y23         FDRE                                         r  u_gen_pat/addra_reg[8]/C
                         clock pessimism             -0.413     4.205    
                         clock uncertainty           -0.072     4.133    
    SLICE_X76Y23         FDRE (Setup_fdre_C_D)        0.062     4.195    u_gen_pat/addra_reg[8]
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -8.695    

Slack (VIOLATED) :        -8.635ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.222ns  (logic 4.766ns (31.311%)  route 10.456ns (68.689%))
  Logic Levels:           18  (CARRY4=5 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 4.618 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.531    12.126    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X76Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.250 r  u_gen_pat/addra0__1_carry_i_6/O
                         net (fo=1, routed)           0.000    12.250    u_gen_pat/addra0__1_carry_i_6_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.830 r  u_gen_pat/addra0__1_carry/O[2]
                         net (fo=1, routed)           0.000    12.830    u_gen_pat/p_1_in[7]
    SLICE_X76Y23         FDRE                                         r  u_gen_pat/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.543     4.618    u_gen_pat/clkout_150_d0
    SLICE_X76Y23         FDRE                                         r  u_gen_pat/addra_reg[7]/C
                         clock pessimism             -0.413     4.205    
                         clock uncertainty           -0.072     4.133    
    SLICE_X76Y23         FDRE (Setup_fdre_C_D)        0.062     4.195    u_gen_pat/addra_reg[7]
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -8.635    

Slack (VIOLATED) :        -8.282ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clkout_150_d0_clk_wiz_0 rise@6.667ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.869ns  (logic 4.413ns (29.680%)  route 10.456ns (70.320%))
  Logic Levels:           18  (CARRY4=5 LUT1=1 LUT6=12)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 4.618 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.728    -2.392    hdmi_clk_OBUF
    SLICE_X83Y16         FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.456    -1.936 f  v_counter_reg[1]/Q
                         net (fo=13, routed)          0.460    -1.475    u_gen_pat/Q[1]
    SLICE_X81Y17         LUT1 (Prop_lut1_I0_O)        0.124    -1.351 r  u_gen_pat/disp_y_carry_i_3/O
                         net (fo=1, routed)           0.000    -1.351    u_gen_pat/disp_y_carry_i_3_n_0
    SLICE_X81Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.819 r  u_gen_pat/disp_y_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.819    u_gen_pat/disp_y_carry_n_0
    SLICE_X81Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.485 r  u_gen_pat/disp_y_carry__0/O[1]
                         net (fo=5, routed)           0.864     0.379    u_gen_pat/disp_y[6]
    SLICE_X84Y18         LUT6 (Prop_lut6_I2_O)        0.303     0.682 r  u_gen_pat/temp_y20_carry_i_8/O
                         net (fo=24, routed)          0.578     1.260    u_gen_pat/temp_y20_carry_i_8_n_0
    SLICE_X81Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.384 f  u_gen_pat/temp_y30_carry_i_14/O
                         net (fo=3, routed)           1.105     2.489    u_gen_pat/temp_y30_carry_i_14_n_0
    SLICE_X82Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.613 r  u_gen_pat/temp_y30_carry_i_9/O
                         net (fo=10, routed)          1.013     3.626    u_gen_pat/temp_y30_carry_i_9_n_0
    SLICE_X84Y21         LUT6 (Prop_lut6_I3_O)        0.124     3.750 f  u_gen_pat/temp_y40_carry_i_20/O
                         net (fo=2, routed)           0.655     4.406    u_gen_pat/temp_y40_carry_i_20_n_0
    SLICE_X85Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.530 r  u_gen_pat/temp_y40_carry_i_15/O
                         net (fo=9, routed)           0.916     5.446    u_gen_pat/temp_y40_carry_i_15_n_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.570 r  u_gen_pat/temp_y40_carry_i_7/O
                         net (fo=1, routed)           0.622     6.192    u_gen_pat/temp_y40_carry_i_7_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.848 r  u_gen_pat/temp_y40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.848    u_gen_pat/temp_y40_carry_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.087 r  u_gen_pat/temp_y40_carry__0/O[2]
                         net (fo=4, routed)           0.512     7.599    u_gen_pat/temp_y40[7]
    SLICE_X77Y22         LUT6 (Prop_lut6_I5_O)        0.302     7.901 f  u_gen_pat/addra0__1_carry_i_35/O
                         net (fo=3, routed)           1.009     8.911    u_gen_pat/addra0__1_carry_i_35_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.035 r  u_gen_pat/addra0__1_carry_i_30/O
                         net (fo=7, routed)           0.514     9.549    u_gen_pat/addra0__1_carry_i_30_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  u_gen_pat/addra0__1_carry__1_i_6/O
                         net (fo=6, routed)           0.699    10.372    u_gen_pat/addra0__1_carry__1_i_6_n_0
    SLICE_X77Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.496 f  u_gen_pat/addra0__1_carry_i_18/O
                         net (fo=6, routed)           0.975    11.471    u_gen_pat/addra0__1_carry_i_18_n_0
    SLICE_X77Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.595 r  u_gen_pat/addra0__1_carry_i_10/O
                         net (fo=4, routed)           0.531    12.126    u_gen_pat/addra0__1_carry_i_10_n_0
    SLICE_X76Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.250 r  u_gen_pat/addra0__1_carry_i_6/O
                         net (fo=1, routed)           0.000    12.250    u_gen_pat/addra0__1_carry_i_6_n_0
    SLICE_X76Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.477 r  u_gen_pat/addra0__1_carry/O[1]
                         net (fo=1, routed)           0.000    12.477    u_gen_pat/p_1_in[6]
    SLICE_X76Y23         FDRE                                         r  u_gen_pat/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    Y9                                                0.000     6.667 r  clk_100 (IN)
                         net (fo=0)                   0.000     6.667    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.086 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.267    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     1.298 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     2.984    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.075 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         1.543     4.618    u_gen_pat/clkout_150_d0
    SLICE_X76Y23         FDRE                                         r  u_gen_pat/addra_reg[6]/C
                         clock pessimism             -0.413     4.205    
                         clock uncertainty           -0.072     4.133    
    SLICE_X76Y23         FDRE (Setup_fdre_C_D)        0.062     4.195    u_gen_pat/addra_reg[6]
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                 -8.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.604    -0.523    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_gen_pat/addra_pipe1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.326    u_gen_pat/addra_pipe1[8]
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.871    -0.293    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[8]/C
                         clock pessimism             -0.230    -0.523    
    SLICE_X91Y17         FDRE (Hold_fdre_C_D)         0.078    -0.445    u_gen_pat/addra_pipe2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.606    -0.521    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_gen_pat/addra_pipe1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.324    u_gen_pat/addra_pipe1[7]
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.873    -0.291    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[7]/C
                         clock pessimism             -0.230    -0.521    
    SLICE_X91Y15         FDRE (Hold_fdre_C_D)         0.078    -0.443    u_gen_pat/addra_pipe2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.603    -0.524    u_gen_pat/clkout_150_d0
    SLICE_X91Y18         FDRE                                         r  u_gen_pat/addra_pipe1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_gen_pat/addra_pipe1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.327    u_gen_pat/addra_pipe1[3]
    SLICE_X91Y18         FDRE                                         r  u_gen_pat/addra_pipe2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.870    -0.294    u_gen_pat/clkout_150_d0
    SLICE_X91Y18         FDRE                                         r  u_gen_pat/addra_pipe2_reg[3]/C
                         clock pessimism             -0.230    -0.524    
    SLICE_X91Y18         FDRE (Hold_fdre_C_D)         0.078    -0.446    u_gen_pat/addra_pipe2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.604    -0.523    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_gen_pat/addra_pipe1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.326    u_gen_pat/addra_pipe1[6]
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.871    -0.293    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[6]/C
                         clock pessimism             -0.230    -0.523    
    SLICE_X91Y17         FDRE (Hold_fdre_C_D)         0.076    -0.447    u_gen_pat/addra_pipe2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.606    -0.521    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_gen_pat/addra_pipe1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.324    u_gen_pat/addra_pipe1[4]
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.873    -0.291    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[4]/C
                         clock pessimism             -0.230    -0.521    
    SLICE_X91Y15         FDRE (Hold_fdre_C_D)         0.076    -0.445    u_gen_pat/addra_pipe2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.604    -0.523    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_gen_pat/addra_pipe1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.326    u_gen_pat/addra_pipe1[11]
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.871    -0.293    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[11]/C
                         clock pessimism             -0.230    -0.523    
    SLICE_X91Y17         FDRE (Hold_fdre_C_D)         0.075    -0.448    u_gen_pat/addra_pipe2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.605    -0.522    u_gen_pat/clkout_150_d0
    SLICE_X91Y16         FDRE                                         r  u_gen_pat/addra_pipe1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  u_gen_pat/addra_pipe1_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.325    u_gen_pat/addra_pipe1[15]
    SLICE_X91Y16         FDRE                                         r  u_gen_pat/addra_pipe2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.872    -0.292    u_gen_pat/clkout_150_d0
    SLICE_X91Y16         FDRE                                         r  u_gen_pat/addra_pipe2_reg[15]/C
                         clock pessimism             -0.230    -0.522    
    SLICE_X91Y16         FDRE (Hold_fdre_C_D)         0.075    -0.447    u_gen_pat/addra_pipe2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.606    -0.521    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_gen_pat/addra_pipe1_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.324    u_gen_pat/addra_pipe1[1]
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.873    -0.291    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[1]/C
                         clock pessimism             -0.230    -0.521    
    SLICE_X91Y15         FDRE (Hold_fdre_C_D)         0.075    -0.446    u_gen_pat/addra_pipe2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.604    -0.523    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  u_gen_pat/addra_pipe1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.326    u_gen_pat/addra_pipe1[5]
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.871    -0.293    u_gen_pat/clkout_150_d0
    SLICE_X91Y17         FDRE                                         r  u_gen_pat/addra_pipe2_reg[5]/C
                         clock pessimism             -0.230    -0.523    
    SLICE_X91Y17         FDRE (Hold_fdre_C_D)         0.071    -0.452    u_gen_pat/addra_pipe2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_gen_pat/addra_pipe1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_gen_pat/addra_pipe2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout_150_d0_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clkout_150_d0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout_150_d0_clk_wiz_0 rise@0.000ns - clkout_150_d0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.606    -0.521    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  u_gen_pat/addra_pipe1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.324    u_gen_pat/addra_pipe1[2]
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout_150_d0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    pll01/clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  pll01/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    pll01/clkin_100_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  pll01/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    pll01/clkout_150_d0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  pll01/clkout1_buf/O
                         net (fo=189, routed)         0.873    -0.291    u_gen_pat/clkout_150_d0
    SLICE_X91Y15         FDRE                                         r  u_gen_pat/addra_pipe2_reg[2]/C
                         clock pessimism             -0.230    -0.521    
    SLICE_X91Y15         FDRE (Hold_fdre_C_D)         0.071    -0.450    u_gen_pat/addra_pipe2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout_150_d0_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { pll01/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X5Y1     u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.667       3.775      RAMB36_X5Y2     u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB18_X4Y12    u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X4Y12    u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB18_X2Y10    u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X2Y10    u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y5     u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y5     u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y2     u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y2     u_gen_pat/u_pic_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y0  pll01/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    hdmi_de_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    hdmi_hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X90Y16    u_gen_pat/addra_pipe1_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X90Y16    u_gen_pat/addra_pipe1_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X90Y16    u_gen_pat/addra_pipe1_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y16    u_gen_pat/addra_pipe1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X90Y17    h_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X90Y17    h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y21    h_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y21    h_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y18    h_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X91Y21    h_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X90Y22    h_counter_reg[6]/C



