

================================================================
== Vivado HLS Report for 'mult'
================================================================
* Date:           Fri Nov 30 14:14:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.890|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %c) nounwind"   --->   Operation 6 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %b) nounwind"   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [5/5] (6.89ns)   --->   "%a_assign = mul nsw i64 %c_read, %b_read" [multiple_bw.c:2]   --->   Operation 8 'mul' 'a_assign' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 9 [4/5] (6.89ns)   --->   "%a_assign = mul nsw i64 %c_read, %b_read" [multiple_bw.c:2]   --->   Operation 9 'mul' 'a_assign' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 10 [3/5] (6.89ns)   --->   "%a_assign = mul nsw i64 %c_read, %b_read" [multiple_bw.c:2]   --->   Operation 10 'mul' 'a_assign' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 11 [2/5] (6.89ns)   --->   "%a_assign = mul nsw i64 %c_read, %b_read" [multiple_bw.c:2]   --->   Operation 11 'mul' 'a_assign' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %a) nounwind, !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %b) nounwind, !map !13"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %c) nounwind, !map !19"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mult_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/5] (6.89ns)   --->   "%a_assign = mul nsw i64 %c_read, %b_read" [multiple_bw.c:2]   --->   Operation 16 'mul' 'a_assign' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %a, i64 %a_assign) nounwind" [multiple_bw.c:2]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [multiple_bw.c:3]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read      (read         ) [ 001111]
b_read      (read         ) [ 001111]
StgValue_12 (specbitsmap  ) [ 000000]
StgValue_13 (specbitsmap  ) [ 000000]
StgValue_14 (specbitsmap  ) [ 000000]
StgValue_15 (spectopmodule) [ 000000]
a_assign    (mul          ) [ 000000]
StgValue_17 (write        ) [ 000000]
StgValue_18 (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="c_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="64" slack="0"/>
<pin id="18" dir="0" index="1" bw="64" slack="0"/>
<pin id="19" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="b_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="64" slack="0"/>
<pin id="24" dir="0" index="1" bw="64" slack="0"/>
<pin id="25" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="StgValue_17_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="64" slack="0"/>
<pin id="31" dir="0" index="2" bw="64" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/5 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="64" slack="0"/>
<pin id="37" dir="0" index="1" bw="64" slack="0"/>
<pin id="38" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="a_assign/1 "/>
</bind>
</comp>

<comp id="42" class="1005" name="c_read_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="1"/>
<pin id="44" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="47" class="1005" name="b_read_reg_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="64" slack="1"/>
<pin id="49" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="35" pin="2"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="16" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="22" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="45"><net_src comp="16" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="46"><net_src comp="42" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="50"><net_src comp="22" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="51"><net_src comp="47" pin="1"/><net_sink comp="35" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {5 }
 - Input state : 
	Port: mult : b | {1 }
	Port: mult : c | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		StgValue_17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_35        |    16   |   441   |   256   |
|----------|-------------------------|---------|---------|---------|
|   read   |    c_read_read_fu_16    |    0    |    0    |    0    |
|          |    b_read_read_fu_22    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_17_write_fu_28 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    16   |   441   |   256   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|b_read_reg_47|   64   |
|c_read_reg_42|   64   |
+-------------+--------+
|    Total    |   128  |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_35 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_35 |  p1  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  3.328  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   441  |   256  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   569  |   274  |
+-----------+--------+--------+--------+--------+
