// Seed: 3908903964
module module_0;
  module_2 modCall_1 ();
  parameter id_1 = -1;
  wire id_2;
endmodule
module module_1 (
    input wor id_0
);
  integer id_2 = !-1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  tri0 id_2;
  assign module_3.id_1 = 0;
  id_3(
      1, -1, -1, -1, 1 - id_2 == -1 - -1 % id_1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always $display;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
  wire id_5;
endmodule
macromodule module_4 (
    output uwire id_0,
    input tri1 id_1,
    inout tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output supply0 void id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11,
    input tri id_12,
    id_15,
    output supply0 id_13
);
  always id_2 = -1'b0;
  wire id_16;
  assign id_11 = 1;
  wire id_17, id_18;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_19, id_20;
  always begin : LABEL_0$display
    ;
  end
endmodule
