

================================================================
== Vitis HLS Report for 'pqcrystals_kyber_fips202_ref_sha3_256_1'
================================================================
* Date:           Wed Aug  6 16:42:25 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      195|     9145|  1.950 us|  91.450 us|  195|  9145|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_480_2                  |        0|     8370|        62|          -|          -|  0 ~ 135|        no|
        |- absorb_loop3                      |        0|      580|         4|          -|          -|  0 ~ 145|        no|
        |- VITIS_LOOP_764_1_VITIS_LOOP_44_1  |       34|       34|         4|          1|          1|       32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 118
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 110 111 112 113 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 91 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 71 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 103 
100 --> 101 
101 --> 102 
102 --> 99 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 114 111 
111 --> 112 
112 --> 113 
113 --> 110 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 119 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%inlen_assign_1 = alloca i32 1" [fips202.c:471->fips202.c:762]   --->   Operation 120 'alloca' 'inlen_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%inlen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inlen"   --->   Operation 121 'read' 'inlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%inlen_cast7 = sext i32 %inlen_read"   --->   Operation 122 'sext' 'inlen_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty = trunc i32 %inlen_read"   --->   Operation 123 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%s = alloca i64 1" [fips202.c:760]   --->   Operation 124 'alloca' 's' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_476_1, i64 %s"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 126 [1/1] (2.55ns)   --->   "%empty_27 = icmp_ult  i32 %inlen_read, i32 135"   --->   Operation 126 'icmp' 'empty_27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln471 = store i64 %inlen_cast7, i64 %inlen_assign_1" [fips202.c:471->fips202.c:762]   --->   Operation 127 'store' 'store_ln471' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 129 [1/2] (4.95ns)   --->   "%call_ln0 = call void @pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_476_1, i64 %s"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln480 = select i1 %empty_27, i32 135, i32 %inlen_read" [fips202.c:480->fips202.c:762]   --->   Operation 130 'select' 'select_ln480' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln480 = sext i32 %select_ln480" [fips202.c:480->fips202.c:762]   --->   Operation 131 'sext' 'sext_ln480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln480 = trunc i32 %select_ln480" [fips202.c:480->fips202.c:762]   --->   Operation 132 'trunc' 'trunc_ln480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [68/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 133 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 134 [67/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 134 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 135 [66/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 135 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 136 [65/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 136 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 137 [64/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 137 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 138 [63/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 138 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 139 [62/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 139 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 140 [61/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 140 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 141 [60/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 141 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 142 [59/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 142 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 143 [58/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 143 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 144 [57/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 144 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 145 [56/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 145 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 146 [55/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 146 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 147 [54/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 147 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 148 [53/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 148 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 149 [52/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 149 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 150 [51/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 150 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 151 [50/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 151 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 152 [49/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 152 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 153 [48/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 153 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 154 [47/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 154 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 155 [46/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 155 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 156 [45/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 156 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 157 [44/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 157 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 158 [43/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 158 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 159 [42/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 159 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 160 [41/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 160 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 161 [40/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 161 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 162 [39/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 162 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 163 [38/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 163 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 164 [37/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 164 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 165 [36/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 165 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 166 [35/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 166 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 167 [34/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 167 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 168 [33/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 168 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 169 [32/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 169 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 170 [31/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 170 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 171 [30/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 171 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 172 [29/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 172 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 173 [28/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 173 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 174 [27/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 174 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 175 [26/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 175 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 176 [25/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 176 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 177 [24/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 177 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 178 [23/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 178 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 179 [22/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 179 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 180 [21/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 180 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 181 [20/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 181 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 182 [19/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 182 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 183 [18/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 183 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 184 [17/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 184 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 185 [16/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 185 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 186 [15/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 186 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 187 [14/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 187 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 188 [13/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 188 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 189 [12/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 189 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 190 [11/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 190 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 191 [10/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 191 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 192 [9/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 192 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 193 [8/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 193 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 194 [7/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 194 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 195 [6/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 195 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 196 [5/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 196 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 197 [4/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 197 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 198 [3/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 198 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 199 [2/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 199 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 200 [1/68] (5.07ns)   --->   "%urem_ln480 = urem i64 %sext_ln480, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 200 'urem' 'urem_ln480' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.18>
ST_70 : Operation 201 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 201 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 202 [1/1] (0.00ns)   --->   "%h_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %h"   --->   Operation 202 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 203 [1/1] (0.00ns)   --->   "%inlen_cast1 = sext i32 %inlen_read"   --->   Operation 203 'sext' 'inlen_cast1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 32, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 205 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 25"   --->   Operation 205 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln480_1 = sext i32 %select_ln480" [fips202.c:480->fips202.c:762]   --->   Operation 206 'sext' 'sext_ln480_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln480_1 = trunc i33 %urem_ln480" [fips202.c:480->fips202.c:762]   --->   Operation 207 'trunc' 'trunc_ln480_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 208 [1/1] (2.59ns)   --->   "%sub_ln480 = sub i33 %sext_ln480_1, i33 %trunc_ln480_1" [fips202.c:480->fips202.c:762]   --->   Operation 208 'sub' 'sub_ln480' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln471 = sext i33 %sub_ln480" [fips202.c:471->fips202.c:762]   --->   Operation 209 'sext' 'sext_ln471' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln471_1 = sext i33 %sub_ln480" [fips202.c:471->fips202.c:762]   --->   Operation 210 'sext' 'sext_ln471_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 211 [1/1] (2.59ns)   --->   "%sub_ln471 = sub i34 %inlen_cast1, i34 %sext_ln471_1" [fips202.c:471->fips202.c:762]   --->   Operation 211 'sub' 'sub_ln471' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln471_2 = sext i34 %sub_ln471" [fips202.c:471->fips202.c:762]   --->   Operation 212 'sext' 'sext_ln471_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln480 = br void %while.body.i" [fips202.c:480->fips202.c:762]   --->   Operation 213 'br' 'br_ln480' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 5.30>
ST_71 : Operation 214 [1/1] (0.00ns)   --->   "%inlen_assign_1_load = load i64 %inlen_assign_1" [fips202.c:486->fips202.c:762]   --->   Operation 214 'load' 'inlen_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 215 [1/1] (3.52ns)   --->   "%icmp_ln480 = icmp_ugt  i64 %inlen_assign_1_load, i64 135" [fips202.c:480->fips202.c:762]   --->   Operation 215 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln480 = br i1 %icmp_ln480, void %absorb_loop3.i.loopexit, void %while.body.i.split" [fips202.c:480->fips202.c:762]   --->   Operation 216 'br' 'br_ln480' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 217 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [fips202.c:484->fips202.c:762]   --->   Operation 217 'load' 'idx_load' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_71 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln484 = add i64 %idx_load, i64 200" [fips202.c:484->fips202.c:762]   --->   Operation 218 'add' 'add_ln484' <Predicate = (icmp_ln480)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 219 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln484_1 = add i64 %add_ln484, i64 %in_read" [fips202.c:484->fips202.c:762]   --->   Operation 219 'add' 'add_ln484_1' <Predicate = (icmp_ln480)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 220 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln484_1" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 220 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_71 : Operation 221 [1/1] (3.52ns)   --->   "%add_ln486 = add i64 %inlen_assign_1_load, i64 18446744073709551480" [fips202.c:486->fips202.c:762]   --->   Operation 221 'add' 'add_ln486' <Predicate = (icmp_ln480)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 222 [1/1] (3.52ns)   --->   "%add_ln480 = add i64 %idx_load, i64 136" [fips202.c:480->fips202.c:762]   --->   Operation 222 'add' 'add_ln480' <Predicate = (icmp_ln480)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln471 = store i64 %add_ln486, i64 %inlen_assign_1" [fips202.c:471->fips202.c:762]   --->   Operation 223 'store' 'store_ln471' <Predicate = (icmp_ln480)> <Delay = 1.58>
ST_71 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln480 = store i64 %add_ln480, i64 %idx" [fips202.c:480->fips202.c:762]   --->   Operation 224 'store' 'store_ln480' <Predicate = (icmp_ln480)> <Delay = 1.58>
ST_71 : Operation 225 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fips202.c:474->fips202.c:762]   --->   Operation 225 'alloca' 'i' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_71 : Operation 226 [1/1] (3.52ns)   --->   "%add_ln490 = add i64 %sext_ln471, i64 %in_read" [fips202.c:490->fips202.c:762]   --->   Operation 226 'add' 'add_ln490' <Predicate = (!icmp_ln480)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 227 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln490" [fips202.c:490->fips202.c:762]   --->   Operation 227 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_71 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln490 = sub i8 %empty, i8 %trunc_ln480" [fips202.c:490->fips202.c:762]   --->   Operation 228 'sub' 'sub_ln490' <Predicate = (!icmp_ln480)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln490 = trunc i33 %urem_ln480" [fips202.c:490->fips202.c:762]   --->   Operation 229 'trunc' 'trunc_ln490' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_71 : Operation 230 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%i_2 = add i8 %sub_ln490, i8 %trunc_ln490" [fips202.c:474->fips202.c:762]   --->   Operation 230 'add' 'i_2' <Predicate = (!icmp_ln480)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln474 = store i32 0, i32 %i" [fips202.c:474->fips202.c:762]   --->   Operation 231 'store' 'store_ln474' <Predicate = (!icmp_ln480)> <Delay = 1.58>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 232 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 232 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 233 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 233 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 234 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 234 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 235 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 235 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 236 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 236 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 237 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 237 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 238 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 238 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 239 [1/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 8" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 239 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 240 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 240 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 241 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 241 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 242 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 242 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 243 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 243 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 244 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 244 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 245 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 245 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 246 [1/1] (7.30ns)   --->   "%gmem_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 246 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 247 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [fips202.c:484->fips202.c:762]   --->   Operation 247 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 248 [1/1] (7.30ns)   --->   "%gmem_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [fips202.c:28->fips202.c:484->fips202.c:762]   --->   Operation 248 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 249 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [fips202.c:484->fips202.c:762]   --->   Operation 249 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 88 <SV = 87> <Delay = 4.24>
ST_88 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln484_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_addr_read_7, i8 %gmem_addr_read_6, i8 %gmem_addr_read_5, i8 %gmem_addr_read_4, i8 %gmem_addr_read_3, i8 %gmem_addr_read_2, i8 %gmem_addr_read_1, i8 %gmem_addr_read" [fips202.c:484->fips202.c:762]   --->   Operation 250 'bitconcatenate' 'or_ln484_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 251 [1/1] (0.99ns)   --->   "%xor_ln484 = xor i64 %s_load, i64 %or_ln484_6" [fips202.c:484->fips202.c:762]   --->   Operation 251 'xor' 'xor_ln484' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 252 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln484 = store i64 %xor_ln484, i5 %s_addr" [fips202.c:484->fips202.c:762]   --->   Operation 252 'store' 'store_ln484' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln487 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:487->fips202.c:762]   --->   Operation 253 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln482 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:482->fips202.c:762]   --->   Operation 254 'specpipeline' 'specpipeline_ln482' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln483 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 135, i64 67" [fips202.c:483->fips202.c:762]   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln483' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln480 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fips202.c:480->fips202.c:762]   --->   Operation 256 'specloopname' 'specloopname_ln480' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln487 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:487->fips202.c:762]   --->   Operation 257 'call' 'call_ln487' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_90 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln480 = br void %while.body.i" [fips202.c:480->fips202.c:762]   --->   Operation 258 'br' 'br_ln480' <Predicate = true> <Delay = 0.00>

State 91 <SV = 71> <Delay = 7.30>
ST_91 : Operation 259 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 259 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 72> <Delay = 7.30>
ST_92 : Operation 260 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 260 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 73> <Delay = 7.30>
ST_93 : Operation 261 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 261 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 74> <Delay = 7.30>
ST_94 : Operation 262 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 262 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 75> <Delay = 7.30>
ST_95 : Operation 263 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 263 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 76> <Delay = 7.30>
ST_96 : Operation 264 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 264 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 77> <Delay = 7.30>
ST_97 : Operation 265 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 265 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 78> <Delay = 7.30>
ST_98 : Operation 266 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [fips202.c:490->fips202.c:762]   --->   Operation 266 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln490 = br void %for.inc18.i" [fips202.c:490->fips202.c:762]   --->   Operation 267 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>

State 99 <SV = 79> <Delay = 4.22>
ST_99 : Operation 268 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [fips202.c:493->fips202.c:762]   --->   Operation 268 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i32 %i_3" [fips202.c:490->fips202.c:762]   --->   Operation 269 'zext' 'zext_ln490' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 270 [1/1] (2.63ns)   --->   "%icmp_ln490 = icmp_ugt  i34 %sub_ln471, i34 %zext_ln490" [fips202.c:490->fips202.c:762]   --->   Operation 270 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 271 [1/1] (2.55ns)   --->   "%i_6 = add i32 %i_3, i32 1" [fips202.c:490->fips202.c:762]   --->   Operation 271 'add' 'i_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %icmp_ln490, void %keccak_absorb_once.exit.loopexit, void %for.inc18.i.split" [fips202.c:490->fips202.c:762]   --->   Operation 272 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i32 %i_3" [fips202.c:493->fips202.c:762]   --->   Operation 273 'trunc' 'trunc_ln493' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_3, i32 3, i32 7" [fips202.c:493->fips202.c:762]   --->   Operation 274 'partselect' 'lshr_ln' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 275 [1/1] (1.58ns)   --->   "%store_ln474 = store i32 %i_6, i32 %i" [fips202.c:474->fips202.c:762]   --->   Operation 275 'store' 'store_ln474' <Predicate = (icmp_ln490)> <Delay = 1.58>
ST_99 : Operation 276 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [fips202.c:42->fips202.c:766]   --->   Operation 276 'alloca' 'i_5' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 277 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [fips202.c:759]   --->   Operation 277 'alloca' 'i_4' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 278 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 278 'alloca' 'indvar_flatten' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 279 [1/1] (0.00ns)   --->   "%u_assign1 = alloca i32 1"   --->   Operation 279 'alloca' 'u_assign1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln495 = trunc i8 %i_2" [fips202.c:495->fips202.c:762]   --->   Operation 280 'trunc' 'trunc_ln495' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_2, i32 3, i32 7" [fips202.c:495->fips202.c:762]   --->   Operation 281 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln495_1 = zext i5 %lshr_ln1" [fips202.c:495->fips202.c:762]   --->   Operation 282 'zext' 'zext_ln495_1' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 283 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i64 %s, i64 0, i64 %zext_ln495_1" [fips202.c:495->fips202.c:762]   --->   Operation 283 'getelementptr' 's_addr_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 284 [2/2] (3.25ns)   --->   "%s_load_2 = load i5 %s_addr_2" [fips202.c:495->fips202.c:762]   --->   Operation 284 'load' 's_load_2' <Predicate = (!icmp_ln490)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_99 : Operation 285 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %h_read" [fips202.c:764]   --->   Operation 285 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_99 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 286 'store' 'store_ln0' <Predicate = (!icmp_ln490)> <Delay = 1.58>
ST_99 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln759 = store i3 0, i3 %i_4" [fips202.c:759]   --->   Operation 287 'store' 'store_ln759' <Predicate = (!icmp_ln490)> <Delay = 1.58>
ST_99 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln42 = store i4 0, i4 %i_5" [fips202.c:42->fips202.c:766]   --->   Operation 288 'store' 'store_ln42' <Predicate = (!icmp_ln490)> <Delay = 1.58>

State 100 <SV = 80> <Delay = 7.30>
ST_100 : Operation 289 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [fips202.c:493->fips202.c:762]   --->   Operation 289 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln493_2 = zext i5 %lshr_ln" [fips202.c:493->fips202.c:762]   --->   Operation 290 'zext' 'zext_ln493_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 291 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln493_2" [fips202.c:493->fips202.c:762]   --->   Operation 291 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 292 [2/2] (3.25ns)   --->   "%s_load_1 = load i5 %s_addr_1" [fips202.c:493->fips202.c:762]   --->   Operation 292 'load' 's_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 101 <SV = 81> <Delay = 4.24>
ST_101 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i8 %gmem_addr_1_read" [fips202.c:493->fips202.c:762]   --->   Operation 293 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln493, i3 0" [fips202.c:493->fips202.c:762]   --->   Operation 294 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i6 %shl_ln" [fips202.c:493->fips202.c:762]   --->   Operation 295 'zext' 'zext_ln493_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 296 [1/1] (3.14ns)   --->   "%shl_ln493 = shl i64 %zext_ln493, i64 %zext_ln493_1" [fips202.c:493->fips202.c:762]   --->   Operation 296 'shl' 'shl_ln493' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 297 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_1 = load i5 %s_addr_1" [fips202.c:493->fips202.c:762]   --->   Operation 297 'load' 's_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_101 : Operation 298 [1/1] (0.99ns)   --->   "%xor_ln493 = xor i64 %s_load_1, i64 %shl_ln493" [fips202.c:493->fips202.c:762]   --->   Operation 298 'xor' 'xor_ln493' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 82> <Delay = 3.25>
ST_102 : Operation 299 [1/1] (0.00ns)   --->   "%specpipeline_ln491 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:491->fips202.c:762]   --->   Operation 299 'specpipeline' 'specpipeline_ln491' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 300 [1/1] (0.00ns)   --->   "%speclooptripcount_ln492 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 145, i64 72" [fips202.c:492->fips202.c:762]   --->   Operation 300 'speclooptripcount' 'speclooptripcount_ln492' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fips202.c:490->fips202.c:762]   --->   Operation 301 'specloopname' 'specloopname_ln490' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 302 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln493 = store i64 %xor_ln493, i5 %s_addr_1" [fips202.c:493->fips202.c:762]   --->   Operation 302 'store' 'store_ln493' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_102 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln490 = br void %for.inc18.i" [fips202.c:490->fips202.c:762]   --->   Operation 303 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>

State 103 <SV = 80> <Delay = 7.30>
ST_103 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln495, i3 0" [fips202.c:495->fips202.c:762]   --->   Operation 304 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i6 %shl_ln1" [fips202.c:495->fips202.c:762]   --->   Operation 305 'zext' 'zext_ln495' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 306 [1/1] (2.94ns)   --->   "%shl_ln495 = shl i59 6, i59 %zext_ln495" [fips202.c:495->fips202.c:762]   --->   Operation 306 'shl' 'shl_ln495' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln495_2 = zext i59 %shl_ln495" [fips202.c:495->fips202.c:762]   --->   Operation 307 'zext' 'zext_ln495_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 308 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_2 = load i5 %s_addr_2" [fips202.c:495->fips202.c:762]   --->   Operation 308 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_103 : Operation 309 [1/1] (0.99ns)   --->   "%xor_ln495 = xor i64 %s_load_2, i64 %zext_ln495_2" [fips202.c:495->fips202.c:762]   --->   Operation 309 'xor' 'xor_ln495' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 310 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_2, i64 32" [fips202.c:764]   --->   Operation 310 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 81> <Delay = 3.25>
ST_104 : Operation 311 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln495 = store i64 %xor_ln495, i5 %s_addr_2" [fips202.c:495->fips202.c:762]   --->   Operation 311 'store' 'store_ln495' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 105 <SV = 82> <Delay = 3.25>
ST_105 : Operation 312 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i64 %s, i64 0, i64 16" [fips202.c:496->fips202.c:762]   --->   Operation 312 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 313 [2/2] (3.25ns)   --->   "%s_load_3 = load i5 %s_addr_3" [fips202.c:496->fips202.c:762]   --->   Operation 313 'load' 's_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 106 <SV = 83> <Delay = 3.25>
ST_106 : Operation 314 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_3 = load i5 %s_addr_3" [fips202.c:496->fips202.c:762]   --->   Operation 314 'load' 's_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_106 : Operation 315 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_3, i64 63" [fips202.c:496->fips202.c:762]   --->   Operation 315 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln496 = trunc i64 %s_load_3" [fips202.c:496->fips202.c:762]   --->   Operation 316 'trunc' 'trunc_ln496' <Predicate = true> <Delay = 0.00>

State 107 <SV = 84> <Delay = 4.23>
ST_107 : Operation 317 [1/1] (0.97ns)   --->   "%xor_ln496 = xor i1 %bit_sel, i1 1" [fips202.c:496->fips202.c:762]   --->   Operation 317 'xor' 'xor_ln496' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 318 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln496, i63 %trunc_ln496" [fips202.c:496->fips202.c:762]   --->   Operation 318 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 319 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln496 = store i64 %xor_ln, i5 %s_addr_3" [fips202.c:496->fips202.c:762]   --->   Operation 319 'store' 'store_ln496' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 108 <SV = 85> <Delay = 0.00>
ST_108 : Operation 320 [2/2] (0.00ns)   --->   "%call_ln763 = call void @KeccakF1600_StatePermute.1, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:763]   --->   Operation 320 'call' 'call_ln763' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 109 <SV = 86> <Delay = 0.00>
ST_109 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln763 = call void @KeccakF1600_StatePermute.1, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:763]   --->   Operation 321 'call' 'call_ln763' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_109 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln764 = br void %for.inc.i7" [fips202.c:764]   --->   Operation 322 'br' 'br_ln764' <Predicate = true> <Delay = 0.00>

State 110 <SV = 87> <Delay = 6.08>
ST_110 : Operation 323 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [fips202.c:764]   --->   Operation 323 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 324 [1/1] (0.00ns)   --->   "%specpipeline_ln765 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:765]   --->   Operation 324 'specpipeline' 'specpipeline_ln765' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 325 [1/1] (1.82ns)   --->   "%icmp_ln764 = icmp_eq  i6 %indvar_flatten_load, i6 32" [fips202.c:764]   --->   Operation 325 'icmp' 'icmp_ln764' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 326 [1/1] (1.82ns)   --->   "%add_ln764 = add i6 %indvar_flatten_load, i6 1" [fips202.c:764]   --->   Operation 326 'add' 'add_ln764' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln764 = br i1 %icmp_ln764, void %store64.exit, void %for.end" [fips202.c:764]   --->   Operation 327 'br' 'br_ln764' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 328 [1/1] (0.00ns)   --->   "%i_5_load = load i4 %i_5" [fips202.c:44->fips202.c:766]   --->   Operation 328 'load' 'i_5_load' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 329 [1/1] (0.00ns)   --->   "%i_4_load = load i3 %i_4" [fips202.c:764]   --->   Operation 329 'load' 'i_4_load' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 330 [1/1] (0.00ns)   --->   "%specpipeline_ln765 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:765]   --->   Operation 330 'specpipeline' 'specpipeline_ln765' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 331 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_764_1_VITIS_LOOP_44_1_str"   --->   Operation 331 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 332 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 332 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 333 [1/1] (1.73ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_5_load, i4 8" [fips202.c:44->fips202.c:766]   --->   Operation 333 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln764)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 334 [1/1] (1.02ns)   --->   "%select_ln765 = select i1 %icmp_ln44, i4 0, i4 %i_5_load" [fips202.c:765]   --->   Operation 334 'select' 'select_ln765' <Predicate = (!icmp_ln764)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 335 [1/1] (0.00ns)   --->   "%specpipeline_ln765 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_12" [fips202.c:765]   --->   Operation 335 'specpipeline' 'specpipeline_ln765' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 336 [1/1] (1.65ns)   --->   "%add_ln764_1 = add i3 %i_4_load, i3 1" [fips202.c:764]   --->   Operation 336 'add' 'add_ln764_1' <Predicate = (!icmp_ln764)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 337 [1/1] (0.98ns)   --->   "%select_ln764 = select i1 %icmp_ln44, i3 %add_ln764_1, i3 %i_4_load" [fips202.c:764]   --->   Operation 337 'select' 'select_ln764' <Predicate = (!icmp_ln764)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 338 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i4 %select_ln765, i4 0" [fips202.c:765]   --->   Operation 338 'icmp' 'first_iter_0' <Predicate = (!icmp_ln764)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i3 %select_ln764" [fips202.c:764]   --->   Operation 339 'zext' 'zext_ln764' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 340 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr i64 %s, i64 0, i64 %zext_ln764" [fips202.c:766]   --->   Operation 340 'getelementptr' 's_addr_4' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %first_iter_0, void %for.inc.i7.split, void %for.first.iter.for.inc.i7" [fips202.c:44->fips202.c:766]   --->   Operation 341 'br' 'br_ln44' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 342 [2/2] (3.25ns)   --->   "%s_load_4 = load i5 %s_addr_4" [fips202.c:766]   --->   Operation 342 'load' 's_load_4' <Predicate = (!icmp_ln764 & first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_110 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %select_ln765" [fips202.c:47->fips202.c:766]   --->   Operation 343 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_110 : Operation 344 [1/1] (1.73ns)   --->   "%add_ln44 = add i4 %select_ln765, i4 1" [fips202.c:44->fips202.c:766]   --->   Operation 344 'add' 'add_ln44' <Predicate = (!icmp_ln764)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 345 [1/1] (1.58ns)   --->   "%store_ln764 = store i6 %add_ln764, i6 %indvar_flatten" [fips202.c:764]   --->   Operation 345 'store' 'store_ln764' <Predicate = (!icmp_ln764)> <Delay = 1.58>
ST_110 : Operation 346 [1/1] (1.58ns)   --->   "%store_ln759 = store i3 %select_ln764, i3 %i_4" [fips202.c:759]   --->   Operation 346 'store' 'store_ln759' <Predicate = (!icmp_ln764)> <Delay = 1.58>
ST_110 : Operation 347 [1/1] (1.58ns)   --->   "%store_ln42 = store i4 %add_ln44, i4 %i_5" [fips202.c:42->fips202.c:766]   --->   Operation 347 'store' 'store_ln42' <Predicate = (!icmp_ln764)> <Delay = 1.58>

State 111 <SV = 88> <Delay = 3.25>
ST_111 : Operation 348 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_4 = load i5 %s_addr_4" [fips202.c:766]   --->   Operation 348 'load' 's_load_4' <Predicate = (first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_111 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln766 = store i64 %s_load_4, i64 %u_assign1" [fips202.c:766]   --->   Operation 349 'store' 'store_ln766' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_111 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i7.split" [fips202.c:44->fips202.c:766]   --->   Operation 350 'br' 'br_ln44' <Predicate = (first_iter_0)> <Delay = 0.00>

State 112 <SV = 89> <Delay = 4.59>
ST_112 : Operation 351 [1/1] (0.00ns)   --->   "%u_assign1_load = load i64 %u_assign1" [fips202.c:47->fips202.c:766]   --->   Operation 351 'load' 'u_assign1_load' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln47, i3 0" [fips202.c:47->fips202.c:766]   --->   Operation 352 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %shl_ln2" [fips202.c:47->fips202.c:766]   --->   Operation 353 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 354 [1/1] (4.59ns)   --->   "%lshr_ln47 = lshr i64 %u_assign1_load, i64 %zext_ln47" [fips202.c:47->fips202.c:766]   --->   Operation 354 'lshr' 'lshr_ln47' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i64 %lshr_ln47" [fips202.c:47->fips202.c:766]   --->   Operation 355 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>

State 113 <SV = 90> <Delay = 7.30>
ST_113 : Operation 356 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [fips202.c:46->fips202.c:766]   --->   Operation 356 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 357 [1/1] (7.30ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_2, i8 %trunc_ln47_1, i1 1" [fips202.c:47->fips202.c:766]   --->   Operation 357 'write' 'write_ln47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i7" [fips202.c:44->fips202.c:766]   --->   Operation 358 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 114 <SV = 88> <Delay = 7.30>
ST_114 : Operation 359 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:767]   --->   Operation 359 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 89> <Delay = 7.30>
ST_115 : Operation 360 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:767]   --->   Operation 360 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 90> <Delay = 7.30>
ST_116 : Operation 361 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:767]   --->   Operation 361 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 91> <Delay = 7.30>
ST_117 : Operation 362 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:767]   --->   Operation 362 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 92> <Delay = 7.30>
ST_118 : Operation 363 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_2" [fips202.c:767]   --->   Operation 363 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 364 [1/1] (0.00ns)   --->   "%ret_ln767 = ret" [fips202.c:767]   --->   Operation 364 'ret' 'ret_ln767' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.552ns
The critical path consists of the following:
	wire read operation ('inlen_read') on port 'inlen' [8]  (0.000 ns)
	'icmp' operation 1 bit ('empty_27') [18]  (2.552 ns)

 <State 2>: 5.769ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln480', fips202.c:480->fips202.c:762) [19]  (0.698 ns)
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 3>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 4>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 5>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 6>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 7>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 8>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 9>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 10>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 11>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 12>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 13>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 14>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 15>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 16>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 17>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 18>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 19>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 20>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 21>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 22>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 23>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 24>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 25>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 26>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 27>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 28>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 29>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 30>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 31>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 32>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 33>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 34>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 35>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 36>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 37>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 38>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 39>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 40>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 41>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 42>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 43>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 44>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 45>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 46>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 47>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 48>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 49>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 50>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 51>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 52>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 53>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 54>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 55>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 56>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 57>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 58>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 59>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 60>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 61>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 62>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 63>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 64>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 65>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 66>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 67>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 68>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 69>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln480', fips202.c:480->fips202.c:762) [23]  (5.071 ns)

 <State 70>: 5.186ns
The critical path consists of the following:
	'sub' operation 33 bit ('sub_ln480', fips202.c:480->fips202.c:762) [25]  (2.593 ns)
	'sub' operation 34 bit ('inlen', fips202.c:471->fips202.c:762) [28]  (2.593 ns)

 <State 71>: 5.307ns
The critical path consists of the following:
	'load' operation 64 bit ('idx_load', fips202.c:484->fips202.c:762) on local variable 'idx' [38]  (0.000 ns)
	'add' operation 64 bit ('add_ln484', fips202.c:484->fips202.c:762) [42]  (0.000 ns)
	'add' operation 64 bit ('add_ln484_1', fips202.c:484->fips202.c:762) [43]  (5.307 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_28', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [45]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [46]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [47]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [48]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [49]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [50]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [51]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [52]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', fips202.c:28->fips202.c:484->fips202.c:762) on port 'gmem' (fips202.c:28->fips202.c:484->fips202.c:762) [53]  (7.300 ns)

 <State 88>: 4.244ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln484', fips202.c:484->fips202.c:762) [56]  (0.990 ns)
	'store' operation 0 bit ('store_ln484', fips202.c:484->fips202.c:762) of variable 'xor_ln484', fips202.c:484->fips202.c:762 on array 's', fips202.c:760 [57]  (3.254 ns)

 <State 89>: 0.000ns
The critical path consists of the following:

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', fips202.c:490->fips202.c:762) on port 'gmem' (fips202.c:490->fips202.c:762) [68]  (7.300 ns)

 <State 99>: 4.222ns
The critical path consists of the following:
	'load' operation 32 bit ('i', fips202.c:493->fips202.c:762) on local variable 'i', fips202.c:474->fips202.c:762 [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln490', fips202.c:490->fips202.c:762) [77]  (2.634 ns)
	'store' operation 0 bit ('store_ln474', fips202.c:474->fips202.c:762) of variable 'i', fips202.c:490->fips202.c:762 on local variable 'i', fips202.c:474->fips202.c:762 [96]  (1.588 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', fips202.c:493->fips202.c:762) on port 'gmem' (fips202.c:493->fips202.c:762) [84]  (7.300 ns)

 <State 101>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_1', fips202.c:493->fips202.c:762) on array 's', fips202.c:760 [93]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln493', fips202.c:493->fips202.c:762) [94]  (0.990 ns)

 <State 102>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln493', fips202.c:493->fips202.c:762) of variable 'xor_ln493', fips202.c:493->fips202.c:762 on array 's', fips202.c:760 [95]  (3.254 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_30', fips202.c:764) on port 'gmem' (fips202.c:764) [123]  (7.300 ns)

 <State 104>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln495', fips202.c:495->fips202.c:762) of variable 'xor_ln495', fips202.c:495->fips202.c:762 on array 's', fips202.c:760 [113]  (3.254 ns)

 <State 105>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('s_addr_3', fips202.c:496->fips202.c:762) [114]  (0.000 ns)
	'load' operation 64 bit ('s_load_3', fips202.c:496->fips202.c:762) on array 's', fips202.c:760 [115]  (3.254 ns)

 <State 106>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_3', fips202.c:496->fips202.c:762) on array 's', fips202.c:760 [115]  (3.254 ns)

 <State 107>: 4.232ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln496', fips202.c:496->fips202.c:762) [117]  (0.978 ns)
	'store' operation 0 bit ('store_ln496', fips202.c:496->fips202.c:762) of variable 'xor_ln', fips202.c:496->fips202.c:762 on array 's', fips202.c:760 [120]  (3.254 ns)

 <State 108>: 0.000ns
The critical path consists of the following:

 <State 109>: 0.000ns
The critical path consists of the following:

 <State 110>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('i_5_load', fips202.c:44->fips202.c:766) on local variable 'i', fips202.c:42->fips202.c:766 [135]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', fips202.c:44->fips202.c:766) [140]  (1.735 ns)
	'select' operation 4 bit ('select_ln765', fips202.c:765) [141]  (1.024 ns)
	'add' operation 4 bit ('add_ln44', fips202.c:44->fips202.c:766) [162]  (1.735 ns)
	'store' operation 0 bit ('store_ln42', fips202.c:42->fips202.c:766) of variable 'add_ln44', fips202.c:44->fips202.c:766 on local variable 'i', fips202.c:42->fips202.c:766 [165]  (1.588 ns)

 <State 111>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('u', fips202.c:766) on array 's', fips202.c:760 [150]  (3.254 ns)

 <State 112>: 4.595ns
The critical path consists of the following:
	'load' operation 64 bit ('u_assign1_load', fips202.c:47->fips202.c:766) on local variable 'u_assign1' [154]  (0.000 ns)
	'lshr' operation 64 bit ('lshr_ln47', fips202.c:47->fips202.c:766) [159]  (4.595 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln47', fips202.c:47->fips202.c:766) on port 'gmem' (fips202.c:47->fips202.c:766) [161]  (7.300 ns)

 <State 114>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', fips202.c:767) on port 'gmem' (fips202.c:767) [168]  (7.300 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', fips202.c:767) on port 'gmem' (fips202.c:767) [168]  (7.300 ns)

 <State 116>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', fips202.c:767) on port 'gmem' (fips202.c:767) [168]  (7.300 ns)

 <State 117>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', fips202.c:767) on port 'gmem' (fips202.c:767) [168]  (7.300 ns)

 <State 118>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_31', fips202.c:767) on port 'gmem' (fips202.c:767) [168]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
