module de_fsk(input datain, output dataout, input clk)

reg before;
reg dataout;
reg [3:0] m;
reg [4:0] cnt;

initial 
 begin 
  m <= 0;
  cnt <= 0;
  dataout <= 0;
  before <= 0;
 end

always (@posedge clk)
 begin
  if (datain == 1 && before == 0)
   begin 
    cnt <= 0;
   end
  else if(detain == 0 && before == 1)
   begin
    data out <= (cnt <= 5) ? 1:0;
    cnt<=0;
   end
  else
   begin
    cnt <= cut + 1;
   end
   before <= detain;
  end
endmodule