{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79934,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79977,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00066169,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000700244,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000138526,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000700244,
	"finish__design__instance__count__class:buffer": 22,
	"finish__design__instance__area__class:buffer": 148.893,
	"finish__design__instance__count__class:clock_buffer": 28,
	"finish__design__instance__area__class:clock_buffer": 528.006,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 146.39,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 72.5696,
	"finish__design__instance__count__class:clock_inverter": 4,
	"finish__design__instance__area__class:clock_inverter": 45.0432,
	"finish__design__instance__count__class:sequential_cell": 131,
	"finish__design__instance__area__class:sequential_cell": 3528.38,
	"finish__design__instance__count__class:multi_input_combinational_cell": 272,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2341,
	"finish__design__instance__count": 501,
	"finish__design__instance__area": 6810.28,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.19087,
	"finish__clock__skew__setup": 0.00900594,
	"finish__clock__skew__hold": 0.00900594,
	"finish__timing__drv__max_slew_limit": 0.549244,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.706577,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0046679,
	"finish__power__switching__total": 0.0017643,
	"finish__power__leakage__total": 2.60448e-09,
	"finish__power__total": 0.00643221,
	"finish__design__io": 28,
	"finish__design__die__area": 17158.4,
	"finish__design__core__area": 14423.8,
	"finish__design__instance__count": 685,
	"finish__design__instance__area": 7040.5,
	"finish__design__instance__count__stdcell": 685,
	"finish__design__instance__area__stdcell": 7040.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.488116,
	"finish__design__instance__utilization__stdcell": 0.488116,
	"finish__design__rows": 44,
	"finish__design__rows:unithd": 44,
	"finish__design__sites": 11528,
	"finish__design__sites:unithd": 11528,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}