

================================================================
== Vitis HLS Report for 'assign_swap_endianness_1'
================================================================
* Date:           Tue Dec 13 20:14:36 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.15>
ST_1 : Operation 9 [1/1] (3.61ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ciphertext"   --->   Operation 9 'read' 'ciphertext_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%i_read = read i60 @_ssdm_op_Read.ap_fifo.i60P0A, i60 %i" [../hw-impl/src/pynqrypt.cpp:27]   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %i_read, i4 0" [../hw-impl/src/pynqrypt.cpp:23]   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.52ns)   --->   "%p_Val2_s = add i64 %ciphertext_read, i64 %shl_ln" [../hw-impl/src/pynqrypt.cpp:27]   --->   Operation 12 'add' 'p_Val2_s' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_s, i32 4, i32 63"   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 120, i32 127"   --->   Operation 15 'partselect' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 112, i32 119"   --->   Operation 16 'partselect' 'tmp_1_i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2_i4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 104, i32 111"   --->   Operation 17 'partselect' 'tmp_2_i4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3_i5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 96, i32 103"   --->   Operation 18 'partselect' 'tmp_3_i5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4_i6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 88, i32 95"   --->   Operation 19 'partselect' 'tmp_4_i6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5_i7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 80, i32 87"   --->   Operation 20 'partselect' 'tmp_5_i7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6_i8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 72, i32 79"   --->   Operation 21 'partselect' 'tmp_6_i8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 64, i32 71"   --->   Operation 22 'partselect' 'tmp_7_i9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 56, i32 63"   --->   Operation 23 'partselect' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 48, i32 55"   --->   Operation 24 'partselect' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 40, i32 47"   --->   Operation 25 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 32, i32 39"   --->   Operation 26 'partselect' 'tmp_10_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_11_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 24, i32 31"   --->   Operation 27 'partselect' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 16, i32 23"   --->   Operation 28 'partselect' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 8, i32 15"   --->   Operation 29 'partselect' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_read_6"   --->   Operation 30 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln368 = sext i60 %trunc_ln"   --->   Operation 31 'sext' 'sext_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln368"   --->   Operation 32 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i128P1A, i128 %gmem_addr, i32 1"   --->   Operation 33 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln628, i8 %tmp_13_i, i8 %tmp_12_i, i8 %tmp_11_i, i8 %tmp_10_i, i8 %tmp_i, i8 %tmp_9_i, i8 %tmp_8_i, i8 %tmp_7_i9, i8 %tmp_6_i8, i8 %tmp_5_i7, i8 %tmp_4_i6, i8 %tmp_3_i5, i8 %tmp_2_i4, i8 %tmp_1_i3, i8 %tmp_i2"   --->   Operation 34 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (7.30ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.m_axi.i128P1A, i128 %gmem_addr, i128 %p_Result_s, i16 65535"   --->   Operation 35 'write' 'write_ln368' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 36 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr"   --->   Operation 36 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr"   --->   Operation 37 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 38 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr"   --->   Operation 38 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr"   --->   Operation 39 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i128P1A, i128 %gmem_addr"   --->   Operation 43 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [../hw-impl/src/pynqrypt.cpp:27]   --->   Operation 44 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.15ns
The critical path consists of the following:
	fifo read operation ('i_read', ../hw-impl/src/pynqrypt.cpp:27) on port 'i' (../hw-impl/src/pynqrypt.cpp:27) [9]  (3.63 ns)
	'add' operation ('__Val2__', ../hw-impl/src/pynqrypt.cpp:27) [11]  (3.52 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [32]  (0 ns)
	bus request operation ('gmem_addr_req') on port 'gmem' [33]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln368') on port 'gmem' [34]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [35]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [35]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [35]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [35]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp') on port 'gmem' [35]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
