// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module voicerec_preprocessSound (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inSound_address0,
        inSound_ce0,
        inSound_we0,
        inSound_d0,
        inSound_q0,
        outSound_address0,
        outSound_ce0,
        outSound_we0,
        outSound_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 17'b1;
parameter    ap_ST_st2_fsm_1 = 17'b10;
parameter    ap_ST_st3_fsm_2 = 17'b100;
parameter    ap_ST_st4_fsm_3 = 17'b1000;
parameter    ap_ST_st5_fsm_4 = 17'b10000;
parameter    ap_ST_st6_fsm_5 = 17'b100000;
parameter    ap_ST_st7_fsm_6 = 17'b1000000;
parameter    ap_ST_st8_fsm_7 = 17'b10000000;
parameter    ap_ST_st9_fsm_8 = 17'b100000000;
parameter    ap_ST_st10_fsm_9 = 17'b1000000000;
parameter    ap_ST_st11_fsm_10 = 17'b10000000000;
parameter    ap_ST_st12_fsm_11 = 17'b100000000000;
parameter    ap_ST_st13_fsm_12 = 17'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 17'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 17'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 17'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 17'b10000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv64_3FC3333333333333 = 64'b11111111000011001100110011001100110011001100110011001100110011;
parameter    ap_const_lv64_3FC3333340000000 = 64'b11111111000011001100110011001101000000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv14_3E80 = 14'b11111010000000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_C8 = 32'b11001000;
parameter    ap_const_lv32_1F40 = 32'b1111101000000;
parameter    ap_const_lv32_1F3F = 32'b1111100111111;
parameter    ap_const_lv13_1F40 = 13'b1111101000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] inSound_address0;
output   inSound_ce0;
output   inSound_we0;
output  [31:0] inSound_d0;
input  [31:0] inSound_q0;
output  [12:0] outSound_address0;
output   outSound_ce0;
output   outSound_we0;
output  [31:0] outSound_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] inSound_address0;
reg inSound_ce0;
reg inSound_we0;
reg[12:0] outSound_address0;
reg outSound_ce0;
reg outSound_we0;
reg[31:0] outSound_d0;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm = 17'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_35;
reg   [6:0] begins_address0;
reg    begins_ce0;
reg    begins_we0;
reg   [31:0] begins_d0;
wire   [31:0] begins_q0;
reg   [6:0] ends_address0;
reg    ends_ce0;
reg    ends_we0;
reg   [31:0] ends_d0;
wire   [31:0] ends_q0;
wire   [6:0] i_2_fu_368_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_81;
wire   [31:0] first_4_cast4_fu_380_p1;
reg   [31:0] first_4_cast4_reg_904;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_90;
wire   [13:0] i_5_fu_390_p2;
reg   [13:0] i_5_reg_913;
wire   [0:0] exitcond2_fu_384_p2;
wire   [63:0] grp_fu_323_p1;
reg   [63:0] tmp_46_reg_951;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_107;
wire   [0:0] tmp_18_fu_441_p2;
reg   [0:0] tmp_18_reg_957;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_116;
wire   [31:0] firstSet_1_fu_464_p3;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_125;
wire   [31:0] first_3_fu_472_p3;
wire   [31:0] last_2_fu_480_p3;
reg   [31:0] markBegin_load_reg_978;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_138;
wire   [31:0] markBegin_2_cast3_fu_490_p1;
reg   [31:0] markBegin_2_cast3_reg_984;
wire   [13:0] i_7_fu_500_p2;
reg   [13:0] i_7_reg_992;
wire   [0:0] or_cond2_fu_518_p2;
reg   [0:0] or_cond2_reg_997;
wire   [0:0] exitcond3_fu_494_p2;
wire   [62:0] tmp_15_fu_543_p1;
reg   [62:0] tmp_15_reg_1020;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_161;
wire   [51:0] tmp_19_fu_547_p1;
reg   [51:0] tmp_19_reg_1025;
reg   [10:0] tmp_21_reg_1030;
wire   [0:0] tmp_50_fu_561_p2;
reg   [0:0] tmp_50_reg_1035;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_174;
wire   [0:0] tmp_24_fu_594_p2;
reg   [0:0] tmp_24_reg_1039;
reg   [31:0] j_load_reg_1047;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_185;
wire   [31:0] i_3_cast2_fu_681_p1;
reg   [31:0] i_3_cast2_reg_1056;
wire   [13:0] i_8_fu_691_p2;
reg   [13:0] i_8_reg_1068;
wire  signed [63:0] tmp_51_fu_697_p1;
reg  signed [63:0] tmp_51_reg_1073;
wire   [0:0] exitcond4_fu_685_p2;
wire   [0:0] tmp_52_fu_707_p2;
reg   [0:0] tmp_52_reg_1091;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_205;
wire   [0:0] tmp_55_fu_713_p2;
reg   [0:0] tmp_55_reg_1095;
wire   [0:0] tmp_59_fu_718_p2;
reg   [0:0] tmp_59_reg_1104;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_224;
wire   [6:0] ends_addr_3_gep_fu_176_p3;
wire   [0:0] or_cond4_fu_773_p2;
reg   [0:0] or_cond4_reg_1113;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_241;
reg   [31:0] inSound_load_2_reg_1125;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_253;
wire   [62:0] tmp_20_fu_803_p1;
reg   [62:0] tmp_20_reg_1130;
wire   [51:0] tmp_25_fu_807_p1;
reg   [51:0] tmp_25_reg_1135;
reg   [10:0] tmp_33_reg_1140;
wire   [12:0] i_6_fu_865_p2;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_268;
reg   [6:0] i_reg_230;
wire   [0:0] exitcond1_fu_362_p2;
reg   [31:0] firstSet_reg_241;
reg   [31:0] last_reg_253;
reg   [31:0] first_reg_265;
reg   [13:0] first_4_reg_277;
reg   [13:0] markBegin_2_reg_288;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_299;
reg   [13:0] i_3_reg_300;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_310;
reg   [12:0] i_4_reg_312;
wire   [0:0] exitcond_fu_859_p2;
wire   [63:0] tmp_fu_374_p1;
wire   [63:0] tmp_s_fu_396_p1;
wire   [63:0] tmp_53_fu_524_p1;
wire  signed [63:0] tmp_61_fu_612_p1;
wire   [0:0] tmp_57_fu_603_p2;
wire   [63:0] tmp_62_fu_723_p1;
wire   [63:0] tmp_67_fu_779_p1;
wire  signed [63:0] tmp_68_fu_795_p1;
wire   [0:0] or_cond5_fu_789_p2;
wire  signed [63:0] tmp_69_fu_855_p1;
wire   [0:0] tmp_36_fu_849_p2;
wire  signed [63:0] tmp_58_fu_880_p1;
wire   [0:0] tmp_54_fu_874_p2;
reg   [31:0] index_fu_70;
wire   [31:0] index_1_fu_618_p2;
reg   [31:0] deleteFlag_fu_74;
wire   [31:0] p_deleteFlag_fu_644_p3;
reg   [31:0] count_fu_78;
wire   [31:0] count_1_fu_632_p2;
reg   [31:0] markBegin_fu_82;
wire   [31:0] markBegin_1_cast_fu_669_p1;
reg   [31:0] j_fu_86;
wire   [31:0] grp_fu_352_p2;
reg   [31:0] index_5_fu_90;
wire   [31:0] p_index_5_fu_739_p3;
reg   [31:0] j_4_fu_94;
wire   [31:0] j_7_fu_885_p2;
wire   [31:0] grp_fu_323_p0;
reg   [63:0] grp_fu_327_p0;
wire   [63:0] ret_i_i_i_i_i_fu_573_p1;
wire   [63:0] ret_i_i_i_i_i2_fu_828_p1;
reg   [63:0] grp_fu_327_p1;
wire   [63:0] tmp_53_to_int_fu_406_p1;
wire   [10:0] tmp_14_fu_409_p4;
wire   [51:0] tmp_13_fu_419_p1;
wire   [0:0] notrhs_fu_429_p2;
wire   [0:0] notlhs_fu_423_p2;
wire   [0:0] tmp_16_fu_435_p2;
wire   [0:0] grp_fu_327_p2;
wire   [0:0] tmp_47_fu_447_p2;
wire   [0:0] or_cond_fu_453_p2;
wire   [31:0] first_2_fu_458_p3;
wire   [0:0] tmp_48_fu_506_p2;
wire   [0:0] tmp_49_fu_512_p2;
wire   [63:0] p_Val2_s_fu_539_p1;
wire   [63:0] p_Result_s_fu_566_p3;
wire   [0:0] notrhs1_fu_583_p2;
wire   [0:0] notlhs1_fu_578_p2;
wire   [0:0] tmp_22_fu_588_p2;
wire   [0:0] tmp_56_fu_638_p2;
wire   [13:0] markBegin_1_fu_662_p3;
wire   [0:0] tmp_60_fu_728_p2;
wire   [31:0] index_2_fu_733_p2;
wire   [0:0] tmp_64_fu_757_p2;
wire   [0:0] tmp_65_fu_762_p2;
wire   [0:0] tmp1_fu_767_p2;
wire   [0:0] tmp_63_fu_752_p2;
wire   [0:0] tmp_66_fu_784_p2;
wire   [63:0] p_Val2_1_fu_799_p1;
wire   [63:0] p_Result_1_fu_821_p3;
wire   [0:0] notrhs3_fu_838_p2;
wire   [0:0] notlhs2_fu_833_p2;
wire   [0:0] tmp_34_fu_843_p2;
reg   [4:0] grp_fu_327_opcode;
reg   [16:0] ap_NS_fsm;


voicerec_preprocessSound_begins #(
    .DataWidth( 32 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
begins_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( begins_address0 ),
    .ce0( begins_ce0 ),
    .we0( begins_we0 ),
    .d0( begins_d0 ),
    .q0( begins_q0 )
);

voicerec_preprocessSound_begins #(
    .DataWidth( 32 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
ends_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( ends_address0 ),
    .ce0( ends_ce0 ),
    .we0( ends_we0 ),
    .d0( ends_d0 ),
    .q0( ends_q0 )
);

voicerec_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
voicerec_fpext_32ns_64_1_U1(
    .din0( grp_fu_323_p0 ),
    .dout( grp_fu_323_p1 )
);

voicerec_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
voicerec_dcmp_64ns_64ns_1_1_U2(
    .din0( grp_fu_327_p0 ),
    .din1( grp_fu_327_p1 ),
    .opcode( grp_fu_327_opcode ),
    .dout( grp_fu_327_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & ~(ap_const_lv1_0 == tmp_24_fu_594_p2))) begin
        count_fu_78 <= count_1_fu_632_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond2_fu_384_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & (ap_const_lv1_0 == tmp_24_fu_594_p2)))) begin
        count_fu_78 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & ~(ap_const_lv1_0 == tmp_24_fu_594_p2))) begin
        deleteFlag_fu_74 <= p_deleteFlag_fu_644_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond2_fu_384_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & (ap_const_lv1_0 == tmp_24_fu_594_p2)))) begin
        deleteFlag_fu_74 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_362_p2))) begin
        firstSet_reg_241 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        firstSet_reg_241 <= firstSet_1_fu_464_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_362_p2))) begin
        first_4_reg_277 <= ap_const_lv14_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        first_4_reg_277 <= i_5_reg_913;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_362_p2))) begin
        first_reg_265 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        first_reg_265 <= last_2_fu_480_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        i_3_reg_300 <= i_8_reg_1068;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond3_fu_494_p2))) begin
        i_3_reg_300 <= ap_const_lv14_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & (ap_const_lv1_0 == exitcond_fu_859_p2))) begin
        i_4_reg_312 <= i_6_fu_865_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == exitcond4_fu_685_p2))) begin
        i_4_reg_312 <= ap_const_lv13_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_362_p2))) begin
        i_reg_230 <= i_2_fu_368_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_230 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & (((ap_const_lv1_0 == tmp_55_reg_1095) & (ap_const_lv1_0 == tmp_52_reg_1091)) | ((ap_const_lv1_0 == tmp_52_reg_1091) & (ap_const_lv1_0 == tmp_59_reg_1104))))) begin
        index_5_fu_90 <= p_index_5_fu_739_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond3_fu_494_p2))) begin
        index_5_fu_90 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & (ap_const_lv1_0 == tmp_24_fu_594_p2) & ~(ap_const_lv1_0 == tmp_57_fu_603_p2))) begin
        index_fu_70 <= index_1_fu_618_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond2_fu_384_p2 == ap_const_lv1_0))) begin
        index_fu_70 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & (ap_const_lv1_0 == exitcond_fu_859_p2) & ~(ap_const_lv1_0 == tmp_54_fu_874_p2))) begin
        j_4_fu_94 <= j_7_fu_885_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & ~(ap_const_lv1_0 == exitcond4_fu_685_p2))) begin
        j_4_fu_94 <= j_fu_86;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_lv1_0 == or_cond4_fu_773_p2) & (ap_const_lv1_0 == or_cond5_fu_789_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == or_cond4_reg_1113) & ~(ap_const_lv1_0 == tmp_36_fu_849_p2)))) begin
        j_fu_86 <= grp_fu_352_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond3_fu_494_p2))) begin
        j_fu_86 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_362_p2))) begin
        last_reg_253 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        last_reg_253 <= first_3_fu_472_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        markBegin_2_reg_288 <= i_7_reg_992;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond2_fu_384_p2 == ap_const_lv1_0))) begin
        markBegin_2_reg_288 <= ap_const_lv14_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & (ap_const_lv1_0 == or_cond2_reg_997) & ~(ap_const_lv1_0 == tmp_50_reg_1035))) begin
                markBegin_fu_82[13 : 0] <= markBegin_1_cast_fu_669_p1[13 : 0];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(exitcond2_fu_384_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & (ap_const_lv1_0 == tmp_24_fu_594_p2)))) begin
        markBegin_fu_82[0] <= 1'b0;
        markBegin_fu_82[1] <= 1'b0;
        markBegin_fu_82[2] <= 1'b0;
        markBegin_fu_82[3] <= 1'b0;
        markBegin_fu_82[4] <= 1'b0;
        markBegin_fu_82[5] <= 1'b0;
        markBegin_fu_82[6] <= 1'b0;
        markBegin_fu_82[7] <= 1'b0;
        markBegin_fu_82[8] <= 1'b0;
        markBegin_fu_82[9] <= 1'b0;
        markBegin_fu_82[10] <= 1'b0;
        markBegin_fu_82[11] <= 1'b0;
        markBegin_fu_82[12] <= 1'b0;
        markBegin_fu_82[13] <= 1'b0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        first_4_cast4_reg_904[13 : 0] <= first_4_cast4_fu_380_p1[13 : 0];
        i_5_reg_913 <= i_5_fu_390_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        i_3_cast2_reg_1056[13 : 0] <= i_3_cast2_fu_681_p1[13 : 0];
        i_8_reg_1068 <= i_8_fu_691_p2;
        j_load_reg_1047 <= j_fu_86;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        i_7_reg_992 <= i_7_fu_500_p2;
        markBegin_2_cast3_reg_984[13 : 0] <= markBegin_2_cast3_fu_490_p1[13 : 0];
        markBegin_load_reg_978[13 : 0] <= markBegin_fu_82[13 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        inSound_load_2_reg_1125 <= inSound_q0;
        tmp_20_reg_1130 <= tmp_20_fu_803_p1;
        tmp_25_reg_1135 <= tmp_25_fu_807_p1;
        tmp_33_reg_1140 <= {{p_Val2_1_fu_799_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == exitcond3_fu_494_p2))) begin
        or_cond2_reg_997 <= or_cond2_fu_518_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        or_cond4_reg_1113 <= or_cond4_fu_773_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_15_reg_1020 <= tmp_15_fu_543_p1;
        tmp_19_reg_1025 <= tmp_19_fu_547_p1;
        tmp_21_reg_1030 <= {{p_Val2_s_fu_539_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_18_reg_957 <= tmp_18_fu_441_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_24_reg_1039 <= tmp_24_fu_594_p2;
        tmp_50_reg_1035 <= tmp_50_fu_561_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tmp_46_reg_951 <= grp_fu_323_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) & (ap_const_lv1_0 == exitcond4_fu_685_p2))) begin
        tmp_51_reg_1073 <= tmp_51_fu_697_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        tmp_52_reg_1091 <= tmp_52_fu_707_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) & (ap_const_lv1_0 == tmp_52_fu_707_p2))) begin
        tmp_55_reg_1095 <= tmp_55_fu_713_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(ap_const_lv1_0 == tmp_55_reg_1095))) begin
        tmp_59_reg_1104 <= tmp_59_fu_718_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st17_fsm_16 or exitcond_fu_859_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & ~(ap_const_lv1_0 == exitcond_fu_859_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st17_fsm_16 or exitcond_fu_859_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & ~(ap_const_lv1_0 == exitcond_fu_859_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_299)
begin
    if (ap_sig_bdd_299) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_185)
begin
    if (ap_sig_bdd_185) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_205)
begin
    if (ap_sig_bdd_205) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_224)
begin
    if (ap_sig_bdd_224) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_241)
begin
    if (ap_sig_bdd_241) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_253)
begin
    if (ap_sig_bdd_253) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_310)
begin
    if (ap_sig_bdd_310) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_268)
begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_35)
begin
    if (ap_sig_bdd_35) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_81)
begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_90)
begin
    if (ap_sig_bdd_90) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_107)
begin
    if (ap_sig_bdd_107) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_116)
begin
    if (ap_sig_bdd_116) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_125)
begin
    if (ap_sig_bdd_125) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_138)
begin
    if (ap_sig_bdd_138) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_161)
begin
    if (ap_sig_bdd_161) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_174)
begin
    if (ap_sig_bdd_174) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// begins_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st11_fsm_10 or tmp_51_fu_697_p1 or tmp_fu_374_p1 or tmp_61_fu_612_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        begins_address0 = tmp_61_fu_612_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        begins_address0 = tmp_fu_374_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        begins_address0 = tmp_51_fu_697_p1;
    end else begin
        begins_address0 = 'bx;
    end
end

/// begins_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        begins_ce0 = ap_const_logic_1;
    end else begin
        begins_ce0 = ap_const_logic_0;
    end
end

/// begins_d0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or markBegin_load_reg_978 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        begins_d0 = markBegin_load_reg_978;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        begins_d0 = ap_const_lv32_FFFFFFFF;
    end else begin
        begins_d0 = 'bx;
    end
end

/// begins_we0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_50_fu_561_p2 or ap_sig_cseq_ST_st9_fsm_8 or tmp_24_fu_594_p2 or exitcond1_fu_362_p2 or tmp_57_fu_603_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_362_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & (ap_const_lv1_0 == tmp_24_fu_594_p2) & ~(ap_const_lv1_0 == tmp_57_fu_603_p2)))) begin
        begins_we0 = ap_const_logic_1;
    end else begin
        begins_we0 = ap_const_logic_0;
    end
end

/// ends_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or tmp_51_reg_1073 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ends_addr_3_gep_fu_176_p3 or tmp_fu_374_p1 or tmp_61_fu_612_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        ends_address0 = tmp_61_fu_612_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        ends_address0 = tmp_fu_374_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        ends_address0 = ends_addr_3_gep_fu_176_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        ends_address0 = tmp_51_reg_1073;
    end else begin
        ends_address0 = 'bx;
    end
end

/// ends_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        ends_ce0 = ap_const_logic_1;
    end else begin
        ends_ce0 = ap_const_logic_0;
    end
end

/// ends_d0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or markBegin_2_cast3_reg_984 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        ends_d0 = markBegin_2_cast3_reg_984;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        ends_d0 = ap_const_lv32_FFFFFFFF;
    end else begin
        ends_d0 = 'bx;
    end
end

/// ends_we0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_50_fu_561_p2 or ap_sig_cseq_ST_st9_fsm_8 or tmp_24_fu_594_p2 or exitcond1_fu_362_p2 or tmp_57_fu_603_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_362_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & (ap_const_lv1_0 == tmp_50_fu_561_p2) & (ap_const_lv1_0 == tmp_24_fu_594_p2) & ~(ap_const_lv1_0 == tmp_57_fu_603_p2)))) begin
        ends_we0 = ap_const_logic_1;
    end else begin
        ends_we0 = ap_const_logic_0;
    end
end

/// grp_fu_327_opcode assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or or_cond4_reg_1113 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_327_opcode = ap_const_lv5_4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == or_cond4_reg_1113)))) begin
        grp_fu_327_opcode = ap_const_lv5_2;
    end else begin
        grp_fu_327_opcode = 'bx;
    end
end

/// grp_fu_327_p0 assign process. ///
always @ (tmp_46_reg_951 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st16_fsm_15 or ret_i_i_i_i_i_fu_573_p1 or ret_i_i_i_i_i2_fu_828_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_327_p0 = ret_i_i_i_i_i2_fu_828_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_327_p0 = ret_i_i_i_i_i_fu_573_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_327_p0 = tmp_46_reg_951;
    end else begin
        grp_fu_327_p0 = 'bx;
    end
end

/// grp_fu_327_p1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_327_p1 = ap_const_lv64_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_327_p1 = ap_const_lv64_3FC3333340000000;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_327_p1 = ap_const_lv64_3FC3333333333333;
    end else begin
        grp_fu_327_p1 = 'bx;
    end
end

/// inSound_address0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or tmp_s_fu_396_p1 or tmp_53_fu_524_p1 or tmp_62_fu_723_p1 or tmp_67_fu_779_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        inSound_address0 = tmp_62_fu_723_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        inSound_address0 = tmp_67_fu_779_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        inSound_address0 = tmp_53_fu_524_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        inSound_address0 = tmp_s_fu_396_p1;
    end else begin
        inSound_address0 = 'bx;
    end
end

/// inSound_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        inSound_ce0 = ap_const_logic_1;
    end else begin
        inSound_ce0 = ap_const_logic_0;
    end
end

/// inSound_we0 assign process. ///
always @ (tmp_55_reg_1095 or tmp_59_fu_718_p2 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) & ~(ap_const_lv1_0 == tmp_55_reg_1095) & ~(ap_const_lv1_0 == tmp_59_fu_718_p2))) begin
        inSound_we0 = ap_const_logic_1;
    end else begin
        inSound_we0 = ap_const_logic_0;
    end
end

/// outSound_address0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st16_fsm_15 or tmp_68_fu_795_p1 or tmp_69_fu_855_p1 or tmp_58_fu_880_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        outSound_address0 = tmp_58_fu_880_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        outSound_address0 = tmp_69_fu_855_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        outSound_address0 = tmp_68_fu_795_p1;
    end else begin
        outSound_address0 = 'bx;
    end
end

/// outSound_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        outSound_ce0 = ap_const_logic_1;
    end else begin
        outSound_ce0 = ap_const_logic_0;
    end
end

/// outSound_d0 assign process. ///
always @ (ap_sig_cseq_ST_st14_fsm_13 or inSound_load_2_reg_1125 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st16_fsm_15)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        outSound_d0 = inSound_load_2_reg_1125;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        outSound_d0 = ap_const_lv32_0;
    end else begin
        outSound_d0 = 'bx;
    end
end

/// outSound_we0 assign process. ///
always @ (or_cond4_fu_773_p2 or or_cond4_reg_1113 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_st16_fsm_15 or exitcond_fu_859_p2 or or_cond5_fu_789_p2 or tmp_36_fu_849_p2 or tmp_54_fu_874_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) & ~(ap_const_lv1_0 == or_cond4_fu_773_p2) & (ap_const_lv1_0 == or_cond5_fu_789_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & (ap_const_lv1_0 == or_cond4_reg_1113) & ~(ap_const_lv1_0 == tmp_36_fu_849_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) & (ap_const_lv1_0 == exitcond_fu_859_p2) & ~(ap_const_lv1_0 == tmp_54_fu_874_p2)))) begin
        outSound_we0 = ap_const_logic_1;
    end else begin
        outSound_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond2_fu_384_p2 or or_cond2_fu_518_p2 or exitcond3_fu_494_p2 or exitcond4_fu_685_p2 or tmp_52_fu_707_p2 or or_cond4_fu_773_p2 or exitcond1_fu_362_p2 or exitcond_fu_859_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((ap_const_lv1_0 == exitcond1_fu_362_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(exitcond2_fu_384_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_fu_494_p2)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else if (((ap_const_lv1_0 == exitcond3_fu_494_p2) & ~(ap_const_lv1_0 == or_cond2_fu_518_p2))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st11_fsm_10 : 
        begin
            if (~(ap_const_lv1_0 == exitcond4_fu_685_p2)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            if ((ap_const_lv1_0 == tmp_52_fu_707_p2)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            if (~(ap_const_lv1_0 == or_cond4_fu_773_p2)) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st17_fsm_16 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_859_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_107 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_107 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_116 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_116 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_125 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_125 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_138 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_138 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_161 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_161 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_174 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_174 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_185 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_185 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_205 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_205 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_224 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_224 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_241 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_241 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_253 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_253 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_268 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_299 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_299 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_310 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_310 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_35 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_35 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_81 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_81 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_90 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_90 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end
assign count_1_fu_632_p2 = (count_fu_78 + ap_const_lv32_1);
assign ends_addr_3_gep_fu_176_p3 = tmp_51_reg_1073;
assign exitcond1_fu_362_p2 = (i_reg_230 == ap_const_lv7_50? 1'b1: 1'b0);
assign exitcond2_fu_384_p2 = (first_4_reg_277 == ap_const_lv14_3E80? 1'b1: 1'b0);
assign exitcond3_fu_494_p2 = (markBegin_2_reg_288 == ap_const_lv14_3E80? 1'b1: 1'b0);
assign exitcond4_fu_685_p2 = (i_3_reg_300 == ap_const_lv14_3E80? 1'b1: 1'b0);
assign exitcond_fu_859_p2 = (i_4_reg_312 == ap_const_lv13_1F40? 1'b1: 1'b0);
assign firstSet_1_fu_464_p3 = ((or_cond_fu_453_p2[0:0]===1'b1)? ap_const_lv32_1: firstSet_reg_241);
assign first_2_fu_458_p3 = ((tmp_18_reg_957[0:0]===1'b1)? first_4_cast4_reg_904: last_reg_253);
assign first_3_fu_472_p3 = ((or_cond_fu_453_p2[0:0]===1'b1)? last_reg_253: first_2_fu_458_p3);
assign first_4_cast4_fu_380_p1 = first_4_reg_277;
assign grp_fu_323_p0 = inSound_q0;
assign grp_fu_352_p2 = (j_load_reg_1047 + ap_const_lv32_1);
assign i_2_fu_368_p2 = (i_reg_230 + ap_const_lv7_1);
assign i_3_cast2_fu_681_p1 = i_3_reg_300;
assign i_5_fu_390_p2 = (first_4_reg_277 + ap_const_lv14_1);
assign i_6_fu_865_p2 = (i_4_reg_312 + ap_const_lv13_1);
assign i_7_fu_500_p2 = (markBegin_2_reg_288 + ap_const_lv14_1);
assign i_8_fu_691_p2 = (i_3_reg_300 + ap_const_lv14_1);
assign inSound_d0 = ap_const_lv32_0;
assign index_1_fu_618_p2 = (index_fu_70 + ap_const_lv32_1);
assign index_2_fu_733_p2 = (index_5_fu_90 + ap_const_lv32_1);
assign j_7_fu_885_p2 = (j_4_fu_94 + ap_const_lv32_1);
assign last_2_fu_480_p3 = ((or_cond_fu_453_p2[0:0]===1'b1)? first_4_cast4_reg_904: first_reg_265);
assign markBegin_1_cast_fu_669_p1 = markBegin_1_fu_662_p3;
assign markBegin_1_fu_662_p3 = ((tmp_24_reg_1039[0:0]===1'b1)? markBegin_2_reg_288: ap_const_lv14_0);
assign markBegin_2_cast3_fu_490_p1 = markBegin_2_reg_288;
assign notlhs1_fu_578_p2 = (tmp_21_reg_1030 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notlhs2_fu_833_p2 = (tmp_33_reg_1140 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notlhs_fu_423_p2 = (tmp_14_fu_409_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notrhs1_fu_583_p2 = (tmp_19_reg_1025 == ap_const_lv52_0? 1'b1: 1'b0);
assign notrhs3_fu_838_p2 = (tmp_25_reg_1135 == ap_const_lv52_0? 1'b1: 1'b0);
assign notrhs_fu_429_p2 = (tmp_13_fu_419_p1 == ap_const_lv52_0? 1'b1: 1'b0);
assign or_cond2_fu_518_p2 = (tmp_48_fu_506_p2 | tmp_49_fu_512_p2);
assign or_cond4_fu_773_p2 = (tmp1_fu_767_p2 | tmp_63_fu_752_p2);
assign or_cond5_fu_789_p2 = (tmp_66_fu_784_p2 | tmp_64_fu_757_p2);
assign or_cond_fu_453_p2 = (tmp_18_reg_957 & tmp_47_fu_447_p2);
assign p_Result_1_fu_821_p3 = {{ap_const_lv1_0}, {tmp_20_reg_1130}};
assign p_Result_s_fu_566_p3 = {{ap_const_lv1_0}, {tmp_15_reg_1020}};
assign p_Val2_1_fu_799_p1 = grp_fu_323_p1;
assign p_Val2_s_fu_539_p1 = grp_fu_323_p1;
assign p_deleteFlag_fu_644_p3 = ((tmp_56_fu_638_p2[0:0]===1'b1)? ap_const_lv32_1: deleteFlag_fu_74);
assign p_index_5_fu_739_p3 = ((tmp_60_fu_728_p2[0:0]===1'b1)? index_2_fu_733_p2: index_5_fu_90);
assign ret_i_i_i_i_i2_fu_828_p1 = p_Result_1_fu_821_p3;
assign ret_i_i_i_i_i_fu_573_p1 = p_Result_s_fu_566_p3;
assign tmp1_fu_767_p2 = (tmp_64_fu_757_p2 | tmp_65_fu_762_p2);
assign tmp_13_fu_419_p1 = tmp_53_to_int_fu_406_p1[51:0];
assign tmp_14_fu_409_p4 = {{tmp_53_to_int_fu_406_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
assign tmp_15_fu_543_p1 = p_Val2_s_fu_539_p1[62:0];
assign tmp_16_fu_435_p2 = (notrhs_fu_429_p2 | notlhs_fu_423_p2);
assign tmp_18_fu_441_p2 = (tmp_16_fu_435_p2 & grp_fu_327_p2);
assign tmp_19_fu_547_p1 = p_Val2_s_fu_539_p1[51:0];
assign tmp_20_fu_803_p1 = p_Val2_1_fu_799_p1[62:0];
assign tmp_22_fu_588_p2 = (notrhs1_fu_583_p2 | notlhs1_fu_578_p2);
assign tmp_24_fu_594_p2 = (tmp_22_fu_588_p2 & grp_fu_327_p2);
assign tmp_25_fu_807_p1 = p_Val2_1_fu_799_p1[51:0];
assign tmp_34_fu_843_p2 = (notrhs3_fu_838_p2 | notlhs2_fu_833_p2);
assign tmp_36_fu_849_p2 = (tmp_34_fu_843_p2 & grp_fu_327_p2);
assign tmp_47_fu_447_p2 = (firstSet_reg_241 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_48_fu_506_p2 = ($signed(markBegin_2_cast3_fu_490_p1) < $signed(first_reg_265)? 1'b1: 1'b0);
assign tmp_49_fu_512_p2 = ($signed(markBegin_2_cast3_fu_490_p1) > $signed(last_reg_253)? 1'b1: 1'b0);
assign tmp_50_fu_561_p2 = (markBegin_load_reg_978 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_51_fu_697_p1 = $signed(index_5_fu_90);
assign tmp_52_fu_707_p2 = (begins_q0 == ap_const_lv32_FFFFFFFF? 1'b1: 1'b0);
assign tmp_53_fu_524_p1 = markBegin_2_reg_288;
assign tmp_53_to_int_fu_406_p1 = tmp_46_reg_951;
assign tmp_54_fu_874_p2 = ($signed(j_4_fu_94) < $signed(32'b1111101000000)? 1'b1: 1'b0);
assign tmp_55_fu_713_p2 = ($signed(i_3_cast2_reg_1056) > $signed(begins_q0)? 1'b1: 1'b0);
assign tmp_56_fu_638_p2 = (count_1_fu_632_p2 == ap_const_lv32_C8? 1'b1: 1'b0);
assign tmp_57_fu_603_p2 = (deleteFlag_fu_74 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_58_fu_880_p1 = $signed(j_4_fu_94);
assign tmp_59_fu_718_p2 = ($signed(i_3_cast2_reg_1056) < $signed(ends_q0)? 1'b1: 1'b0);
assign tmp_60_fu_728_p2 = (i_3_cast2_reg_1056 == ends_q0? 1'b1: 1'b0);
assign tmp_61_fu_612_p1 = $signed(index_fu_70);
assign tmp_62_fu_723_p1 = i_3_reg_300;
assign tmp_63_fu_752_p2 = (j_load_reg_1047 == ap_const_lv32_1F40? 1'b1: 1'b0);
assign tmp_64_fu_757_p2 = ($signed(i_3_cast2_reg_1056) < $signed(first_reg_265)? 1'b1: 1'b0);
assign tmp_65_fu_762_p2 = ($signed(i_3_cast2_reg_1056) > $signed(last_reg_253)? 1'b1: 1'b0);
assign tmp_66_fu_784_p2 = ($signed(j_load_reg_1047) > $signed(32'b1111100111111)? 1'b1: 1'b0);
assign tmp_67_fu_779_p1 = i_3_reg_300;
assign tmp_68_fu_795_p1 = $signed(j_load_reg_1047);
assign tmp_69_fu_855_p1 = $signed(j_load_reg_1047);
assign tmp_fu_374_p1 = i_reg_230;
assign tmp_s_fu_396_p1 = first_4_reg_277;
always @ (posedge ap_clk)
begin
    first_4_cast4_reg_904[31:14] <= 18'b000000000000000000;
    markBegin_load_reg_978[31:14] <= 18'b000000000000000000;
    markBegin_2_cast3_reg_984[31:14] <= 18'b000000000000000000;
    i_3_cast2_reg_1056[31:14] <= 18'b000000000000000000;
    markBegin_fu_82[31:14] <= 18'b000000000000000000;
end



endmodule //voicerec_preprocessSound

