Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 21 01:25:35 2025
| Host         : Lenovo-T14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     94          
LUTAR-1    Warning           LUT drives async reset alert    25          
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (209)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (209)
--------------------------------------------------
 There are 209 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.588        0.000                      0                   52        0.175        0.000                      0                   52       41.160        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.588        0.000                      0                   52        0.175        0.000                      0                   52       41.160        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.588ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.090ns (23.111%)  route 3.626ns (76.889%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.225     9.677    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.801 r  clk_div_u5/cnter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.801    clk_div_u5/cnter[18]
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430    88.124    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[18]/C
                         clock pessimism              0.271    88.396    
                         clock uncertainty           -0.035    88.360    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.029    88.389    clk_div_u5/cnter_reg[18]
  -------------------------------------------------------------------
                         required time                         88.389    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 78.588    

Slack (MET) :             78.608ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.116ns (23.532%)  route 3.626ns (76.468%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.225     9.677    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.150     9.827 r  clk_div_u5/cnter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.827    clk_div_u5/cnter[21]
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430    88.124    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[21]/C
                         clock pessimism              0.271    88.396    
                         clock uncertainty           -0.035    88.360    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.075    88.435    clk_div_u5/cnter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.435    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 78.608    

Slack (MET) :             78.724ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.090ns (23.802%)  route 3.489ns (76.198%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.088     9.540    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.664 r  clk_div_u5/cnter[6]_i_1__2/O
                         net (fo=1, routed)           0.000     9.664    clk_div_u5/cnter[6]
    SLICE_X45Y80         FDCE                                         r  clk_div_u5/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.427    88.121    clk_div_u5/CLK
    SLICE_X45Y80         FDCE                                         r  clk_div_u5/cnter_reg[6]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X45Y80         FDCE (Setup_fdce_C_D)        0.031    88.388    clk_div_u5/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                 78.724    

Slack (MET) :             78.736ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.090ns (23.870%)  route 3.476ns (76.130%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.075     9.527    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.651 r  clk_div_u5/cnter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.651    clk_div_u5/cnter[14]
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428    88.122    clk_div_u5/CLK
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[14]/C
                         clock pessimism              0.271    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X45Y81         FDCE (Setup_fdce_C_D)        0.029    88.387    clk_div_u5/cnter_reg[14]
  -------------------------------------------------------------------
                         required time                         88.387    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                 78.736    

Slack (MET) :             78.738ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.120ns (24.298%)  route 3.489ns (75.702%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.088     9.540    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.154     9.694 r  clk_div_u5/cnter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     9.694    clk_div_u5/cnter[9]
    SLICE_X45Y80         FDCE                                         r  clk_div_u5/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.427    88.121    clk_div_u5/CLK
    SLICE_X45Y80         FDCE                                         r  clk_div_u5/cnter_reg[9]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X45Y80         FDCE (Setup_fdce_C_D)        0.075    88.432    clk_div_u5/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.432    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                 78.738    

Slack (MET) :             78.756ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.116ns (24.301%)  route 3.476ns (75.699%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.075     9.527    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.150     9.677 r  clk_div_u5/cnter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.677    clk_div_u5/cnter[17]
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428    88.122    clk_div_u5/CLK
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[17]/C
                         clock pessimism              0.271    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X45Y81         FDCE (Setup_fdce_C_D)        0.075    88.433    clk_div_u5/cnter_reg[17]
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 78.756    

Slack (MET) :             78.766ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.090ns (23.906%)  route 3.469ns (76.094%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.069     9.520    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.644 r  clk_div_u5/cnter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.644    clk_div_u5/cnter[2]
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.426    88.120    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[2]/C
                         clock pessimism              0.294    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X45Y78         FDCE (Setup_fdce_C_D)        0.031    88.410    clk_div_u5/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.410    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 78.766    

Slack (MET) :             78.780ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.120ns (24.404%)  route 3.469ns (75.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.069     9.520    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I0_O)        0.154     9.674 r  clk_div_u5/cnter[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.674    clk_div_u5/cnter[3]
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.426    88.120    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[3]/C
                         clock pessimism              0.294    88.415    
                         clock uncertainty           -0.035    88.379    
    SLICE_X45Y78         FDCE (Setup_fdce_C_D)        0.075    88.454    clk_div_u5/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                 78.780    

Slack (MET) :             78.818ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.090ns (24.285%)  route 3.398ns (75.715%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.997     9.449    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.573 r  clk_div_u5/cnter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.573    clk_div_u5/cnter[19]
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430    88.124    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[19]/C
                         clock pessimism              0.271    88.396    
                         clock uncertainty           -0.035    88.360    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.031    88.391    clk_div_u5/cnter_reg[19]
  -------------------------------------------------------------------
                         required time                         88.391    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 78.818    

Slack (MET) :             78.867ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.085ns (24.200%)  route 3.398ns (75.800%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.541     5.085    clk_div_u5/CLK
    SLICE_X45Y78         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.464    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.299     6.763 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           0.800     7.562    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.641     8.328    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.997     9.449    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.119     9.568 r  clk_div_u5/cnter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.568    clk_div_u5/cnter[20]
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430    88.124    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[20]/C
                         clock pessimism              0.271    88.396    
                         clock uncertainty           -0.035    88.360    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.075    88.435    clk_div_u5/cnter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.435    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 78.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X39Y72         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.122     1.717    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  clk_div_u4/cnter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.762    clk_div_u4/cnter[4]
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.498     1.468    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.120     1.588    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.458    clk_div_u3/CLK
    SLICE_X48Y71         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.128     1.586 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.075     1.661    clk_div_u3/cnter[1]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.099     1.760 r  clk_div_u3/cnter[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.760    clk_div_u3/cnter[0]_i_1__4_n_0
    SLICE_X48Y71         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.971    clk_div_u3/CLK
    SLICE_X48Y71         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X48Y71         FDCE (Hold_fdce_C_D)         0.092     1.550    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.227ns (62.713%)  route 0.135ns (37.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X39Y72         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.128     1.583 r  clk_div_u4/cnter_reg[3]/Q
                         net (fo=5, routed)           0.135     1.718    clk_div_u4/cnter_reg_n_0_[3]
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.099     1.817 r  clk_div_u4/cnter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.817    clk_div_u4/cnter[0]
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u4/CLK
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.498     1.469    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.121     1.590    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.148     1.603 r  clk_div_u4/cnter_reg[6]/Q
                         net (fo=4, routed)           0.122     1.725    clk_div_u4/cnter_reg_n_0_[6]
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.099     1.824 r  clk_div_u4/cnter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.824    clk_div_u4/cnter[7]
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.511     1.455    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.121     1.576    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.432%)  route 0.182ns (46.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.182     1.801    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X38Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.846 r  clk_div_u4/cnter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    clk_div_u4/cnter[8]
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u4/CLK
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[8]/C
                         clock pessimism             -0.498     1.469    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.121     1.590    clk_div_u4/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.186     1.805    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X38Y72         LUT5 (Prop_lut5_I4_O)        0.043     1.848 r  clk_div_u4/cnter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.848    clk_div_u4/cnter[6]
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[6]/C
                         clock pessimism             -0.511     1.455    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.131     1.586    clk_div_u4/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.186     1.805    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  clk_div_u4/cnter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.850    clk_div_u4/cnter[5]
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u4/CLK
    SLICE_X38Y72         FDCE                                         r  clk_div_u4/cnter_reg[5]/C
                         clock pessimism             -0.511     1.455    
    SLICE_X38Y72         FDCE (Hold_fdce_C_D)         0.121     1.576    clk_div_u4/cnter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  clk_div_u4/cnter_reg[9]/Q
                         net (fo=3, routed)           0.186     1.805    clk_div_u4/cnter_reg_n_0_[9]
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  clk_div_u4/cnter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    clk_div_u4/cnter[9]
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u4/CLK
    SLICE_X38Y71         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism             -0.512     1.455    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.120     1.575    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_div_u1/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  clk_div_u1/clkout_r_reg/Q
                         net (fo=10, routed)          0.186     1.782    clk_div_u1/CLK
    SLICE_X32Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  clk_div_u1/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     1.827    clk_div_u1/clkout_r_i_1_n_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/clkout_r_reg/C
                         clock pessimism             -0.512     1.455    
    SLICE_X32Y71         FDCE (Hold_fdce_C_D)         0.091     1.546    clk_div_u1/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div_u4/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.836%)  route 0.195ns (51.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.455    clk_div_u4/CLK
    SLICE_X37Y71         FDCE                                         r  clk_div_u4/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  clk_div_u4/clkout_r_reg/Q
                         net (fo=9, routed)           0.195     1.791    clk_div_u4/CLK_UART
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.836 r  clk_div_u4/clkout_r_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    clk_div_u4/clkout_r_i_1__1_n_0
    SLICE_X37Y71         FDCE                                         r  clk_div_u4/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u4/CLK
    SLICE_X37Y71         FDCE                                         r  clk_div_u4/clkout_r_reg/C
                         clock pessimism             -0.512     1.455    
    SLICE_X37Y71         FDCE (Hold_fdce_C_D)         0.091     1.546    clk_div_u4/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y71   clk_div_u1/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y72   clk_div_u1/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y72   clk_div_u1/cnter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y72   clk_div_u1/cnter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y72   clk_div_u1/cnter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y72   clk_div_u1/cnter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y71   clk_div_u1/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y70   clk_div_u1/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y70   clk_div_u1/cnter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y71   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y71   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X32Y72   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y71   clk_div_u1/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y71   clk_div_u1/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X32Y72   clk_div_u1/cnter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            ascii_digits_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.010ns  (logic 4.103ns (37.267%)  route 6.907ns (62.733%))
  Logic Levels:           14  (CARRY4=7 FDPE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE                         0.000     0.000 r  Segment_data_reg[3]_P/C
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Segment_data_reg[3]_P/Q
                         net (fo=8, routed)           0.983     1.501    Segment_data_reg[3]_P_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.625 r  Segment_data[3]_C_i_1/O
                         net (fo=10, routed)          0.985     2.610    Segment_data[3]
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.008 r  ascii_digits_reg[1][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.008    ascii_digits_reg[1][3]_i_13_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.122 r  ascii_digits_reg[1][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.122    ascii_digits_reg[1][3]_i_8_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.456 r  ascii_digits_reg[1][3]_i_5/O[1]
                         net (fo=12, routed)          1.204     4.660    ascii_digits_reg[1][3]_i_5_n_6
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.303     4.963 r  ascii_digits[1][1]_i_28/O
                         net (fo=1, routed)           0.000     4.963    ascii_digits[1][1]_i_28_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.496 r  ascii_digits_reg[1][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.496    ascii_digits_reg[1][1]_i_8_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.715 r  ascii_digits_reg[1][1]_i_4/O[0]
                         net (fo=3, routed)           1.125     6.840    ascii_digits_reg[1][1]_i_4_n_7
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.135 r  ascii_digits[1][1]_i_15/O
                         net (fo=1, routed)           0.560     7.695    ascii_digits[1][1]_i_15_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.091 r  ascii_digits_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.100    ascii_digits_reg[1][1]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.354 r  ascii_digits_reg[1][1]_i_3/CO[0]
                         net (fo=5, routed)           0.954     9.308    ascii_digits_reg[1][1]_i_3_n_3
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.367     9.675 r  ascii_digits[1][3]_i_2/O
                         net (fo=3, routed)           0.678    10.352    ascii_digits[1][3]_i_2_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  ascii_digits[1][1]_i_2/O
                         net (fo=1, routed)           0.409    10.886    ascii_digits[1][1]_i_2_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.010 r  ascii_digits[1][1]_i_1/O
                         net (fo=1, routed)           0.000    11.010    p_6_in[1]
    SLICE_X43Y77         FDRE                                         r  ascii_digits_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            ascii_digits_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.782ns  (logic 3.979ns (36.905%)  route 6.803ns (63.095%))
  Logic Levels:           13  (CARRY4=7 FDPE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE                         0.000     0.000 r  Segment_data_reg[3]_P/C
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Segment_data_reg[3]_P/Q
                         net (fo=8, routed)           0.983     1.501    Segment_data_reg[3]_P_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.625 r  Segment_data[3]_C_i_1/O
                         net (fo=10, routed)          0.985     2.610    Segment_data[3]
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.008 r  ascii_digits_reg[1][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.008    ascii_digits_reg[1][3]_i_13_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.122 r  ascii_digits_reg[1][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.122    ascii_digits_reg[1][3]_i_8_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.456 r  ascii_digits_reg[1][3]_i_5/O[1]
                         net (fo=12, routed)          1.204     4.660    ascii_digits_reg[1][3]_i_5_n_6
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.303     4.963 r  ascii_digits[1][1]_i_28/O
                         net (fo=1, routed)           0.000     4.963    ascii_digits[1][1]_i_28_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.496 r  ascii_digits_reg[1][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.496    ascii_digits_reg[1][1]_i_8_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.715 r  ascii_digits_reg[1][1]_i_4/O[0]
                         net (fo=3, routed)           1.125     6.840    ascii_digits_reg[1][1]_i_4_n_7
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.135 r  ascii_digits[1][1]_i_15/O
                         net (fo=1, routed)           0.560     7.695    ascii_digits[1][1]_i_15_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.091 r  ascii_digits_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.100    ascii_digits_reg[1][1]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.354 r  ascii_digits_reg[1][1]_i_3/CO[0]
                         net (fo=5, routed)           0.954     9.308    ascii_digits_reg[1][1]_i_3_n_3
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.367     9.675 r  ascii_digits[1][3]_i_2/O
                         net (fo=3, routed)           0.983    10.658    ascii_digits[1][3]_i_2_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.782 r  ascii_digits[1][3]_i_1/O
                         net (fo=1, routed)           0.000    10.782    p_6_in[3]
    SLICE_X43Y77         FDRE                                         r  ascii_digits_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            ascii_digits_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.484ns  (logic 3.979ns (37.952%)  route 6.505ns (62.048%))
  Logic Levels:           13  (CARRY4=7 FDPE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE                         0.000     0.000 r  Segment_data_reg[3]_P/C
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Segment_data_reg[3]_P/Q
                         net (fo=8, routed)           0.983     1.501    Segment_data_reg[3]_P_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.625 r  Segment_data[3]_C_i_1/O
                         net (fo=10, routed)          0.985     2.610    Segment_data[3]
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.008 r  ascii_digits_reg[1][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.008    ascii_digits_reg[1][3]_i_13_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.122 r  ascii_digits_reg[1][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.122    ascii_digits_reg[1][3]_i_8_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.456 r  ascii_digits_reg[1][3]_i_5/O[1]
                         net (fo=12, routed)          1.204     4.660    ascii_digits_reg[1][3]_i_5_n_6
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.303     4.963 r  ascii_digits[1][1]_i_28/O
                         net (fo=1, routed)           0.000     4.963    ascii_digits[1][1]_i_28_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.496 r  ascii_digits_reg[1][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.496    ascii_digits_reg[1][1]_i_8_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.715 r  ascii_digits_reg[1][1]_i_4/O[0]
                         net (fo=3, routed)           1.125     6.840    ascii_digits_reg[1][1]_i_4_n_7
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.135 r  ascii_digits[1][1]_i_15/O
                         net (fo=1, routed)           0.560     7.695    ascii_digits[1][1]_i_15_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.091 r  ascii_digits_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.100    ascii_digits_reg[1][1]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.354 r  ascii_digits_reg[1][1]_i_3/CO[0]
                         net (fo=5, routed)           0.954     9.308    ascii_digits_reg[1][1]_i_3_n_3
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.367     9.675 r  ascii_digits[1][3]_i_2/O
                         net (fo=3, routed)           0.686    10.360    ascii_digits[1][3]_i_2_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  ascii_digits[1][2]_i_1/O
                         net (fo=1, routed)           0.000    10.484    p_6_in[2]
    SLICE_X44Y77         FDRE                                         r  ascii_digits_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            ascii_digits_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.085ns  (logic 3.883ns (38.503%)  route 6.202ns (61.497%))
  Logic Levels:           12  (CARRY4=7 FDPE=1 LUT3=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE                         0.000     0.000 r  Segment_data_reg[3]_P/C
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Segment_data_reg[3]_P/Q
                         net (fo=8, routed)           0.983     1.501    Segment_data_reg[3]_P_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.124     1.625 r  Segment_data[3]_C_i_1/O
                         net (fo=10, routed)          0.985     2.610    Segment_data[3]
    SLICE_X43Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.008 r  ascii_digits_reg[1][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.008    ascii_digits_reg[1][3]_i_13_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.122 r  ascii_digits_reg[1][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.122    ascii_digits_reg[1][3]_i_8_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.456 r  ascii_digits_reg[1][3]_i_5/O[1]
                         net (fo=12, routed)          1.204     4.660    ascii_digits_reg[1][3]_i_5_n_6
    SLICE_X42Y77         LUT4 (Prop_lut4_I2_O)        0.303     4.963 r  ascii_digits[1][1]_i_28/O
                         net (fo=1, routed)           0.000     4.963    ascii_digits[1][1]_i_28_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.496 r  ascii_digits_reg[1][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.496    ascii_digits_reg[1][1]_i_8_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.715 r  ascii_digits_reg[1][1]_i_4/O[0]
                         net (fo=3, routed)           1.125     6.840    ascii_digits_reg[1][1]_i_4_n_7
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.295     7.135 r  ascii_digits[1][1]_i_15/O
                         net (fo=1, routed)           0.560     7.695    ascii_digits[1][1]_i_15_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.091 r  ascii_digits_reg[1][1]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.100    ascii_digits_reg[1][1]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.354 r  ascii_digits_reg[1][1]_i_3/CO[0]
                         net (fo=5, routed)           0.954     9.308    ascii_digits_reg[1][1]_i_3_n_3
    SLICE_X43Y76         LUT4 (Prop_lut4_I0_O)        0.395     9.703 r  ascii_digits[1][0]_i_1/O
                         net (fo=1, routed)           0.382    10.085    p_6_in[0]
    SLICE_X42Y76         FDRE                                         r  ascii_digits_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 1.610ns (18.969%)  route 6.879ns (81.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.758     7.214    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.154     7.368 f  drv_mcp3202_u0/Segment_data_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.120     8.489    drv_mcp3202_u0_n_16
    SLICE_X47Y77         LDCE                                         f  Segment_data_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[9]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.347ns  (logic 1.610ns (19.291%)  route 6.737ns (80.709%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.758     7.214    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.154     7.368 f  drv_mcp3202_u0/Segment_data_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.979     8.347    drv_mcp3202_u0_n_16
    SLICE_X47Y76         FDCE                                         f  Segment_data_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/port_cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            adc_csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.222ns  (logic 3.971ns (48.294%)  route 4.251ns (51.706%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDPE                         0.000     0.000 r  drv_mcp3202_u0/port_cs_reg_lopt_replica/C
    SLICE_X47Y70         FDPE (Prop_fdpe_C_Q)         0.459     0.459 r  drv_mcp3202_u0/port_cs_reg_lopt_replica/Q
                         net (fo=1, routed)           4.251     4.710    lopt
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.222 r  adc_csn_OBUF_inst/O
                         net (fo=0)                   0.000     8.222    adc_csn
    A16                                                               r  adc_csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[11]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 1.580ns (19.718%)  route 6.434ns (80.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.281     6.738    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.124     6.862 f  drv_mcp3202_u0/Segment_data_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           1.152     8.014    drv_mcp3202_u0_n_9
    SLICE_X46Y75         FDPE                                         f  Segment_data_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[9]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 1.580ns (20.096%)  route 6.283ns (79.904%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.758     7.214    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.124     7.338 f  drv_mcp3202_u0/Segment_data_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.525     7.863    drv_mcp3202_u0_n_8
    SLICE_X46Y77         FDPE                                         f  Segment_data_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[11]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 1.606ns (20.446%)  route 6.250ns (79.554%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.281     6.738    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.150     6.888 f  drv_mcp3202_u0/Segment_data_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.968     7.856    drv_mcp3202_u0_n_10
    SLICE_X47Y74         FDCE                                         f  Segment_data_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ascii_digits_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.664%)  route 0.102ns (35.336%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE                         0.000     0.000 r  ascii_digits_reg[1][3]/C
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ascii_digits_reg[1][3]/Q
                         net (fo=1, routed)           0.102     0.243    ascii_digits_reg[1][3]
    SLICE_X40Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  uart_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    ascii_digits__0[3]
    SLICE_X40Y76         FDRE                                         r  uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.827%)  route 0.120ns (39.173%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[2]/C
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_u2/cnter_reg[2]/Q
                         net (fo=7, routed)           0.120     0.261    clk_div_u2/cnter_reg_n_0_[2]
    SLICE_X41Y71         LUT5 (Prop_lut5_I2_O)        0.045     0.306 r  clk_div_u2/cnter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    clk_div_u2/cnter[6]
    SLICE_X41Y71         FDCE                                         r  clk_div_u2/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.206ns (65.414%)  route 0.109ns (34.586%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         LDCE                         0.000     0.000 r  Segment_data_reg[6]_LDC/G
    SLICE_X44Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[6]_LDC/Q
                         net (fo=9, routed)           0.109     0.267    Segment_data_reg[6]_LDC_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I1_O)        0.048     0.315 r  Segment_data[6]_C_i_1/O
                         net (fo=11, routed)          0.000     0.315    Segment_data[6]
    SLICE_X45Y73         FDCE                                         r  Segment_data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/cnter_writ_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.191ns (60.102%)  route 0.127ns (39.898%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDPE                         0.000     0.000 r  drv_mcp3202_u0/cnter_writ_reg[1]/C
    SLICE_X47Y70         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  drv_mcp3202_u0/cnter_writ_reg[1]/Q
                         net (fo=4, routed)           0.127     0.273    drv_mcp3202_u0/cnter_writ_reg_n_0_[1]
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.318 r  drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0_n_0
    SLICE_X44Y70         FDCE                                         r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/ap_vaild_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDCE                         0.000     0.000 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/C
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/Q
                         net (fo=11, routed)          0.132     0.273    drv_uart_u0/fsm_statu[0]
    SLICE_X37Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.318 r  drv_uart_u0/ap_vaild_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    drv_uart_u0/ap_vaild_i_1__0_n_0
    SLICE_X37Y76         FDCE                                         r  drv_uart_u0/ap_vaild_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.273%)  route 0.133ns (41.727%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE                         0.000     0.000 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/Q
                         net (fo=11, routed)          0.133     0.274    drv_uart_u0/fsm_statu[1]
    SLICE_X37Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  drv_uart_u0/tx_i_2/O
                         net (fo=1, routed)           0.000     0.319    drv_uart_u0/tx_i_2_n_0
    SLICE_X37Y75         FDPE                                         r  drv_uart_u0/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/Data_Receive_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_mcp3202_u0/Data_Receive_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.188%)  route 0.134ns (41.812%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDCE                         0.000     0.000 r  drv_mcp3202_u0/Data_Receive_reg[5]/C
    SLICE_X44Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_mcp3202_u0/Data_Receive_reg[5]/Q
                         net (fo=3, routed)           0.134     0.275    drv_mcp3202_u0/adc_data[5]
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  drv_mcp3202_u0/Data_Receive[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    drv_mcp3202_u0/Data_Receive[5]_i_1_n_0
    SLICE_X44Y71         FDCE                                         r  drv_mcp3202_u0/Data_Receive_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[3]/C
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_div_u2/cnter_reg[3]/Q
                         net (fo=5, routed)           0.105     0.233    clk_div_u2/cnter_reg_n_0_[3]
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.099     0.332 r  clk_div_u2/cnter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    clk_div_u2/cnter[5]
    SLICE_X40Y71         FDCE                                         r  clk_div_u2/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.302%)  route 0.150ns (44.698%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[0]/C
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_u2/cnter_reg[0]/Q
                         net (fo=8, routed)           0.150     0.291    clk_div_u2/cnter_reg_n_0_[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  clk_div_u2/cnter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.336    clk_div_u2/cnter[4]
    SLICE_X40Y71         FDCE                                         r  clk_div_u2/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.299%)  route 0.163ns (46.701%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE                         0.000     0.000 r  adc_ready_reg/C
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adc_ready_reg/Q
                         net (fo=2, routed)           0.163     0.304    drv_mcp3202_u0/adc_ready
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.045     0.349 r  drv_mcp3202_u0/FSM_sequential_fsm_statu[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.349    drv_mcp3202_u0/FSM_sequential_fsm_statu[0]_inv_i_1_n_0
    SLICE_X44Y70         FDPE                                         r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.083ns (54.357%)  route 3.429ns (45.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.544     5.088    clk_div_u3/CLK
    SLICE_X48Y71         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.856     6.399    clk_div_u3/CLK_ADC
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.523 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.573     9.096    adc_clk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    12.600 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.600    adc_clk
    L3                                                                r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.390ns (55.107%)  route 1.133ns (44.893%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.458    clk_div_u3/CLK
    SLICE_X48Y71         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.333     1.931    clk_div_u3/CLK_ADC
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.976 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.800     2.776    adc_clk_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.981 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.981    adc_clk
    L3                                                                r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.456ns (19.322%)  route 6.080ns (80.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         6.080     7.536    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y82         FDCE                                         f  clk_div_u5/cnter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430     4.794    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[18]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.456ns (19.322%)  route 6.080ns (80.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         6.080     7.536    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y82         FDCE                                         f  clk_div_u5/cnter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430     4.794    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[19]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.456ns (19.322%)  route 6.080ns (80.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         6.080     7.536    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y82         FDCE                                         f  clk_div_u5/cnter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430     4.794    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[20]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.536ns  (logic 1.456ns (19.322%)  route 6.080ns (80.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         6.080     7.536    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y82         FDCE                                         f  clk_div_u5/cnter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.430     4.794    clk_div_u5/CLK
    SLICE_X45Y82         FDCE                                         r  clk_div_u5/cnter_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.456ns (19.693%)  route 5.938ns (80.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.938     7.394    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y81         FDCE                                         f  clk_div_u5/cnter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428     4.792    clk_div_u5/CLK
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.456ns (19.693%)  route 5.938ns (80.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.938     7.394    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y81         FDCE                                         f  clk_div_u5/cnter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428     4.792    clk_div_u5/CLK
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[15]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.456ns (19.693%)  route 5.938ns (80.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.938     7.394    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y81         FDCE                                         f  clk_div_u5/cnter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428     4.792    clk_div_u5/CLK
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[16]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.394ns  (logic 1.456ns (19.693%)  route 5.938ns (80.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.938     7.394    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y81         FDCE                                         f  clk_div_u5/cnter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.428     4.792    clk_div_u5/CLK
    SLICE_X45Y81         FDCE                                         r  clk_div_u5/cnter_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.978ns  (logic 1.456ns (20.867%)  route 5.522ns (79.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.522     6.978    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y80         FDCE                                         f  clk_div_u5/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.427     4.791    clk_div_u5/CLK
    SLICE_X45Y80         FDCE                                         r  clk_div_u5/cnter_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.978ns  (logic 1.456ns (20.867%)  route 5.522ns (79.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         5.522     6.978    clk_div_u5/btn_IBUF[0]
    SLICE_X45Y80         FDCE                                         f  clk_div_u5/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.427     4.791    clk_div_u5/CLK
    SLICE_X45Y80         FDCE                                         r  clk_div_u5/cnter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.224ns (15.213%)  route 1.250ns (84.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.250     1.474    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y71         FDCE                                         f  clk_div_u1/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/clkout_r_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.224ns (15.213%)  route 1.250ns (84.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.250     1.474    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y71         FDCE                                         f  clk_div_u1/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.224ns (15.213%)  route 1.250ns (84.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.250     1.474    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y71         FDCE                                         f  clk_div_u1/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.224ns (15.213%)  route 1.250ns (84.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.250     1.474    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y71         FDCE                                         f  clk_div_u1/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.224ns (15.213%)  route 1.250ns (84.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.250     1.474    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y71         FDCE                                         f  clk_div_u1/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/cnter_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.224ns (15.213%)  route 1.250ns (84.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.250     1.474    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y71         FDCE                                         f  clk_div_u1/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y71         FDCE                                         r  clk_div_u1/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.224ns (15.071%)  route 1.264ns (84.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.264     1.488    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y72         FDCE                                         f  clk_div_u1/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y72         FDCE                                         r  clk_div_u1/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.224ns (15.071%)  route 1.264ns (84.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.264     1.488    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y72         FDCE                                         f  clk_div_u1/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y72         FDCE                                         r  clk_div_u1/cnter_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.224ns (15.071%)  route 1.264ns (84.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.264     1.488    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y72         FDCE                                         f  clk_div_u1/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y72         FDCE                                         r  clk_div_u1/cnter_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.224ns (15.071%)  route 1.264ns (84.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=133, routed)         1.264     1.488    clk_div_u1/btn_IBUF[0]
    SLICE_X32Y72         FDCE                                         f  clk_div_u1/cnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.966    clk_div_u1/clkout_r_reg_0
    SLICE_X32Y72         FDCE                                         r  clk_div_u1/cnter_reg[12]/C





