Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 16 23:29:59 2019
| Host         : 9900K_1080ti running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RX_TX_read_write_control_control_sets_placed.rpt
| Design       : RX_TX_read_write_control
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     13 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | data_send_out/FSM_onehot_current_state[3]_i_1_n_0 |                                          |                2 |              4 |
|  clk_IBUF_BUFG | data_read_in/bit_counter0                         |                                          |                2 |              8 |
|  clk_IBUF_BUFG | data_send_out/update_address                      | data_send_out/Current_address[0]_i_1_n_0 |                4 |             13 |
|  clk_IBUF_BUFG | memory_controling/Data_handling/en                | data_send_out/Q[0]                       |                4 |             13 |
|  clk_IBUF_BUFG |                                                   |                                          |               11 |             27 |
|  clk_IBUF_BUFG |                                                   | data_read_in/Baud_counter[0]_i_1_n_0     |                8 |             32 |
|  clk_IBUF_BUFG |                                                   | data_send_out/baud_counter[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG | data_read_in/bit_counter0                         | data_read_in/bit_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG | data_send_out/Tone_counter[0]_i_2_n_0             | data_send_out/Tone_counter[0]_i_1_n_0    |                8 |             32 |
+----------------+---------------------------------------------------+------------------------------------------+------------------+----------------+


