

================================================================
== Vitis HLS Report for 'positDiv'
================================================================
* Date:           Wed Mar  5 22:25:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu3teg-sfvc784-1Q-q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       29|  10.000 ns|  0.290 us|    2|   30|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    308|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     310|    192|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    172|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     374|    672|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      288|  576|  144000|  72000|   48|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |sparsemux_7_2_1_1_1_U3         |sparsemux_7_2_1_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_5_1_1_U2         |sparsemux_7_2_5_1_1         |        0|   0|    0|    9|    0|
    |udiv_25ns_13ns_25_29_seq_1_U1  |udiv_25ns_13ns_25_29_seq_1  |        0|   0|  310|  174|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0|  310|  192|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln736_fu_411_p2     |         +|   0|  0|   12|           5|           2|
    |sf_r_2_fu_327_p2        |         +|   0|  0|   14|           7|           2|
    |REM_fu_431_p2           |         -|   0|  0|   13|           6|           5|
    |sf_r_fu_271_p2          |         -|   0|  0|   14|           7|           7|
    |sub_ln736_fu_417_p2     |         -|   0|  0|   12|           2|           5|
    |and_ln733_fu_499_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln739_fu_551_p2     |       and|   0|  0|    2|           1|           1|
    |exponent_2_fu_565_p6    |       and|   0|  0|    2|           1|           1|
    |exponent_3_fu_590_p2    |       and|   0|  0|    2|           1|           1|
    |sign_1_fu_603_p2        |       and|   0|  0|    2|           1|           1|
    |icmp_ln697_fu_285_p2    |      icmp|   0|  0|   10|           2|           3|
    |icmp_ln729_fu_377_p2    |      icmp|   0|  0|   10|           2|           3|
    |icmp_ln732_fu_391_p2    |      icmp|   0|  0|   12|           5|           4|
    |icmp_ln733_fu_397_p2    |      icmp|   0|  0|   12|           5|           5|
    |icmp_ln738_fu_437_p2    |      icmp|   0|  0|   13|           5|           6|
    |icmp_ln739_fu_453_p2    |      icmp|   0|  0|   12|           4|           1|
    |isZero_fu_221_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln738_1_fu_539_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln738_fu_533_p2      |        or|   0|  0|    2|           1|           1|
    |SREG_fu_423_p3          |    select|   0|  0|    5|           1|           5|
    |mantissa_2_fu_596_p3    |    select|   0|  0|   13|           1|           1|
    |mantissa_fu_351_p3      |    select|   0|  0|   13|           1|          13|
    |regime_2_fu_383_p3      |    select|   0|  0|    5|           1|           5|
    |select_ln749_fu_608_p3  |    select|   0|  0|    5|           1|           1|
    |sf_r_3_fu_332_p3        |    select|   0|  0|    7|           1|           7|
    |shl_ln744_fu_471_p2     |       shl|   0|  0|  100|           1|          32|
    |sign_fu_215_p2          |       xor|   0|  0|    2|           1|           1|
    |xor_ln732_fu_493_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln738_fu_545_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln744_fu_481_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln749_fu_585_p2     |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  308|          70|         124|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  145|         31|    1|         31|
    |mantissa_1_reg_152  |    9|          2|   13|         26|
    |regime_1_reg_141    |    9|          2|    5|         10|
    |sf_r_1_reg_132      |    9|          2|    7|         14|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  172|         37|   26|         81|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  30|   0|   30|          0|
    |isZero_reg_650      |   1|   0|    1|          0|
    |mantissa_1_reg_152  |  13|   0|   13|          0|
    |regime_1_reg_141    |   5|   0|    5|          0|
    |sf_r_1_reg_132      |   7|   0|    7|          0|
    |sf_r_reg_658        |   7|   0|    7|          0|
    |sign_reg_645        |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|      positDiv|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|      positDiv|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|      positDiv|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|      positDiv|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|      positDiv|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|      positDiv|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|      positDiv|  return value|
|x          |   in|   64|     ap_none|             x|        scalar|
|y          |   in|   64|     ap_none|             y|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

