From 46d932b70e459adf040fc5a015b2af52a3e76508 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Fri, 11 Dec 2015 18:17:48 -0800
Subject: [PATCH 635/793] drm: xilinx: dp: Enable downspread when sink
 supports

Check DPCD and if sink supports downspread, enable downspread in
the controller register and the sink through aux.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c |   10 ++++++++++
 1 files changed, 10 insertions(+), 0 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 096e89f..4777f9f 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -38,6 +38,7 @@
 #define XILINX_DP_TX_ENHANCED_FRAME_EN			0x8
 #define XILINX_DP_TX_TRAINING_PATTERN_SET		0xc
 #define XILINX_DP_TX_SCRAMBLING_DISABLE			0x14
+#define XILINX_DP_TX_DOWNSPREAD_CTL			0x18
 #define XILINX_DP_TX_SW_RESET				0x1c
 #define XILINX_DP_TX_SW_RESET_STREAM1			(1 << 0)
 #define XILINX_DP_TX_SW_RESET_STREAM2			(1 << 1)
@@ -669,6 +670,15 @@ static int xilinx_drm_dp_train(struct xilinx_drm_dp *dp)
 		aux_lane_cnt |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
 	}
 
+	if (dp->dpcd[3] & 0x1) {
+		xilinx_drm_writel(dp->iomem, XILINX_DP_TX_DOWNSPREAD_CTL, 1);
+		drm_dp_dpcd_writeb(&dp->aux, DP_DOWNSPREAD_CTRL,
+				   DP_SPREAD_AMP_0_5);
+	} else {
+		xilinx_drm_writel(dp->iomem, XILINX_DP_TX_DOWNSPREAD_CTL, 0);
+		drm_dp_dpcd_writeb(&dp->aux, DP_DOWNSPREAD_CTRL, 0);
+	}
+
 	ret = drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET, aux_lane_cnt);
 	if (ret < 0) {
 		DRM_ERROR("failed to set lane count\n");
-- 
1.7.5.4

