<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2022.1.0.0</text>
<text>Microsemi Corporation - Microsemi Libero Software Release  (Version 2022.1.0.0)</text>
<text>Date: Tue May 17 09:38:19 2022
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>PCIe_EP_Demo</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>CCC_111MHz_0/CCC_111MHz_0/pll_inst_0/OUT0</cell>
 <cell>9.000</cell>
 <cell>111.111</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DQS[0]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DQS[1]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DQS_0[0]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DQS_0[1]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV</cell>
 <cell>12.500</cell>
 <cell>80.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell>6.000</cell>
 <cell>166.667</cell>
 <cell>0.120</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</cell>
 <cell>1.500</cell>
 <cell>666.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3</cell>
 <cell>1.500</cell>
 <cell>666.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell>5.000</cell>
 <cell>200.000</cell>
 <cell>0.120</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</cell>
 <cell>1.250</cell>
 <cell>800.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3</cell>
 <cell>1.250</cell>
 <cell>800.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>0.070</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>REF_CLK_PAD_P</cell>
 <cell>10.000</cell>
 <cell>100.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0</cell>
 <cell>1.500</cell>
 <cell>666.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0</cell>
 <cell>1.250</cell>
 <cell>800.000</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CCC_111MHz_0/CCC_111MHz_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain DQS[0]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain DQS[1]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain DQS_0[0]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 to DQS_0[0]</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain DQS_0[1]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 to DQS_0[1]</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>4.192</cell>
 <cell>4.072</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>4.198</cell>
 <cell>4.078</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:CLK</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Iewlp1fax8[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>4.214</cell>
 <cell>4.094</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>4.213</cell>
 <cell>4.093</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:CLK</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>4.210</cell>
 <cell>4.090</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.192</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.072</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.639</cell>
 <cell>2.639</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>2.769</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>2.852</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.404</cell>
 <cell>3.256</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>3.375</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>3.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>3.683</cell>
 <cell>948</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.321</cell>
 <cell>4.004</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>4.083</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/I0ufxsix9rhv5ws8Clxba:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_135</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>4.152</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/I0ufxsix9rhv5ws8Clxba:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.029</cell>
 <cell>4.181</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/MSC_net_215</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.011</cell>
 <cell>4.192</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.192</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.917</cell>
 <cell>2.917</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>3.155</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.443</cell>
 <cell>3.598</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>3.728</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.023</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>4.066</cell>
 <cell>948</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>4.430</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.426</cell>
 <cell>4.004</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Iewlp1fax8[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.068</cell>
 <cell>4.072</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.072</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</cell>
 <cell>CTRLR_READY_DDR3</cell>
 <cell>6.525</cell>
 <cell></cell>
 <cell>10.539</cell>
 <cell></cell>
 <cell>10.539</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CTRLR_READY_DDR3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.539</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.639</cell>
 <cell>2.639</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>2.769</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>2.852</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.404</cell>
 <cell>3.256</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>3.375</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>3.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>3.683</cell>
 <cell>948</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>4.014</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>4.093</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CTRLR_READY_DDR3_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>CTRLR_READY_DDR3_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.177</cell>
 <cell>8.270</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CTRLR_READY_DDR3_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>8.531</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CTRLR_READY_DDR3_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>CTRLR_READY_DDR3_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.531</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CTRLR_READY_DDR3_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.008</cell>
 <cell>10.539</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CTRLR_READY_DDR3</cell>
 <cell>net</cell>
 <cell>CTRLR_READY_DDR3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.539</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.539</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.917</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CTRLR_READY_DDR3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full:ALn</cell>
 <cell>0.239</cell>
 <cell>0.241</cell>
 <cell>4.258</cell>
 <cell>4.017</cell>
 <cell>-0.032</cell>
 <cell>-0.030</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[1]:ALn</cell>
 <cell>0.239</cell>
 <cell>0.242</cell>
 <cell>4.258</cell>
 <cell>4.016</cell>
 <cell>-0.032</cell>
 <cell>-0.029</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[0]:ALn</cell>
 <cell>0.239</cell>
 <cell>0.242</cell>
 <cell>4.258</cell>
 <cell>4.016</cell>
 <cell>-0.032</cell>
 <cell>-0.029</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0]:ALn</cell>
 <cell>0.239</cell>
 <cell>0.242</cell>
 <cell>4.258</cell>
 <cell>4.016</cell>
 <cell>-0.032</cell>
 <cell>-0.029</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/empty:ALn</cell>
 <cell>0.240</cell>
 <cell>0.242</cell>
 <cell>4.259</cell>
 <cell>4.017</cell>
 <cell>-0.032</cell>
 <cell>-0.030</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.258</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.017</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.241</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.639</cell>
 <cell>2.639</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>2.769</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>2.852</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.404</cell>
 <cell>3.256</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>3.375</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>3.652</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>3.690</cell>
 <cell>1982</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>4.019</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>4.098</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full:ALn</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/fifo_reset_n</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.160</cell>
 <cell>4.258</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.258</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.917</cell>
 <cell>2.917</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>3.155</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.443</cell>
 <cell>3.598</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>3.728</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>4.031</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>4.074</cell>
 <cell>1982</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>4.449</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.400</cell>
 <cell>4.049</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.032</cell>
 <cell>4.017</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.017</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N:ALn</cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>-0.061</cell>
 <cell>-0.687</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_1:ALn</cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>-0.061</cell>
 <cell>-0.688</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[0]:ALn</cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>-0.061</cell>
 <cell>-0.688</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[13]:ALn</cell>
 <cell>7.400</cell>
 <cell></cell>
 <cell>7.400</cell>
 <cell></cell>
 <cell>-0.058</cell>
 <cell>-0.745</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[12]:ALn</cell>
 <cell>7.400</cell>
 <cell></cell>
 <cell>7.400</cell>
 <cell></cell>
 <cell>-0.058</cell>
 <cell>-0.745</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RESETN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RESETN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RESETN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>0.449</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RESETN_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.449</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>0.711</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>AND3_0:C</cell>
 <cell>net</cell>
 <cell>USER_RESETN_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.878</cell>
 <cell>1.589</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>AND3_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.729</cell>
 <cell>455</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N:ALn</cell>
 <cell>net</cell>
 <cell>AND3_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.605</cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.566</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.137</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>N/C</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.400</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>N/C</cell>
 <cell>903</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR3_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.547</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.061</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET CCC_111MHz_0/CCC_111MHz_0/pll_inst_0/OUT0 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET CCC_111MHz_0/CCC_111MHz_0/pll_inst_0/OUT0 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET DQS_0[0] to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text>No Path</text>
</section>
<section>
<name>SET DQS_0[1] to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>8.877</cell>
 <cell>8.757</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>8.882</cell>
 <cell>8.762</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:CLK</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IxC8cfe2fD8[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>8.885</cell>
 <cell>8.765</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:CLK</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/IwBf3wCAucs[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>8.886</cell>
 <cell>8.766</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>0.188</cell>
 <cell>0.120</cell>
 <cell>8.874</cell>
 <cell>8.754</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.757</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.120</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.318</cell>
 <cell>7.318</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>7.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>7.530</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.405</cell>
 <cell>7.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>8.055</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>8.332</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>8.370</cell>
 <cell>1709</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.319</cell>
 <cell>8.689</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.768</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/IfxGauAJioEgzl7D9CknJrvlHLC9wq:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_279</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.069</cell>
 <cell>8.837</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/IfxGauAJioEgzl7D9CknJrvlHLC9wq:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.029</cell>
 <cell>8.866</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/MSC_net_280</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.011</cell>
 <cell>8.877</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>8.891</cell>
 <cell>8.891</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>9.033</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>9.129</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>9.573</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>9.705</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.302</cell>
 <cell>10.007</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>10.050</cell>
 <cell>1709</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>10.410</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-1.721</cell>
 <cell>8.689</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Ib1kHLJqfyjKwjss[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.068</cell>
 <cell>8.757</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.757</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>switch_i[3]</cell>
 <cell>PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:D</cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell>0.111</cell>
 <cell>11.527</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>switch_i[0]</cell>
 <cell>PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/DFF1:D</cell>
 <cell>3.995</cell>
 <cell></cell>
 <cell>3.995</cell>
 <cell></cell>
 <cell>0.111</cell>
 <cell>11.278</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>switch_i[1]</cell>
 <cell>PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/DFF1:D</cell>
 <cell>4.015</cell>
 <cell></cell>
 <cell>4.015</cell>
 <cell></cell>
 <cell>0.111</cell>
 <cell>11.251</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RX</cell>
 <cell>CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:D</cell>
 <cell>4.476</cell>
 <cell></cell>
 <cell>4.476</cell>
 <cell></cell>
 <cell>0.111</cell>
 <cell>10.753</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>dip_switch_o[3]</cell>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_Z[3]:D</cell>
 <cell>4.720</cell>
 <cell></cell>
 <cell>4.720</cell>
 <cell></cell>
 <cell>0.111</cell>
 <cell>10.544</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: switch_i[3]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>switch_i[3]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>switch_i_ibuf[3]/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>switch_i[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>switch_i_ibuf[3]/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>0.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>switch_i_ibuf[3]/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>switch_i_ibuf[3]/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.528</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>switch_i_ibuf[3]/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.302</cell>
 <cell>0.830</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:D</cell>
 <cell>net</cell>
 <cell>switch_i_c[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.913</cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.743</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>12.873</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.180</cell>
 <cell>N/C</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB16:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.420</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB16:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>N/C</cell>
 <cell>1016</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB16_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[6]:CLK</cell>
 <cell>led_o[6]</cell>
 <cell>3.920</cell>
 <cell></cell>
 <cell>12.628</cell>
 <cell></cell>
 <cell>12.628</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[5]:CLK</cell>
 <cell>led_o[5]</cell>
 <cell>4.051</cell>
 <cell></cell>
 <cell>12.751</cell>
 <cell></cell>
 <cell>12.751</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[0]:CLK</cell>
 <cell>led_o[0]</cell>
 <cell>4.051</cell>
 <cell></cell>
 <cell>12.759</cell>
 <cell></cell>
 <cell>12.759</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[2]:CLK</cell>
 <cell>led_o[2]</cell>
 <cell>4.195</cell>
 <cell></cell>
 <cell>12.903</cell>
 <cell></cell>
 <cell>12.903</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[3]:CLK</cell>
 <cell>led_o[3]</cell>
 <cell>4.245</cell>
 <cell></cell>
 <cell>12.947</cell>
 <cell></cell>
 <cell>12.947</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[6]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: led_o[6]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.628</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.318</cell>
 <cell>7.318</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>7.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>7.530</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.405</cell>
 <cell>7.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>8.056</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>8.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>8.361</cell>
 <cell>2031</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[6]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>8.708</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreDMA_IO_CTRL_0/axi_io_ctrl_0/led_o_Z[6]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.787</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>led_o_obuf[6]/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>led_o_c[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.170</cell>
 <cell>10.957</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>led_o_obuf[6]/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>11.218</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>led_o_obuf[6]/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>led_o_obuf[6]/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.218</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>led_o_obuf[6]/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.410</cell>
 <cell>12.628</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>led_o[6]</cell>
 <cell>net</cell>
 <cell>led_o[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.628</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.628</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>8.891</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>led_o[6]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0]:ALn</cell>
 <cell>0.262</cell>
 <cell>0.240</cell>
 <cell>8.950</cell>
 <cell>8.710</cell>
 <cell>-0.032</cell>
 <cell>-0.054</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full:ALn</cell>
 <cell>0.262</cell>
 <cell>0.240</cell>
 <cell>8.950</cell>
 <cell>8.710</cell>
 <cell>-0.032</cell>
 <cell>-0.054</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/empty:ALn</cell>
 <cell>0.262</cell>
 <cell>0.240</cell>
 <cell>8.950</cell>
 <cell>8.710</cell>
 <cell>-0.032</cell>
 <cell>-0.054</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/full:ALn</cell>
 <cell>0.262</cell>
 <cell>0.240</cell>
 <cell>8.950</cell>
 <cell>8.710</cell>
 <cell>-0.032</cell>
 <cell>-0.054</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty:ALn</cell>
 <cell>0.263</cell>
 <cell>0.242</cell>
 <cell>8.951</cell>
 <cell>8.709</cell>
 <cell>-0.032</cell>
 <cell>-0.053</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.950</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.710</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.240</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.318</cell>
 <cell>7.318</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>7.447</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>7.530</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.405</cell>
 <cell>7.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>8.055</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.278</cell>
 <cell>8.333</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>8.371</cell>
 <cell>1561</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>8.688</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.767</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0]:ALn</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/fifo_reset_n</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.183</cell>
 <cell>8.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.950</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>8.891</cell>
 <cell>8.891</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>9.033</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>9.129</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>9.573</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>9.705</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>10.008</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>10.051</cell>
 <cell>1561</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.371</cell>
 <cell>10.422</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-1.680</cell>
 <cell>8.742</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.032</cell>
 <cell>8.710</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.710</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_1_rep:ALn</cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell>-0.057</cell>
 <cell>9.182</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_0:ALn</cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell>-0.057</cell>
 <cell>9.182</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_RESET_0/PF_RESET_0/dff_1:ALn</cell>
 <cell>6.835</cell>
 <cell></cell>
 <cell>6.835</cell>
 <cell></cell>
 <cell>-0.061</cell>
 <cell>8.250</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]:ALn</cell>
 <cell>8.145</cell>
 <cell></cell>
 <cell>8.145</cell>
 <cell></cell>
 <cell>-0.058</cell>
 <cell>5.951</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RESETN</cell>
 <cell>PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[101]:ALn</cell>
 <cell>8.145</cell>
 <cell></cell>
 <cell>8.145</cell>
 <cell></cell>
 <cell>-0.058</cell>
 <cell>5.951</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RESETN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_RESET_0/PF_RESET_0/dff_1_rep:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RESETN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RESETN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>0.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RESETN_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.528</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RESETN_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.302</cell>
 <cell>0.830</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_RESET_0/PF_RESET_0/un1_C:A</cell>
 <cell>net</cell>
 <cell>USER_RESETN_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.000</cell>
 <cell>2.830</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_RESET_0/PF_RESET_0/un1_C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>2.926</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_RESET_0/PF_RESET_0/dff_1_rep:ALn</cell>
 <cell>net</cell>
 <cell>PF_RESET_0/PF_RESET_0/un1_INTERNAL_RST_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.994</cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.920</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>12.873</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.180</cell>
 <cell>N/C</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14:A</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.428</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>N/C</cell>
 <cell>97</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_RESET_0/PF_RESET_0/dff_1_rep:CLK</cell>
 <cell>net</cell>
 <cell>PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_RESET_0/PF_RESET_0/dff_1_rep:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.057</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
<section>
<name>SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text>No Path</text>
</section>
<section>
<name>SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain REF_CLK_0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D</cell>
 <cell>0.147</cell>
 <cell>0.070</cell>
 <cell>4.277</cell>
 <cell>4.207</cell>
 <cell>0.071</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0]:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D</cell>
 <cell>0.148</cell>
 <cell>0.072</cell>
 <cell>4.280</cell>
 <cell>4.208</cell>
 <cell>0.071</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[7]:CLK</cell>
 <cell>PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[6]:D</cell>
 <cell>0.150</cell>
 <cell>0.074</cell>
 <cell>4.323</cell>
 <cell>4.249</cell>
 <cell>0.071</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[14]:CLK</cell>
 <cell>PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[13]:D</cell>
 <cell>0.152</cell>
 <cell>0.078</cell>
 <cell>4.325</cell>
 <cell>4.247</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1]:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:D</cell>
 <cell>0.152</cell>
 <cell>0.078</cell>
 <cell>4.314</cell>
 <cell>4.236</cell>
 <cell>0.068</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.277</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.070</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>REF_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>0.347</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.347</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.467</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:A</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c_FAB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.956</cell>
 <cell>3.423</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>3.506</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.271</cell>
 <cell>3.777</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>3.815</cell>
 <cell>242</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:CLK</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>4.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>4.214</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D</cell>
 <cell>net</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>4.277</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.277</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>REF_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.399</cell>
 <cell>0.399</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.399</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.534</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:A</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c_FAB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.650</cell>
 <cell>4.184</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>4.275</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.298</cell>
 <cell>4.573</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>4.616</cell>
 <cell>242</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:CLK</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>4.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.835</cell>
 <cell>4.136</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.071</cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.207</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn</cell>
 <cell>0.212</cell>
 <cell>0.220</cell>
 <cell>4.393</cell>
 <cell>4.173</cell>
 <cell>-0.032</cell>
 <cell>-0.024</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[1]:ALn</cell>
 <cell>0.212</cell>
 <cell>0.220</cell>
 <cell>4.393</cell>
 <cell>4.173</cell>
 <cell>-0.032</cell>
 <cell>-0.024</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[0]:ALn</cell>
 <cell>0.212</cell>
 <cell>0.220</cell>
 <cell>4.393</cell>
 <cell>4.173</cell>
 <cell>-0.032</cell>
 <cell>-0.024</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoSpace[2]:ALn</cell>
 <cell>0.213</cell>
 <cell>0.221</cell>
 <cell>4.394</cell>
 <cell>4.173</cell>
 <cell>-0.032</cell>
 <cell>-0.024</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:ALn</cell>
 <cell>0.213</cell>
 <cell>0.221</cell>
 <cell>4.394</cell>
 <cell>4.173</cell>
 <cell>-0.032</cell>
 <cell>-0.024</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.393</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.173</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>REF_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>0.347</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.347</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>0.467</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:A</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c_FAB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.956</cell>
 <cell>3.423</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>3.506</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.270</cell>
 <cell>3.776</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>3.814</cell>
 <cell>683</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>4.181</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>4.260</cell>
 <cell>250</cell>
 <cell>r</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn</cell>
 <cell>net</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>4.393</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.393</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>REF_CLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.399</cell>
 <cell>0.399</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.399</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>REF_CLK_0_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>0.534</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:A</cell>
 <cell>net</cell>
 <cell>REF_CLK_0_c_FAB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.650</cell>
 <cell>4.184</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>4.275</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>4.572</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKINT_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.043</cell>
 <cell>4.615</cell>
 <cell>683</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:CLK</cell>
 <cell>net</cell>
 <cell>CLKINT_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.413</cell>
 <cell>5.028</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.823</cell>
 <cell>4.205</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>-0.032</cell>
 <cell>4.173</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.173</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain REF_CLK_PAD_P</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
