
##############################################
# Settings for counter example
##############################################

# Source files
design_path: "examples/rom_chisel"
design_path_whitelist: ['project', 'src', 'build.sbt'] # path/pattern of what should be copied from design_path
design_path_blacklist: [] # path/pattern of what should NOT be copied from design_path

# Generate the rtl (from chisel for example)
generate_rtl: Yes
generate_command: "sbt 'runMain synthetix.Rom --o=rtl'" # this requires sbt and firtool
generate_output: "rtl" # path of the generated rtl

# Generated design settings
top_level_file: "rom.sv"
top_level_module: "rom"
clock_signal: "clock"
reset_signal: "reset"

# Delimiters for parameter files
use_parameters: No

# Default frequencies (in MHz)
fmax_synthesis:
  lower_bound: 50
  upper_bound: 1500
custom_freq_synthesis:
  list: [50, 100]

# Optional target-specific frequencies (in MHz)
xc7s25-csga225-1:
  fmax_synthesis:
    lower_bound: 100
    upper_bound: 900
  custom_freq_synthesis:
    list: [50, 100]
xc7a100t-csg324-1:
  fmax_synthesis:
    lower_bound: 250
    upper_bound: 900
  custom_freq_synthesis:
    list: [50, 100]
xc7k70t-fbg676-2:
  fmax_synthesis:
    lower_bound: 200
    upper_bound: 1800
  custom_freq_synthesis:
    list: [50, 100]
XFAB180CMOS:
  fmax_synthesis:
    lower_bound: 400
    upper_bound: 700
  custom_freq_synthesis:
    list: [50, 100]
AMS350CMOS:
  fmax_synthesis:
    lower_bound: 60
    upper_bound: 160
  custom_freq_synthesis:
    list: [50, 100]
