{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771226385254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 15 23:19:45 2026 " "Processing started: Sun Feb 15 23:19:45 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771226385259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226385259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mpeg2fpga " "Command: quartus_sta mpeg2fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226385261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1771226385314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 12 " "Ignored 12 assignments for entity \"pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226386891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226386891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226387003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226387003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226387033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226387033 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1771226388614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1771226388614 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388614 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388713 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 108 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 108 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 43 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 43 -duty_cycle 50.00 -name \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1771226388856 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 14 *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk clock " "Ignored filter at sys_top.sdc(14): *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk could not be matched with a clock" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388859 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups sys_top.sdc 13 Argument -group with value \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at sys_top.sdc(13): Argument -group with value \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive \\\n   -group \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_audio\|pll_audio_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ spi_sck\}\] \\\n   -group \[get_clocks \{ hdmi_sck\}\] \\\n   -group \[get_clocks \{ *\|h2f_user0_clk\}\] \\\n   -group \[get_clocks \{ FPGA_CLK1_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK2_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK3_50 \}\] " "set_clock_groups -exclusive \\\n   -group \[get_clocks \{ *\|pll\|pll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ pll_audio\|pll_audio_inst\|altera_pll_i\|*\[0\].*\|divclk\}\] \\\n   -group \[get_clocks \{ spi_sck\}\] \\\n   -group \[get_clocks \{ hdmi_sck\}\] \\\n   -group \[get_clocks \{ *\|h2f_user0_clk\}\] \\\n   -group \[get_clocks \{ FPGA_CLK1_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK2_50 \}\] \\\n   -group \[get_clocks \{ FPGA_CLK3_50 \}\]" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771226388859 ""}  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 13 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 60 arc* clock or keeper " "Ignored filter at sys_top.sdc(60): arc* could not be matched with a clock or keeper" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 61 arx* clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(61): arx* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 61 ary* clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(61): ary* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path sys_top.sdc 61 Argument <from> is not an object ID " "Ignored set_false_path at sys_top.sdc(61): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{arx* ary*\} " "set_false_path -from \{arx* ary*\}" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771226388870 ""}  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 63 ColorBurst_Range* clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(63): ColorBurst_Range* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 63 PhaseInc* clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(63): PhaseInc* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 63 cvbs clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(63): cvbs could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 63 pal_en clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(63): pal_en could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sys_top.sdc 63 yc_en clock or keeper or register or port or pin or cell or partition " "Ignored filter at sys_top.sdc(63): yc_en could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388876 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path sys_top.sdc 63 Argument <from> is not an object ID " "Ignored set_false_path at sys_top.sdc(63): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{ColorBurst_Range* PhaseInc* pal_en cvbs yc_en\} " "set_false_path -from \{ColorBurst_Range* PhaseInc* pal_en cvbs yc_en\}" {  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1771226388876 ""}  } { { "C:/code/mpeg2fpga-master/sys/sys_top.sdc" "" { Text "C:/code/mpeg2fpga-master/sys/sys_top.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388876 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226388998 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226388998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389164 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1771226389173 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771226389192 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389514 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389515 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389526 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389605 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389606 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771226389627 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.958 " "Worst-case setup slack is -85.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.958          -13537.494 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -85.958          -13537.494 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.096           -4620.980 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -25.096           -4620.980 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.994            -680.871 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -23.994            -680.871 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.456            -967.478 FPGA_CLK1_50  " "   -9.456            -967.478 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.695            -244.126 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.695            -244.126 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.012            -712.894 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.012            -712.894 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.325            -517.730 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -7.325            -517.730 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.569             -12.212 FPGA_CLK2_50  " "   -6.569             -12.212 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.022               0.000 spi_sck  " "    4.022               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389629 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389701 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389702 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389713 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389722 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389722 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -84.123 " "Worst-case hold slack is -84.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.123          -13053.565 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -84.123          -13053.565 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.590             -70.989 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -35.590             -70.989 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.508            -295.242 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.508            -295.242 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411            -152.240 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.411            -152.240 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.214             -24.636 FPGA_CLK1_50  " "   -3.214             -24.636 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940              -2.109 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.940              -2.109 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.339               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 FPGA_CLK2_50  " "    0.389               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 spi_sck  " "    0.403               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.970 " "Worst-case recovery slack is -6.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.970            -211.391 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.970            -211.391 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.314           -1463.239 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.314           -1463.239 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.515               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.425               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.425               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.151               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.151               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.596               0.000 FPGA_CLK1_50  " "   17.596               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389763 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.757 " "Worst-case removal slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.757               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.789               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.935               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.074               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.112               0.000 FPGA_CLK1_50  " "    1.112               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    1.402               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.954               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.954               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.193               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.593               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.593               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.206               0.000 spi_sck  " "    4.206               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 FPGA_CLK1_50  " "    9.202               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.209               0.000 FPGA_CLK2_50  " "    9.209               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 FPGA_CLK3_50  " "    9.730               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.075               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.075               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.479               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.479               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.927               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.927               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226389807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226389807 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 371 synchronizer chains. " "Report Metastability: Found 371 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771226390028 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226390028 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771226390042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226390097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226396046 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226397149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397186 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397394 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397394 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771226397418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.908 " "Worst-case setup slack is -85.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.908          -13498.355 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -85.908          -13498.355 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.541           -4093.127 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -23.541           -4093.127 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.623            -629.442 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -22.623            -629.442 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.253            -911.463 FPGA_CLK1_50  " "   -9.253            -911.463 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.602            -234.678 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.602            -234.678 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.855            -703.876 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.855            -703.876 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.103            -497.858 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -7.103            -497.858 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.967             -10.986 FPGA_CLK2_50  " "   -5.967             -10.986 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.312               0.000 spi_sck  " "    4.312               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397419 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397482 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397482 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397493 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397500 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397500 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -84.214 " "Worst-case hold slack is -84.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.214          -13082.960 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -84.214          -13082.960 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.404             -70.427 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -35.404             -70.427 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.314            -286.094 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.314            -286.094 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.315            -155.635 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.315            -155.635 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.305             -26.145 FPGA_CLK1_50  " "   -3.305             -26.145 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970              -2.469 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.970              -2.469 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 FPGA_CLK2_50  " "    0.370               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 spi_sck  " "    0.381               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.848 " "Worst-case recovery slack is -6.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.848            -206.765 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.848            -206.765 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.198           -1433.224 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.198           -1433.224 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.588               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.601               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.601               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.298               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    6.298               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.712               0.000 FPGA_CLK1_50  " "   17.712               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397536 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.744 " "Worst-case removal slack is 0.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.744               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.815               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.913               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.011               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 FPGA_CLK1_50  " "    1.031               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    1.251               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.934               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.934               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.177               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.177               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.572               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.219               0.000 spi_sck  " "    4.219               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.299               0.000 FPGA_CLK1_50  " "    9.299               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.316               0.000 FPGA_CLK2_50  " "    9.316               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754               0.000 FPGA_CLK3_50  " "    9.754               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.053               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.053               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.454               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.454               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.897               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.897               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226397576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397576 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 371 synchronizer chains. " "Report Metastability: Found 371 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771226397740 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226397740 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771226397746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226398038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226402370 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226403386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403423 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403496 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403496 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771226403519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.854 " "Worst-case setup slack is -80.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.854          -12209.611 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -80.854          -12209.611 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.587           -3335.181 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -17.587           -3335.181 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.542            -288.224 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -12.542            -288.224 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.492            -245.596 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.492            -245.596 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.681            -499.055 FPGA_CLK1_50  " "   -4.681            -499.055 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941            -277.712 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -3.941            -277.712 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.913              -7.224 FPGA_CLK2_50  " "   -3.913              -7.224 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.844            -337.897 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.844            -337.897 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.517               0.000 spi_sck  " "    6.517               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403521 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403582 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403582 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403592 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403599 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403599 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -81.659 " "Worst-case hold slack is -81.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.659          -12801.385 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -81.659          -12801.385 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.967             -73.763 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -36.967             -73.763 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.767            -373.344 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.767            -373.344 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755             -13.398 FPGA_CLK1_50  " "   -1.755             -13.398 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459             -38.535 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -1.459             -38.535 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -1.794 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.642              -1.794 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FPGA_CLK2_50  " "    0.181               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 spi_sck  " "    0.186               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.745 " "Worst-case recovery slack is -3.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.745            -106.365 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.745            -106.365 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.133            -720.622 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.133            -720.622 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.797               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.928               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.928               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.813               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.813               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.815               0.000 FPGA_CLK1_50  " "   18.815               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403633 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.224 " "Worst-case removal slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.224               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.295               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.393               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.526               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 FPGA_CLK1_50  " "    0.541               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.726               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.252               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.252               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.512               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.512               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.901               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.901               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.576               0.000 spi_sck  " "    4.576               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.137               0.000 FPGA_CLK1_50  " "    9.137               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.138               0.000 FPGA_CLK2_50  " "    9.138               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.347               0.000 FPGA_CLK3_50  " "    9.347               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.396               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.396               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.791               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.791               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.229               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.229               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226403672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403672 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 371 synchronizer chains. " "Report Metastability: Found 371 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771226403834 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226403834 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1771226403839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1771226404587 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404624 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404694 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404695 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1771226404719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.309 " "Worst-case setup slack is -80.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.309          -12080.723 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -80.309          -12080.723 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.460           -2662.231 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -14.460           -2662.231 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.030            -213.151 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.030            -213.151 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.477            -245.006 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.477            -245.006 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809            -395.961 FPGA_CLK1_50  " "   -3.809            -395.961 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.511            -304.005 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.511            -304.005 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378            -238.129 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -3.378            -238.129 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944              -5.394 FPGA_CLK2_50  " "   -2.944              -5.394 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.159               0.000 spi_sck  " "    7.159               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404720 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404782 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404782 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404792 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404799 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404799 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -81.646 " "Worst-case hold slack is -81.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.646          -12829.104 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -81.646          -12829.104 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.093             -74.057 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -37.093             -74.057 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.856            -393.866 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.856            -393.866 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747             -15.751 FPGA_CLK1_50  " "   -1.747             -15.751 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350             -37.633 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -1.350             -37.633 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.702              -2.367 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "   -0.702              -2.367 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.137               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 FPGA_CLK2_50  " "    0.169               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 spi_sck  " "    0.172               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.394 " "Worst-case recovery slack is -3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394             -94.417 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.394             -94.417 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758            -639.331 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.758            -639.331 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.089               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    5.089               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.242               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.242               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.193               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    8.193               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.954               0.000 FPGA_CLK1_50  " "   18.954               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404833 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "The launch and latch times for the relationship between source clock: emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk and destination clock: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.152 " "Worst-case removal slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.205               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.304               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.420               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 FPGA_CLK1_50  " "    0.465               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.565               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.462 " "Worst-case minimum pulse width slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.462               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.259               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.516               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.516               0.000 emu\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.903               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.903               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.567               0.000 spi_sck  " "    4.567               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.076               0.000 FPGA_CLK1_50  " "    9.076               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.078               0.000 FPGA_CLK2_50  " "    9.078               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 FPGA_CLK3_50  " "    9.274               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.400               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.400               0.000 emu\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.796               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.796               0.000 emu\|sys_pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.231               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.231               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1771226404869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226404869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 371 synchronizer chains. " "Report Metastability: Found 371 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1771226405033 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226405033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226406217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226406218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 62 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6254 " "Peak virtual memory: 6254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771226406407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 15 23:20:06 2026 " "Processing ended: Sun Feb 15 23:20:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771226406407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771226406407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771226406407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1771226406407 ""}
