INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/master_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2458] undeclared symbol spi_en, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:87]
INFO: [VRFC 10-2458] undeclared symbol en_out, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/spi.sv:114]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:52]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:53]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:56]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:57]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:60]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:61]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:65]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:66]
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:68]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:69]
INFO: [VRFC 10-2458] undeclared symbol wr, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:79]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:79]
INFO: [VRFC 10-2458] undeclared symbol clkslow, assumed default net type wire [/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sources_1/new/top.sv:97]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2019/9deda/Desktop/SignalGenerator/SignalGenerator.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
