; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [74 x i8] c"inductor_cache/s5/cs5up6j5ahbm2jdprfcjxlwh5lrppcxtgo5ioycgxk44vzq43hte.py\00"
@assertMessage_0 = internal constant [35 x i8] c"index out of bounds: 0 <= tmp4 < 4\00"
@global_smem = external addrspace(3) global [0 x i8], align 16

; Function Attrs: noreturn
declare !dbg !7 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define void @triton_per_fused_add_clone_mean_mul_pow_sub_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !11 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 2, !dbg !12
  %9 = and i32 %8, 12, !dbg !12
  %10 = and i32 %8, 252, !dbg !12
  %11 = and i32 %7, 48, !dbg !13
  %12 = or disjoint i32 %9, %11, !dbg !14
  %13 = or disjoint i32 %12, 2, !dbg !14
  %14 = zext nneg i32 %12 to i64, !dbg !15
  %15 = getelementptr i64, ptr addrspace(1) %1, i64 %14, !dbg !15
  %16 = zext nneg i32 %13 to i64, !dbg !15
  %17 = getelementptr i64, ptr addrspace(1) %1, i64 %16, !dbg !15
  %18 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %15, i1 true) #5, !dbg !16
  %19 = extractvalue { i64, i64 } %18, 0, !dbg !16
  %20 = extractvalue { i64, i64 } %18, 1, !dbg !16
  %21 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %17, i1 true) #5, !dbg !16
  %22 = extractvalue { i64, i64 } %21, 0, !dbg !16
  %23 = extractvalue { i64, i64 } %21, 1, !dbg !16
  %24 = zext nneg i32 %10 to i64, !dbg !17
  %25 = getelementptr float, ptr addrspace(1) %3, i64 %24, !dbg !17
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %25, i1 true) #5, !dbg !18
  %27 = insertelement <4 x i64> poison, i64 %19, i64 0, !dbg !19
  %28 = insertelement <4 x i64> %27, i64 %20, i64 1, !dbg !19
  %29 = insertelement <4 x i64> %28, i64 %22, i64 2, !dbg !19
  %30 = insertelement <4 x i64> %29, i64 %23, i64 3, !dbg !19
  %31 = lshr <4 x i64> %30, splat (i64 61), !dbg !19
  %32 = and <4 x i64> %31, splat (i64 4), !dbg !19
  %33 = add <4 x i64> %32, %30, !dbg !19
  %34 = tail call i64 @llvm.vector.reduce.or.v4i64(<4 x i64> %33), !dbg !20
  %.not = icmp ult i64 %34, 4, !dbg !20
  br i1 %.not, label %36, label %35, !dbg !20

35:                                               ; preds = %6
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 40, ptr nonnull @assertFunc_0, i64 1), !dbg !20
  unreachable, !dbg !20

36:                                               ; preds = %6
  %37 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !18
  %38 = bitcast i32 %37 to float, !dbg !18
  %39 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !18
  %40 = bitcast i32 %39 to float, !dbg !18
  %41 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !18
  %42 = bitcast i32 %41 to float, !dbg !18
  %43 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !18
  %44 = bitcast i32 %43 to float, !dbg !18
  %45 = lshr i32 %8, 4, !dbg !21
  %46 = and i32 %45, 3, !dbg !21
  %47 = lshr i32 %7, 5, !dbg !12
  %48 = and i32 %7, 31, !dbg !12
  tail call void @llvm.nvvm.barrier0(), !dbg !20
  %49 = extractelement <4 x i64> %33, i64 0, !dbg !22
  %50 = shl i64 %49, 2, !dbg !22
  %51 = extractelement <4 x i64> %33, i64 1, !dbg !22
  %52 = shl i64 %51, 2, !dbg !22
  %53 = extractelement <4 x i64> %33, i64 2, !dbg !22
  %54 = shl i64 %53, 2, !dbg !22
  %55 = extractelement <4 x i64> %33, i64 3, !dbg !22
  %56 = shl nuw nsw i64 %55, 2, !dbg !22
  %57 = zext nneg i32 %46 to i64, !dbg !23
  %58 = or disjoint i64 %50, %57, !dbg !23
  %59 = or disjoint i64 %52, %57, !dbg !23
  %60 = or disjoint i64 %54, %57, !dbg !23
  %61 = or disjoint i64 %56, %57, !dbg !23
  %62 = getelementptr float, ptr addrspace(1) %2, i64 %58, !dbg !24
  %63 = getelementptr float, ptr addrspace(1) %2, i64 %59, !dbg !24
  %64 = getelementptr float, ptr addrspace(1) %2, i64 %60, !dbg !24
  %65 = getelementptr float, ptr addrspace(1) %2, i64 %61, !dbg !24
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %62, i1 true) #5, !dbg !25
  %67 = bitcast i32 %66 to float, !dbg !25
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 true) #5, !dbg !25
  %69 = bitcast i32 %68 to float, !dbg !25
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 true) #5, !dbg !25
  %71 = bitcast i32 %70 to float, !dbg !25
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 true) #5, !dbg !25
  %73 = bitcast i32 %72 to float, !dbg !25
  %74 = fsub float %67, %44, !dbg !26
  %75 = fsub float %69, %42, !dbg !26
  %76 = fsub float %71, %40, !dbg !26
  %77 = fsub float %73, %38, !dbg !26
  %78 = fmul float %74, %74, !dbg !27
  %79 = fmul float %75, %75, !dbg !27
  %80 = fmul float %76, %76, !dbg !27
  %81 = fmul float %77, %77, !dbg !27
  %82 = fadd float %78, %79, !dbg !28
  %83 = fadd float %82, %80, !dbg !28
  %84 = fadd float %83, %81, !dbg !28
  %85 = bitcast float %84 to i32, !dbg !33
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 16, i32 31), !dbg !33
  %87 = bitcast i32 %86 to float, !dbg !33
  %88 = fadd float %84, %87, !dbg !28
  %89 = bitcast float %88 to i32, !dbg !33
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 8, i32 31), !dbg !33
  %91 = bitcast i32 %90 to float, !dbg !33
  %92 = fadd float %88, %91, !dbg !28
  %93 = bitcast float %92 to i32, !dbg !33
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 4, i32 31), !dbg !33
  %95 = bitcast i32 %94 to float, !dbg !33
  %96 = fadd float %92, %95, !dbg !28
  %97 = bitcast float %96 to i32, !dbg !33
  %98 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %97, i32 2, i32 31), !dbg !33
  %99 = bitcast i32 %98 to float, !dbg !33
  %100 = fadd float %96, %99, !dbg !28
  %101 = bitcast float %100 to i32, !dbg !33
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 1, i32 31), !dbg !33
  %103 = bitcast i32 %102 to float, !dbg !33
  %104 = fadd float %100, %103, !dbg !28
  %105 = icmp eq i32 %48, 0, !dbg !33
  %106 = and i32 %47, 1, !dbg !33
  %107 = getelementptr float, ptr addrspace(3) @global_smem, i32 %106, !dbg !33
  %108 = bitcast float %104 to <1 x i32>, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %107, <1 x i32> %108, i1 %105) #5, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %109 = icmp slt i32 %7, 2, !dbg !33
  %110 = getelementptr float, ptr addrspace(3) @global_smem, i32 %7, !dbg !33
  %111 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %110, i1 %109) #5, !dbg !33
  %112 = bitcast i32 %111 to float, !dbg !33
  %113 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %111, i32 1, i32 31), !dbg !33
  %114 = bitcast i32 %113 to float, !dbg !33
  %115 = fadd float %112, %114, !dbg !28
  %116 = and i32 %7, 1, !dbg !33
  %117 = icmp eq i32 %116, 0, !dbg !33
  %118 = and i1 %109, %117, !dbg !33
  %119 = bitcast float %115 to <1 x i32>, !dbg !33
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %110, <1 x i32> %119, i1 %118) #5, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %120 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !33
  %121 = fadd float %120, 0.000000e+00, !dbg !34
  %122 = fadd float %74, %44, !dbg !38
  %123 = fadd float %75, %42, !dbg !38
  %124 = fadd float %76, %40, !dbg !38
  %125 = fadd float %77, %38, !dbg !38
  %126 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %121, float 2.560000e+02) #5, !dbg !39
  %127 = fmul float %126, 4.000000e+00, !dbg !40
  %128 = fadd float %126, %127, !dbg !41
  %129 = getelementptr float, ptr addrspace(1) %4, i64 %24, !dbg !42
  %130 = bitcast float %122 to i32, !dbg !43
  %131 = bitcast float %123 to i32, !dbg !43
  %132 = bitcast float %124 to i32, !dbg !43
  %133 = bitcast float %125 to i32, !dbg !43
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %130, i32 %131, i32 %132, i32 %133, ptr addrspace(1) %129, i1 true) #5, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %urem = and i32 %7, 63, !dbg !45
  %134 = icmp eq i32 %urem, 0, !dbg !45
  %135 = bitcast float %128 to i32, !dbg !45
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %135, ptr addrspace(1) %0, i1 %134) #5, !dbg !45
  ret void, !dbg !46
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.vector.reduce.or.v4i64(<4 x i64>) #4

attributes #0 = { noreturn }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #4 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cs5up6j5ahbm2jdprfcjxlwh5lrppcxtgo5ioycgxk44vzq43hte.py", directory: "inductor_cache/s5")
!4 = !{ptr @triton_per_fused_add_clone_mean_mul_pow_sub_3, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_clone_mean_mul_pow_sub_3, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !8, file: !8, type: !9, spFlags: DISPFlagOptimized)
!8 = !DIFile(filename: "<unknown>", directory: "")
!9 = !DISubroutineType(cc: DW_CC_normal, types: !10)
!10 = !{}
!11 = distinct !DISubprogram(name: "triton_per_fused_add_clone_mean_mul_pow_sub_3", linkageName: "triton_per_fused_add_clone_mean_mul_pow_sub_3", scope: !3, file: !3, line: 19, type: !9, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!12 = !DILocation(line: 27, column: 26, scope: !11)
!13 = !DILocation(line: 31, column: 19, scope: !11)
!14 = !DILocation(line: 34, column: 35, scope: !11)
!15 = !DILocation(line: 34, column: 30, scope: !11)
!16 = !DILocation(line: 34, column: 43, scope: !11)
!17 = !DILocation(line: 35, column: 30, scope: !11)
!18 = !DILocation(line: 35, column: 35, scope: !11)
!19 = !DILocation(line: 39, column: 32, scope: !11)
!20 = !DILocation(line: 40, column: 47, scope: !11)
!21 = !DILocation(line: 32, column: 21, scope: !11)
!22 = !DILocation(line: 41, column: 37, scope: !11)
!23 = !DILocation(line: 41, column: 35, scope: !11)
!24 = !DILocation(line: 41, column: 30, scope: !11)
!25 = !DILocation(line: 41, column: 44, scope: !11)
!26 = !DILocation(line: 42, column: 18, scope: !11)
!27 = !DILocation(line: 43, column: 18, scope: !11)
!28 = !DILocation(line: 256, column: 15, scope: !29, inlinedAt: !32)
!29 = distinct !DILexicalBlockFile(scope: !31, file: !30, discriminator: 0)
!30 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!31 = distinct !DILexicalBlockFile(scope: !11, file: !30, discriminator: 0)
!32 = !DILocation(line: 45, column: 59, scope: !11)
!33 = !DILocation(line: 267, column: 36, scope: !31, inlinedAt: !32)
!34 = !DILocation(line: 73, column: 15, scope: !35, inlinedAt: !37)
!35 = distinct !DILexicalBlockFile(scope: !11, file: !36, discriminator: 0)
!36 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!37 = !DILocation(line: 45, column: 45, scope: !11)
!38 = !DILocation(line: 46, column: 19, scope: !11)
!39 = !DILocation(line: 48, column: 20, scope: !11)
!40 = !DILocation(line: 50, column: 20, scope: !11)
!41 = !DILocation(line: 51, column: 20, scope: !11)
!42 = !DILocation(line: 52, column: 25, scope: !11)
!43 = !DILocation(line: 52, column: 64, scope: !11)
!44 = !DILocation(line: 53, column: 4, scope: !11)
!45 = !DILocation(line: 54, column: 63, scope: !11)
!46 = !DILocation(line: 54, column: 4, scope: !11)
