<stg><name>mm_Pipeline_row</name>


<trans_list>

<trans id="254" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %B_buff_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_63_reload

]]></Node>
<StgValue><ssdm name="B_buff_63_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %B_buff_55_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_55_reload

]]></Node>
<StgValue><ssdm name="B_buff_55_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %B_buff_47_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_47_reload

]]></Node>
<StgValue><ssdm name="B_buff_47_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %B_buff_39_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_39_reload

]]></Node>
<StgValue><ssdm name="B_buff_39_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %B_buff_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_31_reload

]]></Node>
<StgValue><ssdm name="B_buff_31_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %B_buff_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_23_reload

]]></Node>
<StgValue><ssdm name="B_buff_23_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %B_buff_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_15_reload

]]></Node>
<StgValue><ssdm name="B_buff_15_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %B_buff_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_7_reload

]]></Node>
<StgValue><ssdm name="B_buff_7_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %B_buff_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_62_reload

]]></Node>
<StgValue><ssdm name="B_buff_62_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %B_buff_54_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_54_reload

]]></Node>
<StgValue><ssdm name="B_buff_54_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %B_buff_46_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_46_reload

]]></Node>
<StgValue><ssdm name="B_buff_46_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %B_buff_38_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_38_reload

]]></Node>
<StgValue><ssdm name="B_buff_38_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %B_buff_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_30_reload

]]></Node>
<StgValue><ssdm name="B_buff_30_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %B_buff_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_22_reload

]]></Node>
<StgValue><ssdm name="B_buff_22_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %B_buff_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_14_reload

]]></Node>
<StgValue><ssdm name="B_buff_14_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %B_buff_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_6_reload

]]></Node>
<StgValue><ssdm name="B_buff_6_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %B_buff_61_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_61_reload

]]></Node>
<StgValue><ssdm name="B_buff_61_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %B_buff_53_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_53_reload

]]></Node>
<StgValue><ssdm name="B_buff_53_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %B_buff_45_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_45_reload

]]></Node>
<StgValue><ssdm name="B_buff_45_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %B_buff_37_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_37_reload

]]></Node>
<StgValue><ssdm name="B_buff_37_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %B_buff_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_29_reload

]]></Node>
<StgValue><ssdm name="B_buff_29_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %B_buff_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_21_reload

]]></Node>
<StgValue><ssdm name="B_buff_21_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %B_buff_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_13_reload

]]></Node>
<StgValue><ssdm name="B_buff_13_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %B_buff_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_5_reload

]]></Node>
<StgValue><ssdm name="B_buff_5_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %B_buff_60_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_60_reload

]]></Node>
<StgValue><ssdm name="B_buff_60_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %B_buff_52_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_52_reload

]]></Node>
<StgValue><ssdm name="B_buff_52_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %B_buff_44_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_44_reload

]]></Node>
<StgValue><ssdm name="B_buff_44_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %B_buff_36_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_36_reload

]]></Node>
<StgValue><ssdm name="B_buff_36_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %B_buff_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_28_reload

]]></Node>
<StgValue><ssdm name="B_buff_28_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %B_buff_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_20_reload

]]></Node>
<StgValue><ssdm name="B_buff_20_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %B_buff_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_12_reload

]]></Node>
<StgValue><ssdm name="B_buff_12_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %B_buff_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_4_reload

]]></Node>
<StgValue><ssdm name="B_buff_4_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %B_buff_59_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_59_reload

]]></Node>
<StgValue><ssdm name="B_buff_59_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %B_buff_51_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_51_reload

]]></Node>
<StgValue><ssdm name="B_buff_51_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %B_buff_43_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_43_reload

]]></Node>
<StgValue><ssdm name="B_buff_43_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %B_buff_35_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_35_reload

]]></Node>
<StgValue><ssdm name="B_buff_35_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %B_buff_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_27_reload

]]></Node>
<StgValue><ssdm name="B_buff_27_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %B_buff_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_19_reload

]]></Node>
<StgValue><ssdm name="B_buff_19_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %B_buff_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_11_reload

]]></Node>
<StgValue><ssdm name="B_buff_11_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %B_buff_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_3_reload

]]></Node>
<StgValue><ssdm name="B_buff_3_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %B_buff_58_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_58_reload

]]></Node>
<StgValue><ssdm name="B_buff_58_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %B_buff_50_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_50_reload

]]></Node>
<StgValue><ssdm name="B_buff_50_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %B_buff_42_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_42_reload

]]></Node>
<StgValue><ssdm name="B_buff_42_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %B_buff_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_34_reload

]]></Node>
<StgValue><ssdm name="B_buff_34_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %B_buff_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_26_reload

]]></Node>
<StgValue><ssdm name="B_buff_26_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %B_buff_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_18_reload

]]></Node>
<StgValue><ssdm name="B_buff_18_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %B_buff_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_10_reload

]]></Node>
<StgValue><ssdm name="B_buff_10_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %B_buff_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_2_reload

]]></Node>
<StgValue><ssdm name="B_buff_2_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %B_buff_57_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_57_reload

]]></Node>
<StgValue><ssdm name="B_buff_57_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %B_buff_49_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_49_reload

]]></Node>
<StgValue><ssdm name="B_buff_49_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %B_buff_41_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_41_reload

]]></Node>
<StgValue><ssdm name="B_buff_41_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %B_buff_33_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_33_reload

]]></Node>
<StgValue><ssdm name="B_buff_33_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %B_buff_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_25_reload

]]></Node>
<StgValue><ssdm name="B_buff_25_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %B_buff_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_17_reload

]]></Node>
<StgValue><ssdm name="B_buff_17_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %B_buff_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_9_reload

]]></Node>
<StgValue><ssdm name="B_buff_9_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %B_buff_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_1_reload

]]></Node>
<StgValue><ssdm name="B_buff_1_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %B_buff_56_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_56_reload

]]></Node>
<StgValue><ssdm name="B_buff_56_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %B_buff_48_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_48_reload

]]></Node>
<StgValue><ssdm name="B_buff_48_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %B_buff_40_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_40_reload

]]></Node>
<StgValue><ssdm name="B_buff_40_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %B_buff_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_32_reload

]]></Node>
<StgValue><ssdm name="B_buff_32_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %B_buff_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_24_reload

]]></Node>
<StgValue><ssdm name="B_buff_24_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %B_buff_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_16_reload

]]></Node>
<StgValue><ssdm name="B_buff_16_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %B_buff_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_8_reload

]]></Node>
<StgValue><ssdm name="B_buff_8_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %B_buff_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_reload

]]></Node>
<StgValue><ssdm name="B_buff_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:65 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:66 %br_ln0 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.7:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:1 %icmp_ln38 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.7:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:3 %add_ln38 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.7:4 %br_ln38 = br i1 %icmp_ln38, void %for.inc.7.split, void %for.end28.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
for.inc.7.split:0 %zext_ln38 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:3 %A_buff_addr = getelementptr i32 %A_buff, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:4 %A_buff_load = load i3 %A_buff_addr

]]></Node>
<StgValue><ssdm name="A_buff_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:6 %A_buff_1_addr = getelementptr i32 %A_buff_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_1_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:7 %A_buff_1_load = load i3 %A_buff_1_addr

]]></Node>
<StgValue><ssdm name="A_buff_1_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:9 %A_buff_2_addr = getelementptr i32 %A_buff_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:10 %A_buff_2_load = load i3 %A_buff_2_addr

]]></Node>
<StgValue><ssdm name="A_buff_2_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:12 %A_buff_3_addr = getelementptr i32 %A_buff_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_3_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:13 %A_buff_3_load = load i3 %A_buff_3_addr

]]></Node>
<StgValue><ssdm name="A_buff_3_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:15 %A_buff_4_addr = getelementptr i32 %A_buff_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_4_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:16 %A_buff_4_load = load i3 %A_buff_4_addr

]]></Node>
<StgValue><ssdm name="A_buff_4_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:18 %A_buff_5_addr = getelementptr i32 %A_buff_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_5_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:19 %A_buff_5_load = load i3 %A_buff_5_addr

]]></Node>
<StgValue><ssdm name="A_buff_5_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:21 %A_buff_6_addr = getelementptr i32 %A_buff_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_6_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:22 %A_buff_6_load = load i3 %A_buff_6_addr

]]></Node>
<StgValue><ssdm name="A_buff_6_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:24 %A_buff_7_addr = getelementptr i32 %A_buff_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_buff_7_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:25 %A_buff_7_load = load i3 %A_buff_7_addr

]]></Node>
<StgValue><ssdm name="A_buff_7_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7.split:155 %store_ln38 = store i4 %add_ln38, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0">
<![CDATA[
for.end28.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:4 %A_buff_load = load i3 %A_buff_addr

]]></Node>
<StgValue><ssdm name="A_buff_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:5 %ABij = mul i32 %A_buff_load, i32 %B_buff_reload_read

]]></Node>
<StgValue><ssdm name="ABij"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:7 %A_buff_1_load = load i3 %A_buff_1_addr

]]></Node>
<StgValue><ssdm name="A_buff_1_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:8 %mul_ln44 = mul i32 %A_buff_1_load, i32 %B_buff_8_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:10 %A_buff_2_load = load i3 %A_buff_2_addr

]]></Node>
<StgValue><ssdm name="A_buff_2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:11 %mul_ln44_1 = mul i32 %A_buff_2_load, i32 %B_buff_16_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:13 %A_buff_3_load = load i3 %A_buff_3_addr

]]></Node>
<StgValue><ssdm name="A_buff_3_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:14 %mul_ln44_2 = mul i32 %A_buff_3_load, i32 %B_buff_24_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:16 %A_buff_4_load = load i3 %A_buff_4_addr

]]></Node>
<StgValue><ssdm name="A_buff_4_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:17 %mul_ln44_3 = mul i32 %A_buff_4_load, i32 %B_buff_32_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:19 %A_buff_5_load = load i3 %A_buff_5_addr

]]></Node>
<StgValue><ssdm name="A_buff_5_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:20 %mul_ln44_4 = mul i32 %A_buff_5_load, i32 %B_buff_40_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_4"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:22 %A_buff_6_load = load i3 %A_buff_6_addr

]]></Node>
<StgValue><ssdm name="A_buff_6_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:23 %mul_ln44_5 = mul i32 %A_buff_6_load, i32 %B_buff_48_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_5"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="3">
<![CDATA[
for.inc.7.split:25 %A_buff_7_load = load i3 %A_buff_7_addr

]]></Node>
<StgValue><ssdm name="A_buff_7_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:26 %mul_ln44_6 = mul i32 %A_buff_7_load, i32 %B_buff_56_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_6"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:27 %add_ln44 = add i32 %mul_ln44, i32 %ABij

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:28 %add_ln44_1 = add i32 %mul_ln44_1, i32 %mul_ln44_2

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:29 %add_ln44_2 = add i32 %add_ln44_1, i32 %add_ln44

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:30 %add_ln44_3 = add i32 %mul_ln44_3, i32 %mul_ln44_4

]]></Node>
<StgValue><ssdm name="add_ln44_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:31 %add_ln44_4 = add i32 %mul_ln44_5, i32 %mul_ln44_6

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:32 %add_ln44_5 = add i32 %add_ln44_4, i32 %add_ln44_3

]]></Node>
<StgValue><ssdm name="add_ln44_5"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:33 %ABij_1 = add i32 %add_ln44_5, i32 %add_ln44_2

]]></Node>
<StgValue><ssdm name="ABij_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:34 %AB_buff_addr = getelementptr i32 %AB_buff, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:35 %store_ln47 = store i32 %ABij_1, i3 %AB_buff_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:36 %ABij_2 = mul i32 %A_buff_load, i32 %B_buff_1_reload_read

]]></Node>
<StgValue><ssdm name="ABij_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:37 %mul_ln44_8 = mul i32 %A_buff_1_load, i32 %B_buff_9_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_8"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:38 %mul_ln44_9 = mul i32 %A_buff_2_load, i32 %B_buff_17_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_9"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:39 %mul_ln44_10 = mul i32 %A_buff_3_load, i32 %B_buff_25_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_10"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:40 %mul_ln44_11 = mul i32 %A_buff_4_load, i32 %B_buff_33_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_11"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:41 %mul_ln44_12 = mul i32 %A_buff_5_load, i32 %B_buff_41_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_12"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:42 %mul_ln44_13 = mul i32 %A_buff_6_load, i32 %B_buff_49_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_13"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:43 %mul_ln44_14 = mul i32 %A_buff_7_load, i32 %B_buff_57_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_14"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:44 %add_ln44_7 = add i32 %mul_ln44_8, i32 %ABij_2

]]></Node>
<StgValue><ssdm name="add_ln44_7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:45 %add_ln44_8 = add i32 %mul_ln44_9, i32 %mul_ln44_10

]]></Node>
<StgValue><ssdm name="add_ln44_8"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:46 %add_ln44_9 = add i32 %add_ln44_8, i32 %add_ln44_7

]]></Node>
<StgValue><ssdm name="add_ln44_9"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:47 %add_ln44_10 = add i32 %mul_ln44_11, i32 %mul_ln44_12

]]></Node>
<StgValue><ssdm name="add_ln44_10"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:48 %add_ln44_11 = add i32 %mul_ln44_13, i32 %mul_ln44_14

]]></Node>
<StgValue><ssdm name="add_ln44_11"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:49 %add_ln44_12 = add i32 %add_ln44_11, i32 %add_ln44_10

]]></Node>
<StgValue><ssdm name="add_ln44_12"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:50 %ABij_3 = add i32 %add_ln44_12, i32 %add_ln44_9

]]></Node>
<StgValue><ssdm name="ABij_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:51 %AB_buff_1_addr = getelementptr i32 %AB_buff_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:52 %store_ln47 = store i32 %ABij_3, i3 %AB_buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:53 %ABij_4 = mul i32 %A_buff_load, i32 %B_buff_2_reload_read

]]></Node>
<StgValue><ssdm name="ABij_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:54 %mul_ln44_16 = mul i32 %A_buff_1_load, i32 %B_buff_10_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_16"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:55 %mul_ln44_17 = mul i32 %A_buff_2_load, i32 %B_buff_18_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_17"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:56 %mul_ln44_18 = mul i32 %A_buff_3_load, i32 %B_buff_26_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_18"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:57 %mul_ln44_19 = mul i32 %A_buff_4_load, i32 %B_buff_34_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_19"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:58 %mul_ln44_20 = mul i32 %A_buff_5_load, i32 %B_buff_42_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_20"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:59 %mul_ln44_21 = mul i32 %A_buff_6_load, i32 %B_buff_50_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_21"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:60 %mul_ln44_22 = mul i32 %A_buff_7_load, i32 %B_buff_58_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_22"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:61 %add_ln44_14 = add i32 %mul_ln44_16, i32 %ABij_4

]]></Node>
<StgValue><ssdm name="add_ln44_14"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:62 %add_ln44_15 = add i32 %mul_ln44_17, i32 %mul_ln44_18

]]></Node>
<StgValue><ssdm name="add_ln44_15"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:63 %add_ln44_16 = add i32 %add_ln44_15, i32 %add_ln44_14

]]></Node>
<StgValue><ssdm name="add_ln44_16"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:64 %add_ln44_17 = add i32 %mul_ln44_19, i32 %mul_ln44_20

]]></Node>
<StgValue><ssdm name="add_ln44_17"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:65 %add_ln44_18 = add i32 %mul_ln44_21, i32 %mul_ln44_22

]]></Node>
<StgValue><ssdm name="add_ln44_18"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:66 %add_ln44_19 = add i32 %add_ln44_18, i32 %add_ln44_17

]]></Node>
<StgValue><ssdm name="add_ln44_19"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:67 %ABij_5 = add i32 %add_ln44_19, i32 %add_ln44_16

]]></Node>
<StgValue><ssdm name="ABij_5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:68 %AB_buff_2_addr = getelementptr i32 %AB_buff_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_2_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:69 %store_ln47 = store i32 %ABij_5, i3 %AB_buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:70 %ABij_6 = mul i32 %A_buff_load, i32 %B_buff_3_reload_read

]]></Node>
<StgValue><ssdm name="ABij_6"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:71 %mul_ln44_24 = mul i32 %A_buff_1_load, i32 %B_buff_11_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_24"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:72 %mul_ln44_25 = mul i32 %A_buff_2_load, i32 %B_buff_19_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_25"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:73 %mul_ln44_26 = mul i32 %A_buff_3_load, i32 %B_buff_27_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_26"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:74 %mul_ln44_27 = mul i32 %A_buff_4_load, i32 %B_buff_35_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_27"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:75 %mul_ln44_28 = mul i32 %A_buff_5_load, i32 %B_buff_43_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_28"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:76 %mul_ln44_29 = mul i32 %A_buff_6_load, i32 %B_buff_51_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_29"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:77 %mul_ln44_30 = mul i32 %A_buff_7_load, i32 %B_buff_59_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_30"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:78 %add_ln44_21 = add i32 %mul_ln44_24, i32 %ABij_6

]]></Node>
<StgValue><ssdm name="add_ln44_21"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:79 %add_ln44_22 = add i32 %mul_ln44_25, i32 %mul_ln44_26

]]></Node>
<StgValue><ssdm name="add_ln44_22"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:80 %add_ln44_23 = add i32 %add_ln44_22, i32 %add_ln44_21

]]></Node>
<StgValue><ssdm name="add_ln44_23"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:81 %add_ln44_24 = add i32 %mul_ln44_27, i32 %mul_ln44_28

]]></Node>
<StgValue><ssdm name="add_ln44_24"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:82 %add_ln44_25 = add i32 %mul_ln44_29, i32 %mul_ln44_30

]]></Node>
<StgValue><ssdm name="add_ln44_25"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:83 %add_ln44_26 = add i32 %add_ln44_25, i32 %add_ln44_24

]]></Node>
<StgValue><ssdm name="add_ln44_26"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:84 %ABij_7 = add i32 %add_ln44_26, i32 %add_ln44_23

]]></Node>
<StgValue><ssdm name="ABij_7"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:85 %AB_buff_3_addr = getelementptr i32 %AB_buff_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_3_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:86 %store_ln47 = store i32 %ABij_7, i3 %AB_buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.7.split:1 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.7.split:2 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:87 %ABij_8 = mul i32 %A_buff_load, i32 %B_buff_4_reload_read

]]></Node>
<StgValue><ssdm name="ABij_8"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:88 %mul_ln44_32 = mul i32 %A_buff_1_load, i32 %B_buff_12_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_32"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:89 %mul_ln44_33 = mul i32 %A_buff_2_load, i32 %B_buff_20_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_33"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:90 %mul_ln44_34 = mul i32 %A_buff_3_load, i32 %B_buff_28_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_34"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:91 %mul_ln44_35 = mul i32 %A_buff_4_load, i32 %B_buff_36_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_35"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:92 %mul_ln44_36 = mul i32 %A_buff_5_load, i32 %B_buff_44_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_36"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:93 %mul_ln44_37 = mul i32 %A_buff_6_load, i32 %B_buff_52_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_37"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:94 %mul_ln44_38 = mul i32 %A_buff_7_load, i32 %B_buff_60_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_38"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:95 %add_ln44_28 = add i32 %mul_ln44_32, i32 %ABij_8

]]></Node>
<StgValue><ssdm name="add_ln44_28"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:96 %add_ln44_29 = add i32 %mul_ln44_33, i32 %mul_ln44_34

]]></Node>
<StgValue><ssdm name="add_ln44_29"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:97 %add_ln44_30 = add i32 %add_ln44_29, i32 %add_ln44_28

]]></Node>
<StgValue><ssdm name="add_ln44_30"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:98 %add_ln44_31 = add i32 %mul_ln44_35, i32 %mul_ln44_36

]]></Node>
<StgValue><ssdm name="add_ln44_31"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:99 %add_ln44_32 = add i32 %mul_ln44_37, i32 %mul_ln44_38

]]></Node>
<StgValue><ssdm name="add_ln44_32"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:100 %add_ln44_33 = add i32 %add_ln44_32, i32 %add_ln44_31

]]></Node>
<StgValue><ssdm name="add_ln44_33"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:101 %ABij_9 = add i32 %add_ln44_33, i32 %add_ln44_30

]]></Node>
<StgValue><ssdm name="ABij_9"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:102 %AB_buff_4_addr = getelementptr i32 %AB_buff_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_4_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:103 %store_ln47 = store i32 %ABij_9, i3 %AB_buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:104 %ABij_10 = mul i32 %A_buff_load, i32 %B_buff_5_reload_read

]]></Node>
<StgValue><ssdm name="ABij_10"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:105 %mul_ln44_40 = mul i32 %A_buff_1_load, i32 %B_buff_13_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_40"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:106 %mul_ln44_41 = mul i32 %A_buff_2_load, i32 %B_buff_21_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_41"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:107 %mul_ln44_42 = mul i32 %A_buff_3_load, i32 %B_buff_29_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_42"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:108 %mul_ln44_43 = mul i32 %A_buff_4_load, i32 %B_buff_37_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_43"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:109 %mul_ln44_44 = mul i32 %A_buff_5_load, i32 %B_buff_45_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_44"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:110 %mul_ln44_45 = mul i32 %A_buff_6_load, i32 %B_buff_53_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_45"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:111 %mul_ln44_46 = mul i32 %A_buff_7_load, i32 %B_buff_61_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_46"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:112 %add_ln44_35 = add i32 %mul_ln44_40, i32 %ABij_10

]]></Node>
<StgValue><ssdm name="add_ln44_35"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:113 %add_ln44_36 = add i32 %mul_ln44_41, i32 %mul_ln44_42

]]></Node>
<StgValue><ssdm name="add_ln44_36"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:114 %add_ln44_37 = add i32 %add_ln44_36, i32 %add_ln44_35

]]></Node>
<StgValue><ssdm name="add_ln44_37"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:115 %add_ln44_38 = add i32 %mul_ln44_43, i32 %mul_ln44_44

]]></Node>
<StgValue><ssdm name="add_ln44_38"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:116 %add_ln44_39 = add i32 %mul_ln44_45, i32 %mul_ln44_46

]]></Node>
<StgValue><ssdm name="add_ln44_39"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:117 %add_ln44_40 = add i32 %add_ln44_39, i32 %add_ln44_38

]]></Node>
<StgValue><ssdm name="add_ln44_40"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:118 %ABij_11 = add i32 %add_ln44_40, i32 %add_ln44_37

]]></Node>
<StgValue><ssdm name="ABij_11"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:119 %AB_buff_5_addr = getelementptr i32 %AB_buff_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_5_addr"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:120 %store_ln47 = store i32 %ABij_11, i3 %AB_buff_5_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:121 %ABij_12 = mul i32 %A_buff_load, i32 %B_buff_6_reload_read

]]></Node>
<StgValue><ssdm name="ABij_12"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:122 %mul_ln44_48 = mul i32 %A_buff_1_load, i32 %B_buff_14_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_48"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:123 %mul_ln44_49 = mul i32 %A_buff_2_load, i32 %B_buff_22_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_49"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:124 %mul_ln44_50 = mul i32 %A_buff_3_load, i32 %B_buff_30_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_50"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:125 %mul_ln44_51 = mul i32 %A_buff_4_load, i32 %B_buff_38_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_51"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:126 %mul_ln44_52 = mul i32 %A_buff_5_load, i32 %B_buff_46_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_52"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:127 %mul_ln44_53 = mul i32 %A_buff_6_load, i32 %B_buff_54_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_53"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:128 %mul_ln44_54 = mul i32 %A_buff_7_load, i32 %B_buff_62_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_54"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:129 %add_ln44_42 = add i32 %mul_ln44_48, i32 %ABij_12

]]></Node>
<StgValue><ssdm name="add_ln44_42"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:130 %add_ln44_43 = add i32 %mul_ln44_49, i32 %mul_ln44_50

]]></Node>
<StgValue><ssdm name="add_ln44_43"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:131 %add_ln44_44 = add i32 %add_ln44_43, i32 %add_ln44_42

]]></Node>
<StgValue><ssdm name="add_ln44_44"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:132 %add_ln44_45 = add i32 %mul_ln44_51, i32 %mul_ln44_52

]]></Node>
<StgValue><ssdm name="add_ln44_45"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:133 %add_ln44_46 = add i32 %mul_ln44_53, i32 %mul_ln44_54

]]></Node>
<StgValue><ssdm name="add_ln44_46"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:134 %add_ln44_47 = add i32 %add_ln44_46, i32 %add_ln44_45

]]></Node>
<StgValue><ssdm name="add_ln44_47"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:135 %ABij_13 = add i32 %add_ln44_47, i32 %add_ln44_44

]]></Node>
<StgValue><ssdm name="ABij_13"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:136 %AB_buff_6_addr = getelementptr i32 %AB_buff_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_6_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:137 %store_ln47 = store i32 %ABij_13, i3 %AB_buff_6_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:138 %ABij_14 = mul i32 %A_buff_load, i32 %B_buff_7_reload_read

]]></Node>
<StgValue><ssdm name="ABij_14"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:139 %mul_ln44_56 = mul i32 %A_buff_1_load, i32 %B_buff_15_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_56"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:140 %mul_ln44_57 = mul i32 %A_buff_2_load, i32 %B_buff_23_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_57"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:141 %mul_ln44_58 = mul i32 %A_buff_3_load, i32 %B_buff_31_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_58"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:142 %mul_ln44_59 = mul i32 %A_buff_4_load, i32 %B_buff_39_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_59"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:143 %mul_ln44_60 = mul i32 %A_buff_5_load, i32 %B_buff_47_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_60"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:144 %mul_ln44_61 = mul i32 %A_buff_6_load, i32 %B_buff_55_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_61"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:145 %mul_ln44_62 = mul i32 %A_buff_7_load, i32 %B_buff_63_reload_read

]]></Node>
<StgValue><ssdm name="mul_ln44_62"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:146 %add_ln44_49 = add i32 %mul_ln44_56, i32 %ABij_14

]]></Node>
<StgValue><ssdm name="add_ln44_49"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:147 %add_ln44_50 = add i32 %mul_ln44_57, i32 %mul_ln44_58

]]></Node>
<StgValue><ssdm name="add_ln44_50"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:148 %add_ln44_51 = add i32 %add_ln44_50, i32 %add_ln44_49

]]></Node>
<StgValue><ssdm name="add_ln44_51"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:149 %add_ln44_52 = add i32 %mul_ln44_59, i32 %mul_ln44_60

]]></Node>
<StgValue><ssdm name="add_ln44_52"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:150 %add_ln44_53 = add i32 %mul_ln44_61, i32 %mul_ln44_62

]]></Node>
<StgValue><ssdm name="add_ln44_53"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:151 %add_ln44_54 = add i32 %add_ln44_53, i32 %add_ln44_52

]]></Node>
<StgValue><ssdm name="add_ln44_54"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7.split:152 %ABij_15 = add i32 %add_ln44_54, i32 %add_ln44_51

]]></Node>
<StgValue><ssdm name="ABij_15"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.7.split:153 %AB_buff_7_addr = getelementptr i32 %AB_buff_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="AB_buff_7_addr"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc.7.split:154 %store_ln47 = store i32 %ABij_15, i3 %AB_buff_7_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
for.inc.7.split:156 %br_ln38 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
