# Pipelined-RISC-Processor
− Designed a 16 bit pipelined RISC processor with a given ISA using VHDL and Quartus Prime tool.
− Implemented the major blocks including 5 pipeline stages, forwarding unit and branch prediction
technique.
− Implemented set of instructions including complex instructions like load & store multiple registers.
