

================================================================
== Vitis HLS Report for 'Mem_Patch_Gen'
================================================================
* Date:           Thu Oct 13 07:49:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        4|   206212|  20.000 ns|  1.031 ms|    4|  206212|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                                      |                                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                                       Instance                                       |                                   Module                                  |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260                                    |Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4                                    |        4|       31|  20.000 ns|   0.155 us|    4|    31|       no|
        |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270  |Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9  |        3|     3142|  15.000 ns|  15.710 us|    3|  3142|       no|
        |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286                                    |Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6                                    |        4|       31|  20.000 ns|   0.155 us|    4|    31|       no|
        +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_192_1_VITIS_LOOP_195_2  |        0|   206208|  8 ~ 4296|          -|          -|  0 ~ 48|        no|
        | + VITIS_LOOP_207_3                  |        2|      574|    2 ~ 41|          -|          -|  1 ~ 14|        no|
        | + VITIS_LOOP_217_5                  |        2|      574|    2 ~ 41|          -|          -|  1 ~ 14|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     651|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|    1132|    3183|    -|
|Memory           |       30|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     534|    -|
|Register         |        -|     -|     655|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       30|     3|    1787|    4368|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                       Instance                                       |                                   Module                                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260                                    |Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4                                    |        0|   0|  261|   246|    0|
    |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286                                    |Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6                                    |        0|   0|  261|   246|    0|
    |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270  |Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9  |        0|   1|  610|  2611|    0|
    |mul_8ns_8ns_16_1_1_U25                                                                |mul_8ns_8ns_16_1_1                                                         |        0|   0|    0|    40|    0|
    |mul_8ns_8ns_16_1_1_U26                                                                |mul_8ns_8ns_16_1_1                                                         |        0|   0|    0|    40|    0|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                 |                                                                           |        0|   1| 1132|  3183|    0|
    +--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_16ns_8ns_24_4_1_U28  |mul_mul_16ns_8ns_24_4_1  |    i0 * i1|
    |mul_mul_8ns_16ns_24_4_1_U27  |mul_mul_8ns_16ns_24_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |burst_buffer1_U  |Mem_Patch_Gen_burst_buffer1  |       15|  0|   0|    0|  1984|  128|     1|       253952|
    |burst_buffer2_U  |Mem_Patch_Gen_burst_buffer1  |       15|  0|   0|    0|  1984|  128|     1|       253952|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                             |       30|  0|   0|    0|  3968|  256|     2|       507904|
    +-----------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_fu_463_p2              |         +|   0|  0|  31|          24|           1|
    |add_ln207_1_fu_434_p2             |         +|   0|  0|  69|          62|           1|
    |add_ln207_2_fu_579_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln207_3_fu_531_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln207_fu_388_p2               |         +|   0|  0|  24|          17|           2|
    |add_ln210_1_fu_564_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln210_2_fu_440_p2             |         +|   0|  0|  22|          15|           1|
    |add_ln210_fu_412_p2               |         +|   0|  0|  37|          30|           1|
    |add_ln217_1_fu_604_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln217_fu_652_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln220_fu_637_p2               |         +|   0|  0|  71|          64|          64|
    |pny_6_fu_673_p2                   |         +|   0|  0|  15|           8|           1|
    |sub_i_i_fu_359_p2                 |         +|   0|  0|  16|           9|           2|
    |chunk_size_fu_505_p2              |         -|   0|  0|  24|          17|          17|
    |ap_block_state17_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i121205_fu_382_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1057_12_fu_458_p2          |      icmp|   0|  0|  16|          24|          24|
    |icmp_ln1057_13_fu_472_p2          |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_14_fu_489_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1057_fu_450_p2             |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln207_1_fu_526_p2            |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln207_fu_516_p2              |      icmp|   0|  0|  13|          17|           1|
    |icmp_ln217_fu_599_p2              |      icmp|   0|  0|  13|          16|          16|
    |ult_fu_662_p2                     |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |chunk_size_1_fu_510_p3            |    select|   0|  0|  17|           1|          17|
    |select_ln188_fu_477_p3            |    select|   0|  0|   8|           1|           1|
    |rev77_fu_666_p2                   |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 651|         542|         335|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  137|         29|    1|         29|
    |ap_done                  |    9|          2|    1|          2|
    |burst_buffer1_address0   |   14|          3|   11|         33|
    |burst_buffer1_ce0        |   14|          3|    1|          3|
    |burst_buffer1_we0        |    9|          2|    1|          2|
    |burst_buffer2_address0   |   14|          3|   11|         33|
    |burst_buffer2_ce0        |   14|          3|    1|          3|
    |burst_buffer2_we0        |    9|          2|    1|          2|
    |c_ifmap_patch_st_write   |    9|          2|    1|          2|
    |ctrl1_reg_c21_blk_n      |    9|          2|    1|          2|
    |ctrl2_reg_c26_blk_n      |    9|          2|    1|          2|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |indvar_flatten27_fu_146  |    9|          2|   24|         48|
    |layer1_reg_c31_blk_n     |    9|          2|    1|          2|
    |lsy_1_reg_249            |    9|          2|   16|         32|
    |lsy_reg_238              |    9|          2|   16|         32|
    |m_axi_gmem_ARADDR        |   26|          5|   64|        320|
    |m_axi_gmem_ARBURST       |   14|          3|    2|          6|
    |m_axi_gmem_ARCACHE       |   14|          3|    4|         12|
    |m_axi_gmem_ARID          |   14|          3|    1|          3|
    |m_axi_gmem_ARLEN         |   20|          4|   32|        128|
    |m_axi_gmem_ARLOCK        |   14|          3|    2|          6|
    |m_axi_gmem_ARPROT        |   14|          3|    3|          9|
    |m_axi_gmem_ARQOS         |   14|          3|    4|         12|
    |m_axi_gmem_ARREGION      |   14|          3|    4|         12|
    |m_axi_gmem_ARSIZE        |   14|          3|    3|          9|
    |m_axi_gmem_ARUSER        |   14|          3|    1|          3|
    |m_axi_gmem_ARVALID       |   20|          4|    1|          4|
    |m_axi_gmem_RREADY        |   14|          3|    1|          3|
    |pny_fu_142               |    9|          2|    8|         16|
    |rd_ptr1_fu_150           |    9|          2|   32|         64|
    |rd_ptr2_fu_154           |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  534|        114|  284|        902|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                               | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1057_reg_848                                                                                 |  24|   0|   24|          0|
    |add_ln207_1_reg_818                                                                                |  62|   0|   62|          0|
    |add_ln207_3_reg_884                                                                                |  16|   0|   16|          0|
    |add_ln217_1_reg_908                                                                                |  16|   0|   16|          0|
    |ap_CS_fsm                                                                                          |  28|   0|   28|          0|
    |ap_done_reg                                                                                        |   1|   0|    1|          0|
    |bound24_reg_835                                                                                    |  24|   0|   24|          0|
    |bound4_reg_830                                                                                     |  24|   0|   24|          0|
    |bound_reg_756                                                                                      |  16|   0|   16|          0|
    |cmp_i_i121205_reg_808                                                                              |   1|   0|    1|          0|
    |empty_177_reg_737                                                                                  |   8|   0|    8|          0|
    |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286_ap_start_reg                                    |   1|   0|    1|          0|
    |grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1057_14_reg_859                                                                             |   1|   0|    1|          0|
    |icmp_ln1057_reg_840                                                                                |   1|   0|    1|          0|
    |icmp_ln207_reg_871                                                                                 |   1|   0|    1|          0|
    |indvar_flatten27_fu_146                                                                            |  24|   0|   24|          0|
    |lsy_1_reg_249                                                                                      |  16|   0|   16|          0|
    |lsy_reg_238                                                                                        |  16|   0|   16|          0|
    |mul_ln205_reg_864                                                                                  |  16|   0|   16|          0|
    |p_cast20_cast_reg_792                                                                              |   8|   0|   17|          9|
    |p_cast3_cast_reg_751                                                                               |   8|   0|   16|          8|
    |p_cast6_reg_743                                                                                    |   8|   0|    8|          0|
    |p_cast_cast_reg_803                                                                                |  16|   0|   17|          1|
    |p_cast_reg_797                                                                                     |  16|   0|   16|          0|
    |pny_fu_142                                                                                         |   8|   0|    8|          0|
    |rd_ptr1_fu_150                                                                                     |  32|   0|   32|          0|
    |rd_ptr2_fu_154                                                                                     |  32|   0|   32|          0|
    |rev77_reg_924                                                                                      |   1|   0|    1|          0|
    |select_ln188_reg_853                                                                               |   8|   0|    8|          0|
    |sext_ln192_reg_824                                                                                 |  32|   0|   32|          0|
    |start_once_reg                                                                                     |   1|   0|    1|          0|
    |sub_i_i_reg_787                                                                                    |   9|   0|    9|          0|
    |tmp_13_cast_reg_889                                                                                |   6|   0|   11|          5|
    |tmp_14_cast_reg_913                                                                                |   6|   0|   11|          5|
    |trunc_ln207_reg_875                                                                                |  16|   0|   16|          0|
    |trunc_ln7_reg_894                                                                                  |  60|   0|   60|          0|
    |trunc_ln8_reg_918                                                                                  |  60|   0|   60|          0|
    |zext_ln207_reg_812                                                                                 |  30|   0|   32|          2|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                              | 655|   0|  685|         30|
    +---------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|     Mem_Patch_Gen|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA         |  out|  128|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|   16|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA         |   in|  128|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|              gmem|       pointer|
|in1                      |   in|   64|     ap_none|               in1|        scalar|
|in2                      |   in|   64|     ap_none|               in2|        scalar|
|c_ifmap_patch_st_din     |  out|   32|     ap_fifo|  c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_full_n  |   in|    1|     ap_fifo|  c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_write   |  out|    1|     ap_fifo|  c_ifmap_patch_st|       pointer|
|ctrl1_reg                |   in|   32|     ap_none|         ctrl1_reg|       pointer|
|ctrl2_reg                |   in|   32|     ap_none|         ctrl2_reg|       pointer|
|layer1_reg               |   in|   32|     ap_none|        layer1_reg|       pointer|
|layer2_reg               |   in|   32|     ap_none|        layer2_reg|       pointer|
|ctrl1_reg_c21_din        |  out|   32|     ap_fifo|     ctrl1_reg_c21|       pointer|
|ctrl1_reg_c21_full_n     |   in|    1|     ap_fifo|     ctrl1_reg_c21|       pointer|
|ctrl1_reg_c21_write      |  out|    1|     ap_fifo|     ctrl1_reg_c21|       pointer|
|ctrl2_reg_c26_din        |  out|   32|     ap_fifo|     ctrl2_reg_c26|       pointer|
|ctrl2_reg_c26_full_n     |   in|    1|     ap_fifo|     ctrl2_reg_c26|       pointer|
|ctrl2_reg_c26_write      |  out|    1|     ap_fifo|     ctrl2_reg_c26|       pointer|
|layer1_reg_c31_din       |  out|   32|     ap_fifo|    layer1_reg_c31|       pointer|
|layer1_reg_c31_full_n    |   in|    1|     ap_fifo|    layer1_reg_c31|       pointer|
|layer1_reg_c31_write     |  out|    1|     ap_fifo|    layer1_reg_c31|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 18 8 
8 --> 9 17 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 27 28 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 18 
28 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pny = alloca i32 1"   --->   Operation 29 'alloca' 'pny' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rd_ptr1 = alloca i32 1"   --->   Operation 31 'alloca' 'rd_ptr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rd_ptr2 = alloca i32 1"   --->   Operation 32 'alloca' 'rd_ptr2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer1_reg"   --->   Operation 33 'read' 'layer1_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c31, i32 %layer1_reg_read"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl2_reg"   --->   Operation 35 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c26, i32 %ctrl2_reg_read"   --->   Operation 36 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl1_reg"   --->   Operation 37 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c21, i32 %ctrl1_reg_read"   --->   Operation 38 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "%burst_buffer1 = alloca i64 1"   --->   Operation 39 'alloca' 'burst_buffer1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%burst_buffer2 = alloca i64 1"   --->   Operation 40 'alloca' 'burst_buffer2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i32 %layer1_reg_read"   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_177 = trunc i32 %ctrl2_reg_read"   --->   Operation 42 'trunc' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 43 'partselect' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i8 %p_cast6"   --->   Operation 44 'zext' 'p_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.17ns)   --->   "%bound = mul i16 %p_cast3_cast, i16 %p_cast3_cast"   --->   Operation 45 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %empty_177"   --->   Operation 46 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cast3 = zext i16 %bound"   --->   Operation 47 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 48 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cast22 = zext i16 %empty"   --->   Operation 49 'zext' 'cast22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 50 'mul' 'bound24' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln192 = store i32 0, i32 %rd_ptr2" [src/main.cpp:192]   --->   Operation 51 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln192 = store i32 0, i32 %rd_ptr1" [src/main.cpp:192]   --->   Operation 52 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln192 = store i24 0, i24 %indvar_flatten27" [src/main.cpp:192]   --->   Operation 53 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln192 = store i8 0, i8 %pny" [src/main.cpp:192]   --->   Operation 54 'store' 'store_ln192' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 55 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 55 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 56 'mul' 'bound24' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 57 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 57 'mul' 'bound4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 58 'mul' 'bound24' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 60 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1"   --->   Operation 61 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_cast = zext i8 %empty_177"   --->   Operation 66 'zext' 'ctrl2_reg_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511"   --->   Operation 67 'add' 'sub_i_i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast20_cast = zext i8 %p_cast6"   --->   Operation 68 'zext' 'p_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%layer2_reg_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer2_reg"   --->   Operation 69 'read' 'layer2_reg_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer2_reg_read, i32 16, i32 31"   --->   Operation 70 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i16 %p_cast"   --->   Operation 71 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.86ns)   --->   "%cmp_i_i121205 = icmp_ne  i16 %p_cast, i16 0"   --->   Operation 72 'icmp' 'cmp_i_i121205' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.01ns)   --->   "%add_ln207 = add i17 %p_cast_cast, i17 131071" [src/main.cpp:207]   --->   Operation 73 'add' 'add_ln207' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln207, i32 3, i32 16" [src/main.cpp:207]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln210_2 = sext i14 %trunc_ln" [src/main.cpp:210]   --->   Operation 75 'sext' 'sext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i29 %sext_ln210_2" [src/main.cpp:210]   --->   Operation 76 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.16ns)   --->   "%add_ln210 = add i30 %zext_ln210, i30 1" [src/main.cpp:210]   --->   Operation 77 'add' 'add_ln210' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i30 %add_ln210" [src/main.cpp:207]   --->   Operation 78 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i14 %trunc_ln" [src/main.cpp:207]   --->   Operation 79 'sext' 'sext_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln207_1 = zext i61 %sext_ln207" [src/main.cpp:207]   --->   Operation 80 'zext' 'zext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln207_1 = sext i14 %trunc_ln" [src/main.cpp:207]   --->   Operation 81 'sext' 'sext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.42ns)   --->   "%add_ln207_1 = add i62 %zext_ln207_1, i62 1" [src/main.cpp:207]   --->   Operation 82 'add' 'add_ln207_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.98ns)   --->   "%add_ln210_2 = add i15 %sext_ln207_1, i15 1" [src/main.cpp:210]   --->   Operation 83 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i15 %add_ln210_2" [src/main.cpp:192]   --->   Operation 84 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i24 %cast2, i24 %cast3"   --->   Operation 85 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound24 = mul i24 %cast22, i24 %cast2"   --->   Operation 86 'mul' 'bound24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %p_cast6, i8 0"   --->   Operation 87 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln192 = br void" [src/main.cpp:192]   --->   Operation 88 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i24 %indvar_flatten27"   --->   Operation 89 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.98ns)   --->   "%icmp_ln1057_12 = icmp_eq  i24 %indvar_flatten27_load, i24 %bound24"   --->   Operation 90 'icmp' 'icmp_ln1057_12' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.10ns)   --->   "%add_ln1057 = add i24 %indvar_flatten27_load, i24 1"   --->   Operation 91 'add' 'add_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_12, void %._crit_edge262.loopexit, void %._crit_edge275.loopexit"   --->   Operation 92 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%pny_load = load i8 %pny"   --->   Operation 93 'load' 'pny_load' <Predicate = (!icmp_ln1057_12)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln1057_13 = icmp_eq  i8 %pny_load, i8 %empty_177"   --->   Operation 94 'icmp' 'icmp_ln1057_13' <Predicate = (!icmp_ln1057_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.44ns)   --->   "%select_ln188 = select i1 %icmp_ln1057_13, i8 0, i8 %pny_load" [src/main.cpp:188]   --->   Operation 95 'select' 'select_ln188' <Predicate = (!icmp_ln1057_12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i8 %select_ln188"   --->   Operation 96 'zext' 'zext_ln1057' <Predicate = (!icmp_ln1057_12)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.85ns)   --->   "%icmp_ln1057_14 = icmp_slt  i9 %zext_ln1057, i9 %sub_i_i"   --->   Operation 97 'icmp' 'icmp_ln1057_14' <Predicate = (!icmp_ln1057_12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln254 = ret" [src/main.cpp:254]   --->   Operation 98 'ret' 'ret_ln254' <Predicate = (icmp_ln1057_12)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.17>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i8 %select_ln188" [src/main.cpp:188]   --->   Operation 99 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (2.17ns)   --->   "%mul_ln205 = mul i16 %zext_ln188, i16 %p_cast3_cast" [src/main.cpp:205]   --->   Operation 100 'mul' 'mul_ln205' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_1_VITIS_LOOP_195_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 48, i64 8"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/main.cpp:188]   --->   Operation 103 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i16 %mul_ln205" [src/main.cpp:205]   --->   Operation 104 'zext' 'zext_ln205' <Predicate = (!icmp_ln1057_14)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.01ns)   --->   "%chunk_size = sub i17 %p_cast_cast, i17 %zext_ln205" [src/main.cpp:205]   --->   Operation 105 'sub' 'chunk_size' <Predicate = (!icmp_ln1057_14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%chunk_size_1 = select i1 %icmp_ln1057_14, i17 %p_cast20_cast, i17 %chunk_size"   --->   Operation 106 'select' 'chunk_size_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.88ns)   --->   "%icmp_ln207 = icmp_sgt  i17 %chunk_size_1, i17 0" [src/main.cpp:207]   --->   Operation 107 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %._crit_edge227, void %.lr.ph212" [src/main.cpp:207]   --->   Operation 108 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i17 %chunk_size_1" [src/main.cpp:207]   --->   Operation 109 'trunc' 'trunc_ln207' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.48ns)   --->   "%br_ln207 = br void" [src/main.cpp:207]   --->   Operation 110 'br' 'br_ln207' <Predicate = (icmp_ln207)> <Delay = 0.48>

State 8 <SV = 7> <Delay = 1.69>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%lsy = phi i16 %add_ln207_3, void %._crit_edge, i16 0, void %.lr.ph212" [src/main.cpp:207]   --->   Operation 111 'phi' 'lsy' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.86ns)   --->   "%icmp_ln207_1 = icmp_eq  i16 %lsy, i16 %trunc_ln207" [src/main.cpp:207]   --->   Operation 112 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 14, i64 7"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln207_3 = add i16 %lsy, i16 1" [src/main.cpp:207]   --->   Operation 114 'add' 'add_ln207_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207_1, void %.split7, void %._crit_edge213.preheader" [src/main.cpp:207]   --->   Operation 115 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i16 %lsy" [src/main.cpp:214]   --->   Operation 116 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln214, i5 0" [src/main.cpp:188]   --->   Operation 117 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/main.cpp:188]   --->   Operation 118 'specloopname' 'specloopname_ln188' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %cmp_i_i121205, void %._crit_edge, void %.lr.ph" [src/main.cpp:210]   --->   Operation 119 'br' 'br_ln210' <Predicate = (!icmp_ln207_1)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%rd_ptr1_load = load i32 %rd_ptr1" [src/main.cpp:207]   --->   Operation 120 'load' 'rd_ptr1_load' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %rd_ptr1_load, i4 0" [src/main.cpp:210]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i36 %shl_ln" [src/main.cpp:210]   --->   Operation 122 'sext' 'sext_ln210' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.47ns)   --->   "%add_ln210_1 = add i64 %sext_ln210, i64 %in1_read" [src/main.cpp:210]   --->   Operation 123 'add' 'add_ln210_1' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln210_1, i32 4, i32 63" [src/main.cpp:210]   --->   Operation 124 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.20ns)   --->   "%add_ln207_2 = add i32 %rd_ptr1_load, i32 %zext_ln207" [src/main.cpp:207]   --->   Operation 125 'add' 'add_ln207_2' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln207 = store i32 %add_ln207_2, i32 %rd_ptr1" [src/main.cpp:207]   --->   Operation 126 'store' 'store_ln207' <Predicate = (!icmp_ln207_1 & cmp_i_i121205)> <Delay = 0.48>
ST_8 : Operation 127 [1/1] (0.48ns)   --->   "%br_ln217 = br void %._crit_edge213" [src/main.cpp:217]   --->   Operation 127 'br' 'br_ln217' <Predicate = (icmp_ln207_1)> <Delay = 0.48>

State 9 <SV = 8> <Delay = 3.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln210_1 = sext i60 %trunc_ln7" [src/main.cpp:210]   --->   Operation 128 'sext' 'sext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln210_1" [src/main.cpp:210]   --->   Operation 129 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [7/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 130 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.00>
ST_10 : Operation 131 [6/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 131 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.00>
ST_11 : Operation 132 [5/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 132 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.00>
ST_12 : Operation 133 [4/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 133 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.00>
ST_13 : Operation 134 [3/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 134 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.00>
ST_14 : Operation 135 [2/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 135 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.00>
ST_15 : Operation 136 [1/7] (3.00ns)   --->   "%empty_178 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr, i32 %sext_ln192" [src/main.cpp:210]   --->   Operation 136 'readreq' 'empty_178' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln210 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4, i128 %gmem, i60 %trunc_ln7, i62 %add_ln207_1, i11 %tmp_13_cast, i128 %burst_buffer1" [src/main.cpp:210]   --->   Operation 137 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln210 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4, i128 %gmem, i60 %trunc_ln7, i62 %add_ln207_1, i11 %tmp_13_cast, i128 %burst_buffer1" [src/main.cpp:210]   --->   Operation 138 'call' 'call_ln210' <Predicate = (cmp_i_i121205)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln207 = br void %._crit_edge" [src/main.cpp:207]   --->   Operation 139 'br' 'br_ln207' <Predicate = (cmp_i_i121205)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 1.69>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%lsy_1 = phi i16 %add_ln217_1, void %._crit_edge220, i16 0, void %._crit_edge213.preheader" [src/main.cpp:217]   --->   Operation 141 'phi' 'lsy_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.86ns)   --->   "%icmp_ln217 = icmp_eq  i16 %lsy_1, i16 %trunc_ln207" [src/main.cpp:217]   --->   Operation 142 'icmp' 'icmp_ln217' <Predicate = (icmp_ln207)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 14, i64 7"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (1.01ns)   --->   "%add_ln217_1 = add i16 %lsy_1, i16 1" [src/main.cpp:217]   --->   Operation 144 'add' 'add_ln217_1' <Predicate = (icmp_ln207)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %.split11, void %._crit_edge227.loopexit" [src/main.cpp:217]   --->   Operation 145 'br' 'br_ln217' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i16 %lsy_1" [src/main.cpp:224]   --->   Operation 146 'trunc' 'trunc_ln224' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln224, i5 0" [src/main.cpp:188]   --->   Operation 147 'bitconcatenate' 'tmp_14_cast' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/main.cpp:188]   --->   Operation 148 'specloopname' 'specloopname_ln188' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %cmp_i_i121205, void %._crit_edge220, void %.lr.ph219" [src/main.cpp:220]   --->   Operation 149 'br' 'br_ln220' <Predicate = (icmp_ln207 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%rd_ptr2_load = load i32 %rd_ptr2" [src/main.cpp:217]   --->   Operation 150 'load' 'rd_ptr2_load' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %rd_ptr2_load, i4 0" [src/main.cpp:220]   --->   Operation 151 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i36 %shl_ln1" [src/main.cpp:220]   --->   Operation 152 'sext' 'sext_ln220' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (1.47ns)   --->   "%add_ln220 = add i64 %sext_ln220, i64 %in2_read" [src/main.cpp:220]   --->   Operation 153 'add' 'add_ln220' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln220, i32 4, i32 63" [src/main.cpp:220]   --->   Operation 154 'partselect' 'trunc_ln8' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (1.20ns)   --->   "%add_ln217 = add i32 %rd_ptr2_load, i32 %zext_ln207" [src/main.cpp:217]   --->   Operation 155 'add' 'add_ln217' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.48ns)   --->   "%store_ln217 = store i32 %add_ln217, i32 %rd_ptr2" [src/main.cpp:217]   --->   Operation 156 'store' 'store_ln217' <Predicate = (icmp_ln207 & cmp_i_i121205 & !icmp_ln217)> <Delay = 0.48>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge227"   --->   Operation 157 'br' 'br_ln0' <Predicate = (icmp_ln207 & icmp_ln217)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.86ns)   --->   "%ult = icmp_ult  i16 %mul_ln205, i16 %p_cast" [src/main.cpp:205]   --->   Operation 158 'icmp' 'ult' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.33ns)   --->   "%rev77 = xor i1 %ult, i1 1" [src/main.cpp:205]   --->   Operation 159 'xor' 'rev77' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%empty_180 = wait i32 @_ssdm_op_Wait"   --->   Operation 160 'wait' 'empty_180' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.00>
ST_18 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln205 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9, i16 %mul_ln205, i16 %p_cast, i24 %bound4, i16 %bound, i8 %p_cast6, i1 %rev77, i8 %p_cast6, i1 %icmp_ln1057, i128 %burst_buffer1, i128 %burst_buffer2, i32 %c_ifmap_patch_st" [src/main.cpp:205]   --->   Operation 161 'call' 'call_ln205' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 162 [1/1] (0.90ns)   --->   "%pny_6 = add i8 %select_ln188, i8 1" [src/main.cpp:195]   --->   Operation 162 'add' 'pny_6' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (0.48ns)   --->   "%store_ln1057 = store i24 %add_ln1057, i24 %indvar_flatten27"   --->   Operation 163 'store' 'store_ln1057' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.48>
ST_18 : Operation 164 [1/1] (0.48ns)   --->   "%store_ln195 = store i8 %pny_6, i8 %pny" [src/main.cpp:195]   --->   Operation 164 'store' 'store_ln195' <Predicate = (icmp_ln217) | (!icmp_ln207)> <Delay = 0.48>

State 19 <SV = 9> <Delay = 3.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i60 %trunc_ln8" [src/main.cpp:220]   --->   Operation 165 'sext' 'sext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln220_1" [src/main.cpp:220]   --->   Operation 166 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [7/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 167 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 3.00>
ST_20 : Operation 168 [6/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 168 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 3.00>
ST_21 : Operation 169 [5/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 169 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 12> <Delay = 3.00>
ST_22 : Operation 170 [4/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 170 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 13> <Delay = 3.00>
ST_23 : Operation 171 [3/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 171 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 14> <Delay = 3.00>
ST_24 : Operation 172 [2/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 172 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 15> <Delay = 3.00>
ST_25 : Operation 173 [1/7] (3.00ns)   --->   "%empty_179 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem_addr_1, i32 %sext_ln192" [src/main.cpp:220]   --->   Operation 173 'readreq' 'empty_179' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 16> <Delay = 0.00>
ST_26 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln220 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6, i128 %gmem, i60 %trunc_ln8, i62 %add_ln207_1, i11 %tmp_14_cast, i128 %burst_buffer2" [src/main.cpp:220]   --->   Operation 174 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 17> <Delay = 0.00>
ST_27 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln220 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6, i128 %gmem, i60 %trunc_ln8, i62 %add_ln207_1, i11 %tmp_14_cast, i128 %burst_buffer2" [src/main.cpp:220]   --->   Operation 175 'call' 'call_ln220' <Predicate = (cmp_i_i121205)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln217 = br void %._crit_edge220" [src/main.cpp:217]   --->   Operation 176 'br' 'br_ln217' <Predicate = (cmp_i_i121205)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge213"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 0.00>
ST_28 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln205 = call void @Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9, i16 %mul_ln205, i16 %p_cast, i24 %bound4, i16 %bound, i8 %p_cast6, i1 %rev77, i8 %p_cast6, i1 %icmp_ln1057, i128 %burst_buffer1, i128 %burst_buffer2, i32 %c_ifmap_patch_st" [src/main.cpp:205]   --->   Operation 178 'call' 'call_ln205' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_ifmap_patch_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl2_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl1_reg_c21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg_c26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg_c31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pny                      (alloca           ) [ 01111111111111111111111111111]
indvar_flatten27         (alloca           ) [ 01111111111111111111111111111]
rd_ptr1                  (alloca           ) [ 01111111111111111111111111111]
rd_ptr2                  (alloca           ) [ 01111111111111111111111111111]
layer1_reg_read          (read             ) [ 00000000000000000000000000000]
write_ln0                (write            ) [ 00000000000000000000000000000]
ctrl2_reg_read           (read             ) [ 00000000000000000000000000000]
write_ln0                (write            ) [ 00000000000000000000000000000]
ctrl1_reg_read           (read             ) [ 00000000000000000000000000000]
write_ln0                (write            ) [ 00000000000000000000000000000]
burst_buffer1            (alloca           ) [ 00111111111111111111111111111]
burst_buffer2            (alloca           ) [ 00111111111111111111111111111]
empty                    (trunc            ) [ 00000000000000000000000000000]
empty_177                (trunc            ) [ 00111111111111111111111111111]
p_cast6                  (partselect       ) [ 00111111111111111111111111111]
p_cast3_cast             (zext             ) [ 00111111111111111111111111111]
bound                    (mul              ) [ 00111111111111111111111111111]
cast2                    (zext             ) [ 00111000000000000000000000000]
cast3                    (zext             ) [ 00111000000000000000000000000]
cast22                   (zext             ) [ 00111000000000000000000000000]
store_ln192              (store            ) [ 00000000000000000000000000000]
store_ln192              (store            ) [ 00000000000000000000000000000]
store_ln192              (store            ) [ 00000000000000000000000000000]
store_ln192              (store            ) [ 00000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000]
in2_read                 (read             ) [ 00000111111111111111111111111]
in1_read                 (read             ) [ 00000111111111111111111111111]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000]
ctrl2_reg_load_cast_cast (zext             ) [ 00000000000000000000000000000]
sub_i_i                  (add              ) [ 00000111111111111111111111111]
p_cast20_cast            (zext             ) [ 00000111111111111111111111111]
layer2_reg_read          (read             ) [ 00000000000000000000000000000]
p_cast                   (partselect       ) [ 00000111111111111111111111111]
p_cast_cast              (zext             ) [ 00000111111111111111111111111]
cmp_i_i121205            (icmp             ) [ 00000111111111111111111111111]
add_ln207                (add              ) [ 00000000000000000000000000000]
trunc_ln                 (partselect       ) [ 00000000000000000000000000000]
sext_ln210_2             (sext             ) [ 00000000000000000000000000000]
zext_ln210               (zext             ) [ 00000000000000000000000000000]
add_ln210                (add              ) [ 00000000000000000000000000000]
zext_ln207               (zext             ) [ 00000111111111111111111111111]
sext_ln207               (sext             ) [ 00000000000000000000000000000]
zext_ln207_1             (zext             ) [ 00000000000000000000000000000]
sext_ln207_1             (sext             ) [ 00000000000000000000000000000]
add_ln207_1              (add              ) [ 00000111111111111111111111111]
add_ln210_2              (add              ) [ 00000000000000000000000000000]
sext_ln192               (sext             ) [ 00000111111111111111111111111]
bound4                   (mul              ) [ 00000111111111111111111111111]
bound24                  (mul              ) [ 00000111111111111111111111111]
icmp_ln1057              (icmp             ) [ 00000111111111111111111111111]
br_ln192                 (br               ) [ 00000000000000000000000000000]
indvar_flatten27_load    (load             ) [ 00000000000000000000000000000]
icmp_ln1057_12           (icmp             ) [ 00000111111111111111111111111]
add_ln1057               (add              ) [ 00000011111111111111111111110]
br_ln1057                (br               ) [ 00000000000000000000000000000]
pny_load                 (load             ) [ 00000000000000000000000000000]
icmp_ln1057_13           (icmp             ) [ 00000000000000000000000000000]
select_ln188             (select           ) [ 00000011111111111111111111110]
zext_ln1057              (zext             ) [ 00000000000000000000000000000]
icmp_ln1057_14           (icmp             ) [ 00000011000000000000000000000]
ret_ln254                (ret              ) [ 00000000000000000000000000000]
zext_ln188               (zext             ) [ 00000000000000000000000000000]
mul_ln205                (mul              ) [ 00000001111111111111111111111]
specloopname_ln0         (specloopname     ) [ 00000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000000000]
specloopname_ln188       (specloopname     ) [ 00000000000000000000000000000]
zext_ln205               (zext             ) [ 00000000000000000000000000000]
chunk_size               (sub              ) [ 00000000000000000000000000000]
chunk_size_1             (select           ) [ 00000000000000000000000000000]
icmp_ln207               (icmp             ) [ 00000111111111111111111111111]
br_ln207                 (br               ) [ 00000000000000000000000000000]
trunc_ln207              (trunc            ) [ 00000000111111111111111111110]
br_ln207                 (br               ) [ 00000111111111111111111111111]
lsy                      (phi              ) [ 00000000100000000000000000000]
icmp_ln207_1             (icmp             ) [ 00000111111111111111111111111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000000000]
add_ln207_3              (add              ) [ 00000111111111111111111111111]
br_ln207                 (br               ) [ 00000000000000000000000000000]
trunc_ln214              (trunc            ) [ 00000000000000000000000000000]
tmp_13_cast              (bitconcatenate   ) [ 00000000011111111100000000000]
specloopname_ln188       (specloopname     ) [ 00000000000000000000000000000]
br_ln210                 (br               ) [ 00000000000000000000000000000]
rd_ptr1_load             (load             ) [ 00000000000000000000000000000]
shl_ln                   (bitconcatenate   ) [ 00000000000000000000000000000]
sext_ln210               (sext             ) [ 00000000000000000000000000000]
add_ln210_1              (add              ) [ 00000000000000000000000000000]
trunc_ln7                (partselect       ) [ 00000000011111111100000000000]
add_ln207_2              (add              ) [ 00000000000000000000000000000]
store_ln207              (store            ) [ 00000000000000000000000000000]
br_ln217                 (br               ) [ 00000111111111111111111111111]
sext_ln210_1             (sext             ) [ 00000000000000000000000000000]
gmem_addr                (getelementptr    ) [ 00000000001111110000000000000]
empty_178                (readreq          ) [ 00000000000000000000000000000]
call_ln210               (call             ) [ 00000000000000000000000000000]
br_ln207                 (br               ) [ 00000000000000000000000000000]
br_ln0                   (br               ) [ 00000111111111111111111111111]
lsy_1                    (phi              ) [ 00000000000000000010000000000]
icmp_ln217               (icmp             ) [ 00000111111111111111111111111]
speclooptripcount_ln0    (speclooptripcount) [ 00000000000000000000000000000]
add_ln217_1              (add              ) [ 00000111111111111111111111111]
br_ln217                 (br               ) [ 00000000000000000000000000000]
trunc_ln224              (trunc            ) [ 00000000000000000000000000000]
tmp_14_cast              (bitconcatenate   ) [ 00000000000000000001111111110]
specloopname_ln188       (specloopname     ) [ 00000000000000000000000000000]
br_ln220                 (br               ) [ 00000000000000000000000000000]
rd_ptr2_load             (load             ) [ 00000000000000000000000000000]
shl_ln1                  (bitconcatenate   ) [ 00000000000000000000000000000]
sext_ln220               (sext             ) [ 00000000000000000000000000000]
add_ln220                (add              ) [ 00000000000000000000000000000]
trunc_ln8                (partselect       ) [ 00000000000000000001111111110]
add_ln217                (add              ) [ 00000000000000000000000000000]
store_ln217              (store            ) [ 00000000000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000000000]
ult                      (icmp             ) [ 00000000000000000000000000000]
rev77                    (xor              ) [ 00000000000000000000000000001]
empty_180                (wait             ) [ 00000000000000000000000000000]
pny_6                    (add              ) [ 00000000000000000000000000000]
store_ln1057             (store            ) [ 00000000000000000000000000000]
store_ln195              (store            ) [ 00000000000000000000000000000]
sext_ln220_1             (sext             ) [ 00000000000000000000000000000]
gmem_addr_1              (getelementptr    ) [ 00000000000000000000111111000]
empty_179                (readreq          ) [ 00000000000000000000000000000]
call_ln220               (call             ) [ 00000000000000000000000000000]
br_ln217                 (br               ) [ 00000000000000000000000000000]
br_ln0                   (br               ) [ 00000111111111111111111111111]
call_ln205               (call             ) [ 00000000000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_ifmap_patch_st">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ifmap_patch_st"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctrl1_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl2_reg">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_reg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_reg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_reg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ctrl1_reg_c21">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_c21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ctrl2_reg_c26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_c26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer1_reg_c31">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg_c31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_192_1_VITIS_LOOP_195_2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="pny_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pny/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten27_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten27/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="rd_ptr1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rd_ptr1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="rd_ptr2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rd_ptr2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="burst_buffer1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="burst_buffer1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="burst_buffer2_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="burst_buffer2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="layer1_reg_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ctrl2_reg_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ctrl1_reg_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="in2_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="in1_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer2_reg_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_reg_read/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_readreq_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="128" slack="0"/>
<pin id="229" dir="0" index="2" bw="15" slack="5"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_178/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_readreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="15" slack="6"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_179/19 "/>
</bind>
</comp>

<comp id="238" class="1005" name="lsy_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lsy (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="lsy_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lsy/8 "/>
</bind>
</comp>

<comp id="249" class="1005" name="lsy_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lsy_1 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="lsy_1_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lsy_1/18 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="128" slack="0"/>
<pin id="263" dir="0" index="2" bw="60" slack="8"/>
<pin id="264" dir="0" index="3" bw="62" slack="12"/>
<pin id="265" dir="0" index="4" bw="11" slack="8"/>
<pin id="266" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="267" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln210/16 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="3"/>
<pin id="273" dir="0" index="2" bw="16" slack="5"/>
<pin id="274" dir="0" index="3" bw="24" slack="5"/>
<pin id="275" dir="0" index="4" bw="16" slack="8"/>
<pin id="276" dir="0" index="5" bw="8" slack="8"/>
<pin id="277" dir="0" index="6" bw="1" slack="0"/>
<pin id="278" dir="0" index="7" bw="8" slack="8"/>
<pin id="279" dir="0" index="8" bw="1" slack="5"/>
<pin id="280" dir="0" index="9" bw="128" slack="2147483647"/>
<pin id="281" dir="0" index="10" bw="128" slack="2147483647"/>
<pin id="282" dir="0" index="11" bw="32" slack="0"/>
<pin id="283" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln205/18 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="128" slack="0"/>
<pin id="289" dir="0" index="2" bw="60" slack="8"/>
<pin id="290" dir="0" index="3" bw="62" slack="13"/>
<pin id="291" dir="0" index="4" bw="11" slack="8"/>
<pin id="292" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="293" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/26 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_177_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_177/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_cast6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast6/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_cast3_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="bound_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="cast2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="cast3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="cast22_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast22/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln192_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln192_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln192_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="24" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln192_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="ctrl2_reg_load_cast_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="3"/>
<pin id="358" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctrl2_reg_load_cast_cast/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_i_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_cast20_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="3"/>
<pin id="367" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20_cast/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_cast_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_cast/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="cmp_i_i121205_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i121205/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln207_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="0"/>
<pin id="396" dir="0" index="1" bw="17" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln210_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="0"/>
<pin id="406" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_2/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln210_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="0"/>
<pin id="410" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln210_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="29" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln207_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln207_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln207/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln207_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="0"/>
<pin id="428" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207_1/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln207_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln207_1/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln207_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="61" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="62" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207_1/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln210_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_2/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln192_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln1057_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="3"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten27_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="4"/>
<pin id="457" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten27_load/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln1057_12_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="24" slack="0"/>
<pin id="460" dir="0" index="1" bw="24" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_12/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln1057_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="pny_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="4"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pny_load/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln1057_13_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="4"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_13/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln188_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="0" index="2" bw="8" slack="0"/>
<pin id="481" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln1057_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln1057_14_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="1"/>
<pin id="492" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_14/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln188_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="mul_ln205_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="5"/>
<pin id="500" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln205/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln205_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="chunk_size_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="3"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="chunk_size/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="chunk_size_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="2"/>
<pin id="512" dir="0" index="1" bw="17" slack="3"/>
<pin id="513" dir="0" index="2" bw="17" slack="0"/>
<pin id="514" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="chunk_size_1/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln207_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="17" slack="0"/>
<pin id="518" dir="0" index="1" bw="17" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln207_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="17" slack="0"/>
<pin id="524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln207/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln207_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="1"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207_1/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln207_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207_3/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln214_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_13_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="rd_ptr1_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="7"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rd_ptr1_load/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="36" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln210_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="36" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln210_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="36" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="4"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210_1/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="60" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="4" slack="0"/>
<pin id="573" dir="0" index="3" bw="7" slack="0"/>
<pin id="574" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln207_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="30" slack="4"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207_2/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln207_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="7"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln210_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="60" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210_1/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="gmem_addr_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln217_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="2"/>
<pin id="602" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln217_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217_1/18 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln224_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_14_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/18 "/>
</bind>
</comp>

<comp id="622" class="1004" name="rd_ptr2_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="8"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rd_ptr2_load/18 "/>
</bind>
</comp>

<comp id="625" class="1004" name="shl_ln1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="36" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/18 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln220_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="36" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/18 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln220_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="36" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="5"/>
<pin id="640" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/18 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln8_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="60" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="0" index="2" bw="4" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/18 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln217_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="30" slack="5"/>
<pin id="655" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/18 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln217_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="8"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/18 "/>
</bind>
</comp>

<comp id="662" class="1004" name="ult_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="3"/>
<pin id="664" dir="0" index="1" bw="16" slack="5"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/18 "/>
</bind>
</comp>

<comp id="666" class="1004" name="rev77_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev77/18 "/>
</bind>
</comp>

<comp id="673" class="1004" name="pny_6_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="4"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pny_6/18 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln1057_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="4"/>
<pin id="680" dir="0" index="1" bw="24" slack="8"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/18 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln195_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="8"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/18 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln220_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="60" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220_1/19 "/>
</bind>
</comp>

<comp id="690" class="1004" name="gmem_addr_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/19 "/>
</bind>
</comp>

<comp id="697" class="1007" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="1" index="2" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="703" class="1007" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound24/1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="pny_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pny "/>
</bind>
</comp>

<comp id="716" class="1005" name="indvar_flatten27_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="0"/>
<pin id="718" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten27 "/>
</bind>
</comp>

<comp id="723" class="1005" name="rd_ptr1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rd_ptr1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="rd_ptr2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rd_ptr2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="empty_177_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="3"/>
<pin id="739" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_177 "/>
</bind>
</comp>

<comp id="743" class="1005" name="p_cast6_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="3"/>
<pin id="745" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="751" class="1005" name="p_cast3_cast_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="5"/>
<pin id="753" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_cast3_cast "/>
</bind>
</comp>

<comp id="756" class="1005" name="bound_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="8"/>
<pin id="758" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="761" class="1005" name="cast2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="24" slack="1"/>
<pin id="763" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="767" class="1005" name="cast3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="24" slack="1"/>
<pin id="769" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="cast22_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="24" slack="1"/>
<pin id="774" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="cast22 "/>
</bind>
</comp>

<comp id="777" class="1005" name="in2_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="5"/>
<pin id="779" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="in1_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="4"/>
<pin id="784" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub_i_i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="1"/>
<pin id="789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_cast20_cast_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="17" slack="3"/>
<pin id="794" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="p_cast20_cast "/>
</bind>
</comp>

<comp id="797" class="1005" name="p_cast_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="5"/>
<pin id="799" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="803" class="1005" name="p_cast_cast_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="17" slack="3"/>
<pin id="805" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="p_cast_cast "/>
</bind>
</comp>

<comp id="808" class="1005" name="cmp_i_i121205_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="4"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i121205 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln207_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="4"/>
<pin id="814" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln207 "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln207_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="62" slack="12"/>
<pin id="820" dir="1" index="1" bw="62" slack="12"/>
</pin_list>
<bind>
<opset="add_ln207_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="sext_ln192_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="5"/>
<pin id="826" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln192 "/>
</bind>
</comp>

<comp id="830" class="1005" name="bound4_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="24" slack="5"/>
<pin id="832" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="835" class="1005" name="bound24_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="24" slack="1"/>
<pin id="837" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="bound24 "/>
</bind>
</comp>

<comp id="840" class="1005" name="icmp_ln1057_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="5"/>
<pin id="842" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln1057_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="24" slack="4"/>
<pin id="850" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="add_ln1057 "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln188_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln188 "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln1057_14_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="2"/>
<pin id="861" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1057_14 "/>
</bind>
</comp>

<comp id="864" class="1005" name="mul_ln205_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln205 "/>
</bind>
</comp>

<comp id="871" class="1005" name="icmp_ln207_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="2"/>
<pin id="873" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="875" class="1005" name="trunc_ln207_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln207 "/>
</bind>
</comp>

<comp id="884" class="1005" name="add_ln207_3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="0"/>
<pin id="886" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln207_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_13_cast_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="8"/>
<pin id="891" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="tmp_13_cast "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln7_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="60" slack="1"/>
<pin id="896" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="900" class="1005" name="gmem_addr_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="128" slack="1"/>
<pin id="902" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="908" class="1005" name="add_ln217_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln217_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_14_cast_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="11" slack="8"/>
<pin id="915" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="918" class="1005" name="trunc_ln8_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="60" slack="1"/>
<pin id="920" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="924" class="1005" name="rev77_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev77 "/>
</bind>
</comp>

<comp id="929" class="1005" name="gmem_addr_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="128" slack="1"/>
<pin id="931" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="126" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="126" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="268"><net_src comp="128" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="284"><net_src comp="136" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="270" pin=11"/></net>

<net id="294"><net_src comp="140" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="299"><net_src comp="166" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="180" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="194" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="304" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="300" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="296" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="68" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="220" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="368" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="72" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="378" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="394" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="394" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="426" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="430" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="84" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="455" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="469" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="510" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="102" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="510" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="242" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="242" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="108" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="242" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="110" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="112" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="557"><net_src comp="116" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="118" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="120" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="122" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="124" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="583"><net_src comp="549" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="596"><net_src comp="0" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="592" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="603"><net_src comp="253" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="253" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="108" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="253" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="110" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="630"><net_src comp="116" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="118" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="120" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="122" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="124" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="656"><net_src comp="622" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="132" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="666" pin="2"/><net_sink comp="270" pin=6"/></net>

<net id="677"><net_src comp="138" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="686"><net_src comp="673" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="694"><net_src comp="0" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="696"><net_src comp="690" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="701"><net_src comp="324" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="328" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="332" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="324" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="142" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="719"><net_src comp="146" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="726"><net_src comp="150" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="733"><net_src comp="154" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="740"><net_src comp="300" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="746"><net_src comp="304" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="270" pin=5"/></net>

<net id="750"><net_src comp="743" pin="1"/><net_sink comp="270" pin=7"/></net>

<net id="754"><net_src comp="314" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="759"><net_src comp="318" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="764"><net_src comp="324" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="770"><net_src comp="328" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="775"><net_src comp="332" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="780"><net_src comp="208" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="785"><net_src comp="214" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="790"><net_src comp="359" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="795"><net_src comp="365" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="800"><net_src comp="368" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="806"><net_src comp="378" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="811"><net_src comp="382" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="418" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="821"><net_src comp="434" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="827"><net_src comp="446" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="833"><net_src comp="697" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="838"><net_src comp="703" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="843"><net_src comp="450" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="270" pin=8"/></net>

<net id="851"><net_src comp="463" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="856"><net_src comp="477" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="862"><net_src comp="489" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="867"><net_src comp="497" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="874"><net_src comp="516" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="522" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="887"><net_src comp="531" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="892"><net_src comp="541" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="897"><net_src comp="569" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="903"><net_src comp="592" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="911"><net_src comp="604" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="916"><net_src comp="614" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="921"><net_src comp="642" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="927"><net_src comp="666" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="270" pin=6"/></net>

<net id="932"><net_src comp="690" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="232" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: c_ifmap_patch_st | {18 28 }
	Port: ctrl1_reg | {}
	Port: ctrl2_reg | {}
	Port: layer1_reg | {}
	Port: layer2_reg | {}
	Port: ctrl1_reg_c21 | {1 }
	Port: ctrl2_reg_c26 | {1 }
	Port: layer1_reg_c31 | {1 }
 - Input state : 
	Port: Mem_Patch_Gen : gmem | {9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 }
	Port: Mem_Patch_Gen : in1 | {4 }
	Port: Mem_Patch_Gen : in2 | {4 }
	Port: Mem_Patch_Gen : ctrl1_reg | {1 }
	Port: Mem_Patch_Gen : ctrl2_reg | {1 }
	Port: Mem_Patch_Gen : layer1_reg | {1 }
	Port: Mem_Patch_Gen : layer2_reg | {4 }
  - Chain level:
	State 1
		p_cast3_cast : 1
		bound : 2
		cast2 : 1
		cast3 : 3
		bound4 : 4
		cast22 : 1
		bound24 : 2
		store_ln192 : 1
		store_ln192 : 1
		store_ln192 : 1
		store_ln192 : 1
	State 2
	State 3
	State 4
		sub_i_i : 1
		p_cast_cast : 1
		cmp_i_i121205 : 1
		add_ln207 : 2
		trunc_ln : 3
		sext_ln210_2 : 4
		zext_ln210 : 5
		add_ln210 : 6
		zext_ln207 : 7
		sext_ln207 : 4
		zext_ln207_1 : 5
		sext_ln207_1 : 4
		add_ln207_1 : 6
		add_ln210_2 : 5
		sext_ln192 : 6
	State 5
		icmp_ln1057_12 : 1
		add_ln1057 : 1
		br_ln1057 : 2
		icmp_ln1057_13 : 1
		select_ln188 : 2
		zext_ln1057 : 3
		icmp_ln1057_14 : 4
	State 6
		mul_ln205 : 1
	State 7
		chunk_size : 1
		chunk_size_1 : 2
		icmp_ln207 : 3
		br_ln207 : 4
		trunc_ln207 : 3
	State 8
		icmp_ln207_1 : 1
		add_ln207_3 : 1
		br_ln207 : 2
		trunc_ln214 : 1
		tmp_13_cast : 2
		shl_ln : 1
		sext_ln210 : 2
		add_ln210_1 : 3
		trunc_ln7 : 4
		add_ln207_2 : 1
		store_ln207 : 2
	State 9
		gmem_addr : 1
		empty_178 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln217 : 1
		add_ln217_1 : 1
		br_ln217 : 2
		trunc_ln224 : 1
		tmp_14_cast : 2
		shl_ln1 : 1
		sext_ln220 : 2
		add_ln220 : 3
		trunc_ln8 : 4
		add_ln217 : 1
		store_ln217 : 2
		rev77 : 1
		call_ln205 : 1
		store_ln195 : 1
	State 19
		gmem_addr_1 : 1
		empty_179 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260                  |    0    |    0    |   392   |   186   |
|   call   | grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270 |    1    |  1.956  |   677   |   1761  |
|          |                  grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286                  |    0    |    0    |   392   |   186   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    sub_i_i_fu_359                                    |    0    |    0    |    0    |    15   |
|          |                                   add_ln207_fu_388                                   |    0    |    0    |    0    |    23   |
|          |                                   add_ln210_fu_412                                   |    0    |    0    |    0    |    36   |
|          |                                  add_ln207_1_fu_434                                  |    0    |    0    |    0    |    68   |
|          |                                  add_ln210_2_fu_440                                  |    0    |    0    |    0    |    21   |
|          |                                   add_ln1057_fu_463                                  |    0    |    0    |    0    |    31   |
|    add   |                                  add_ln207_3_fu_531                                  |    0    |    0    |    0    |    23   |
|          |                                  add_ln210_1_fu_564                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln207_2_fu_579                                  |    0    |    0    |    0    |    39   |
|          |                                  add_ln217_1_fu_604                                  |    0    |    0    |    0    |    23   |
|          |                                   add_ln220_fu_637                                   |    0    |    0    |    0    |    71   |
|          |                                   add_ln217_fu_652                                   |    0    |    0    |    0    |    39   |
|          |                                     pny_6_fu_673                                     |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 cmp_i_i121205_fu_382                                 |    0    |    0    |    0    |    13   |
|          |                                  icmp_ln1057_fu_450                                  |    0    |    0    |    0    |    11   |
|          |                                 icmp_ln1057_12_fu_458                                |    0    |    0    |    0    |    16   |
|          |                                 icmp_ln1057_13_fu_472                                |    0    |    0    |    0    |    11   |
|   icmp   |                                 icmp_ln1057_14_fu_489                                |    0    |    0    |    0    |    11   |
|          |                                   icmp_ln207_fu_516                                  |    0    |    0    |    0    |    13   |
|          |                                  icmp_ln207_1_fu_526                                 |    0    |    0    |    0    |    13   |
|          |                                   icmp_ln217_fu_599                                  |    0    |    0    |    0    |    13   |
|          |                                      ult_fu_662                                      |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     bound_fu_318                                     |    0    |    0    |    0    |    40   |
|    mul   |                                   mul_ln205_fu_497                                   |    0    |    0    |    0    |    40   |
|          |                                      grp_fu_697                                      |    1    |    0    |    0    |    0    |
|          |                                      grp_fu_703                                      |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                  select_ln188_fu_477                                 |    0    |    0    |    0    |    8    |
|          |                                  chunk_size_1_fu_510                                 |    0    |    0    |    0    |    17   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                                   chunk_size_fu_505                                  |    0    |    0    |    0    |    23   |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                                     rev77_fu_666                                     |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              layer1_reg_read_read_fu_166                             |    0    |    0    |    0    |    0    |
|          |                              ctrl2_reg_read_read_fu_180                              |    0    |    0    |    0    |    0    |
|   read   |                              ctrl1_reg_read_read_fu_194                              |    0    |    0    |    0    |    0    |
|          |                                 in2_read_read_fu_208                                 |    0    |    0    |    0    |    0    |
|          |                                 in1_read_read_fu_214                                 |    0    |    0    |    0    |    0    |
|          |                              layer2_reg_read_read_fu_220                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                write_ln0_write_fu_172                                |    0    |    0    |    0    |    0    |
|   write  |                                write_ln0_write_fu_186                                |    0    |    0    |    0    |    0    |
|          |                                write_ln0_write_fu_200                                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                  grp_readreq_fu_226                                  |    0    |    0    |    0    |    0    |
|          |                                  grp_readreq_fu_232                                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     empty_fu_296                                     |    0    |    0    |    0    |    0    |
|          |                                   empty_177_fu_300                                   |    0    |    0    |    0    |    0    |
|   trunc  |                                  trunc_ln207_fu_522                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln214_fu_537                                  |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln224_fu_610                                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    p_cast6_fu_304                                    |    0    |    0    |    0    |    0    |
|          |                                     p_cast_fu_368                                    |    0    |    0    |    0    |    0    |
|partselect|                                    trunc_ln_fu_394                                   |    0    |    0    |    0    |    0    |
|          |                                   trunc_ln7_fu_569                                   |    0    |    0    |    0    |    0    |
|          |                                   trunc_ln8_fu_642                                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  p_cast3_cast_fu_314                                 |    0    |    0    |    0    |    0    |
|          |                                     cast2_fu_324                                     |    0    |    0    |    0    |    0    |
|          |                                     cast3_fu_328                                     |    0    |    0    |    0    |    0    |
|          |                                     cast22_fu_332                                    |    0    |    0    |    0    |    0    |
|          |                            ctrl2_reg_load_cast_cast_fu_356                           |    0    |    0    |    0    |    0    |
|          |                                 p_cast20_cast_fu_365                                 |    0    |    0    |    0    |    0    |
|   zext   |                                  p_cast_cast_fu_378                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln210_fu_408                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln207_fu_418                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln207_1_fu_426                                 |    0    |    0    |    0    |    0    |
|          |                                  zext_ln1057_fu_485                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln188_fu_494                                  |    0    |    0    |    0    |    0    |
|          |                                   zext_ln205_fu_502                                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  sext_ln210_2_fu_404                                 |    0    |    0    |    0    |    0    |
|          |                                   sext_ln207_fu_422                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln207_1_fu_430                                 |    0    |    0    |    0    |    0    |
|   sext   |                                   sext_ln192_fu_446                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln210_fu_560                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln210_1_fu_589                                 |    0    |    0    |    0    |    0    |
|          |                                   sext_ln220_fu_633                                  |    0    |    0    |    0    |    0    |
|          |                                  sext_ln220_1_fu_687                                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  tmp_13_cast_fu_541                                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                                     shl_ln_fu_552                                    |    0    |    0    |    0    |    0    |
|          |                                  tmp_14_cast_fu_614                                  |    0    |    0    |    0    |    0    |
|          |                                    shl_ln1_fu_625                                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                      |    3    |  1.956  |   1461  |   2852  |
|----------|--------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|burst_buffer1|   15   |    0   |    0   |    0   |
|burst_buffer2|   15   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   30   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1057_reg_848   |   24   |
|   add_ln207_1_reg_818  |   62   |
|   add_ln207_3_reg_884  |   16   |
|   add_ln217_1_reg_908  |   16   |
|     bound24_reg_835    |   24   |
|     bound4_reg_830     |   24   |
|      bound_reg_756     |   16   |
|     cast22_reg_772     |   24   |
|      cast2_reg_761     |   24   |
|      cast3_reg_767     |   24   |
|  cmp_i_i121205_reg_808 |    1   |
|    empty_177_reg_737   |    8   |
|   gmem_addr_1_reg_929  |   128  |
|    gmem_addr_reg_900   |   128  |
| icmp_ln1057_14_reg_859 |    1   |
|   icmp_ln1057_reg_840  |    1   |
|   icmp_ln207_reg_871   |    1   |
|    in1_read_reg_782    |   64   |
|    in2_read_reg_777    |   64   |
|indvar_flatten27_reg_716|   24   |
|      lsy_1_reg_249     |   16   |
|       lsy_reg_238      |   16   |
|    mul_ln205_reg_864   |   16   |
|  p_cast20_cast_reg_792 |   17   |
|  p_cast3_cast_reg_751  |   16   |
|     p_cast6_reg_743    |    8   |
|   p_cast_cast_reg_803  |   17   |
|     p_cast_reg_797     |   16   |
|       pny_reg_709      |    8   |
|     rd_ptr1_reg_723    |   32   |
|     rd_ptr2_reg_730    |   32   |
|      rev77_reg_924     |    1   |
|  select_ln188_reg_853  |    8   |
|   sext_ln192_reg_824   |   32   |
|     sub_i_i_reg_787    |    9   |
|   tmp_13_cast_reg_889  |   11   |
|   tmp_14_cast_reg_913  |   11   |
|   trunc_ln207_reg_875  |   16   |
|    trunc_ln7_reg_894   |   60   |
|    trunc_ln8_reg_918   |   60   |
|   zext_ln207_reg_812   |   32   |
+------------------------+--------+
|          Total         |  1108  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                         Comp                                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  grp_readreq_fu_226                                  |  p1  |   2  |  128 |   256  ||    9    |
|                                  grp_readreq_fu_232                                  |  p1  |   2  |  128 |   256  ||    9    |
| grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270 |  p6  |   2  |   1  |    2   ||    9    |
|                                      grp_fu_697                                      |  p0  |   2  |   8  |   16   ||    9    |
|                                      grp_fu_697                                      |  p1  |   2  |  16  |   32   ||    9    |
|                                      grp_fu_703                                      |  p0  |   2  |  16  |   32   ||    9    |
|                                      grp_fu_703                                      |  p1  |   2  |   8  |   16   ||    9    |
|--------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                         Total                                        |      |      |      |   610  ||  3.423  ||    63   |
|--------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    1   |  1461  |  2852  |    -   |
|   Memory  |   30   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |  1108  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   30   |    3   |    5   |  2569  |  2915  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
