/* File Version: 120330_1210 */
library (slow_vdd1v0_extvdd1v2) {
  /* Models written by Liberate 3.1p1 from Altos Design Automation, Inc. on Fri Mar 30 12:04:04 PDT 2012 */
  comment : "";
  date : "$Date: Thu Jul 17 11:55:44 2014 $";
  revision : "$Revision: 1.1 $";
  delay_model : table_lookup;
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1pW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  voltage_map (VDD, 0.9);
  voltage_map (ExtVDD, 1.08);
  voltage_map (VSS, 0);
  voltage_map (GND, 0);
  voltage_map (ExtVSS, 0);
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 0.28;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 125;
  nom_voltage : 0.9;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 0.5;
  slew_lower_threshold_pct_fall : 30;
  slew_lower_threshold_pct_rise : 30;
  slew_upper_threshold_pct_fall : 70;
  slew_upper_threshold_pct_rise : 70;
  operating_conditions (PVT__0P9V_125C) {
    process : 1;
    temperature : 125;
    voltage : 0.9;
  }
  default_operating_conditions : PVT__0P9V_125C;
  lu_table_template (constraint_template_2x2) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.008, 0.28");
    index_2 ("0.008, 0.28");
  }
  lu_table_template (constraint_template_7x7) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
    index_2 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
  }
  lu_table_template (delay_template_2x2) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.28");
    index_2 ("0.01, 0.3");
  }
  lu_table_template (delay_template_7x7) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
    index_2 ("0.01, 0.06, 0.1, 0.15, 0.2, 0.25, 0.3");
  }
  lu_table_template (mpw_constraint_template_2x2) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.008, 0.28");
  }
  lu_table_template (mpw_constraint_template_7x7) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
  }
  power_lut_template (passive_power_template_2x1) {
    variable_1 : input_transition_time;
    index_1 ("0.008, 0.28");
  }
  power_lut_template (passive_power_template_7x1) {
    variable_1 : input_transition_time;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
  }
  power_lut_template (power_template_2x2) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.28");
    index_2 ("0.01, 0.3");
  }
  power_lut_template (power_template_7x7) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.008, 0.04, 0.08, 0.12, 0.16, 0.224, 0.28");
    index_2 ("0.01, 0.06, 0.1, 0.15, 0.2, 0.25, 0.3");
  }
  cell (LSHLX1_TO) {
    area : 1.368;
    is_level_shifter : "true";
    level_shifter_type : "HL";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 22.4056;
      when : "A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 29.9639;
      when : "!A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 26.1847;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : VDD;
      direction : output;
      function : "A";
      related_ground_pin : VSS;
      related_power_pin : VDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.146264, 3.45834", \
            "0.235917, 3.5479" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.215604, 6.16247", \
            "0.21618, 6.16247" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.180822, 4.07339", \
            "0.316435, 4.20906" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.259871, 7.41574", \
            "0.260596, 7.41574" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000440718, 0.00044449", \
            "0.000410403, 0.000421558" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000690421, 0.000691151", \
            "0.000651191, 0.000661765" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : ExtVDD;
      direction : input;
      related_ground_pin : VSS;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000200569;
      rise_capacitance : 0.000200569;
      rise_capacitance_range (0.000197178, 0.000203947);
      fall_capacitance : 0.000196766;
      fall_capacitance_range (0.000193766, 0.000199744);
    }
  }
  cell (LSHL_ISOH_X1_TO_ON) {
    area : 3.762;
    is_level_shifter : "true";
    level_shifter_type : "HL";
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 29.7375;
      when : "(A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 38.4433;
      when : "(A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 55.0425;
      when : "(!A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 62.8018;
      when : "(!A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 46.5063;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : VDD;
      function : "(A + ISO)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.154174, 3.46619", \
            "0.24518, 3.55698" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.221764, 6.1685", \
            "0.222332, 6.1685" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.263058, 6.27047", \
            "0.39726, 6.40494" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.396904, 11.0933", \
            "0.397234, 11.0933" \
          );
        }
      }
      timing () {
        related_pin : "ISO";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.180006, 3.49378", \
            "0.315375, 3.62896" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.226075, 6.17546", \
            "0.226798, 6.17547" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.275607, 6.28301", \
            "0.396586, 6.40435" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.396838, 11.0933", \
            "0.396867, 11.0933" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000516769, 0.000517637", \
            "0.000512148, 0.000510956" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000760191, 0.000760482", \
            "0.000720793, 0.000730759" \
          );
        }
      }
      internal_power () {
        related_pin : "ISO";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000451271, 0.000454397", \
            "0.000446147, 0.000458263" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000664508, 0.000665508", \
            "0.000656654, 0.000665684" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : ExtVDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000195826;
      rise_capacitance : 0.000195826;
      rise_capacitance_range (0.00018829, 0.000203804);
      fall_capacitance : 0.000168417;
      fall_capacitance_range (0.000140597, 0.000199689);
      internal_power () {
        when : "(ISO&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000121362, -0.000128703" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000142456, 0.000141198" \
          );
        }
      }
    }
    pin (ISO) {
      input_signal_level : VDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000207627;
      rise_capacitance : 0.000207627;
      rise_capacitance_range (0.000204899, 0.000210352);
      fall_capacitance : 0.000183626;
      fall_capacitance_range (0.000181533, 0.000185784);
      internal_power () {
        when : "(A&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000253115, 0.000223761" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000429782, 0.000411916" \
          );
        }
      }
    }
  }
  cell (LSHL_ISOL_X1_TO_ON) {
    area : 3.762;
    is_level_shifter : "true";
    level_shifter_type : "HL";
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 69.0698;
      when : "(A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 47.888;
      when : "(A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 42.3544;
      when : "(!A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 46.0015;
      when : "(!A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 51.3284;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : VDD;
      function : "(A & !ISO)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.159548, 3.4717", \
            "0.255583, 3.5678" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.216477, 6.16332", \
            "0.217084, 6.16332" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.187265, 4.07989", \
            "0.326919, 4.21962" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.259885, 7.41574", \
            "0.260591, 7.41574" \
          );
        }
      }
      timing () {
        related_pin : "ISO";
        timing_sense : negative_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.194266, 3.50639", \
            "0.31128, 3.6234" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.21658, 6.16333", \
            "0.216473, 6.16332" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.237091, 4.13155", \
            "0.369301, 4.26352" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.261222, 7.41669", \
            "0.261837, 7.41669" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000700237, 0.000704739", \
            "0.000672699, 0.00068406" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000551012, 0.000552321", \
            "0.000511649, 0.00052248" \
          );
        }
      }
      internal_power () {
        related_pin : "ISO";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000736045, 0.000739395", \
            "0.000725353, 0.000730563" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000889463, 0.000891903", \
            "0.000869709, 0.000873481" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : ExtVDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000198509;
      rise_capacitance : 0.000198509;
      rise_capacitance_range (0.00019407, 0.000203793);
      fall_capacitance : 0.000171184;
      fall_capacitance_range (0.000144149, 0.00019978);
      internal_power () {
        when : "(ISO&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000139421, -0.00013982" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000141625, 0.000140388" \
          );
        }
      }
    }
    pin (ISO) {
      input_signal_level : VDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000207276;
      rise_capacitance : 0.000207276;
      rise_capacitance_range (0.000204337, 0.000210288);
      fall_capacitance : 0.000182654;
      fall_capacitance_range (0.000179795, 0.000185598);
      internal_power () {
        when : "(!A&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000137057, 0.000112667" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000446475, 0.000426507" \
          );
        }
      }
    }
  }
  cell (LSHL_ISONH_X1_TO_ON) {
    area : 3.078;
    is_level_shifter : "true";
    level_shifter_type : "HL";
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 28.0113;
      when : "(A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 18.9207;
      when : "(A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 52.3698;
      when : "(!A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 44.2256;
      when : "(!A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 35.8818;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : VDD;
      function : "(A + !ISOn)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.154217, 3.46623", \
            "0.245191, 3.55698" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.22177, 6.16851", \
            "0.222339, 6.16851" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.262779, 6.27017", \
            "0.396983, 6.40463" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.396232, 11.0927", \
            "0.396631, 11.0927" \
          );
        }
      }
      timing () {
        related_pin : "ISOn";
        timing_sense : negative_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.135725, 3.44909", \
            "0.292477, 3.63344" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.222827, 6.17187", \
            "0.266321, 6.17178" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.241117, 6.24849", \
            "0.367972, 6.38359" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.396243, 11.0927", \
            "0.410809, 11.0927" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000570361, 0.000571213", \
            "0.00056575, 0.000564626" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000705966, 0.000706298", \
            "0.000666649, 0.000676642" \
          );
        }
      }
      internal_power () {
        related_pin : "ISOn";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000456276, 0.000458377", \
            "0.000444416, 0.000453811" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000557215, 0.000557624", \
            "0.000541301, 0.000556146" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : ExtVDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000195834;
      rise_capacitance : 0.000195834;
      rise_capacitance_range (0.000188317, 0.000203804);
      fall_capacitance : 0.000168423;
      fall_capacitance_range (0.000140621, 0.000199681);
      internal_power () {
        when : "(!ISOn&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000121349, -0.000128694" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000142439, 0.000141189" \
          );
        }
      }
    }
    pin (ISOn) {
      input_signal_level : VDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000518456;
      rise_capacitance : 0.000483536;
      rise_capacitance_range (0.000479427, 0.000489539);
      fall_capacitance : 0.000518456;
      fall_capacitance_range (0.000509903, 0.000530607);
      internal_power () {
        when : "(A&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000210957, -0.000210107" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000228714, 0.000212022" \
          );
        }
      }
    }
  }
  cell (LSHL_ISONL_X1_TO_ON) {
    area : 3.078;
    is_level_shifter : "true";
    level_shifter_type : "HL";
    is_isolation_cell : "true";
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 37.456;
      when : "(A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 58.2529;
      when : "(A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 35.5695;
      when : "(!A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 31.5376;
      when : "(!A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 40.704;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : VDD;
      function : "(A & ISOn)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.159394, 3.47154", \
            "0.255507, 3.56777" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.216577, 6.16332", \
            "0.217082, 6.16332" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.187261, 4.07988", \
            "0.326921, 4.21962" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.259885, 7.41574", \
            "0.26059, 7.41574" \
          );
        }
      }
      timing () {
        related_pin : "ISOn";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.164111, 3.47625", \
            "0.267519, 3.57977" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.216475, 6.16332", \
            "0.21689, 6.16332" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.198785, 4.09325", \
            "0.326962, 4.22172" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.261219, 7.41669", \
            "0.2619, 7.4167" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000671158, 0.000675654", \
            "0.000643451, 0.000656152" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000579799, 0.000581103", \
            "0.00054054, 0.000551369" \
          );
        }
      }
      internal_power () {
        related_pin : "ISOn";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000648787, 0.000652905", \
            "0.000625527, 0.000634136" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000905803, 0.000908323", \
            "0.000850549, 0.000863218" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : ExtVDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000198546;
      rise_capacitance : 0.000198546;
      rise_capacitance_range (0.000194185, 0.000203792);
      fall_capacitance : 0.00017121;
      fall_capacitance_range (0.000144226, 0.000199776);
      internal_power () {
        when : "(!ISOn&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000139402, -0.000139808" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000141609, 0.000140378" \
          );
        }
      }
    }
    pin (ISOn) {
      input_signal_level : VDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000426761;
      rise_capacitance : 0.000341534;
      rise_capacitance_range (0.00033562, 0.000344791);
      fall_capacitance : 0.000426761;
      fall_capacitance_range (0.000410413, 0.000442632);
      internal_power () {
        when : "(!A&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000105966, -0.000105521" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000107527, 0.000105154" \
          );
        }
      }
    }
  }
  cell (LSLHX1_FROM) {
    area : 11.628;
    is_level_shifter : "true";
    level_shifter_type : "LH";
    pg_pin (ExtVDD) {
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 136.61;
      when : "A";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 19.3398;
      when : "A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 133.047;
      when : "!A";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 18.9549;
      when : "!A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 134.829;
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 19.1474;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : ExtVDD;
      direction : output;
      function : "A";
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.0979485, 2.14402", \
            "0.256288, 2.30256" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.132875, 3.82679", \
            "0.133009, 3.82679" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.178829, 2.51135", \
            "0.296412, 2.62934" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.152769, 4.37254", \
            "0.152776, 4.37254" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00257081, 0.00258631", \
            "0.00569899, 0.00574304" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00378897, 0.00378395", \
            "0.00378787, 0.00379122" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "3.13642e-05, 3.13923e-05", \
            "8.10446e-06, 8.11648e-06" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000666722, 0.000666715", \
            "0.000648499, 0.000648522" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : VDD;
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000686903;
      rise_capacitance : 0.000500481;
      rise_capacitance_range (0.000494095, 0.000506862);
      fall_capacitance : 0.000686903;
      fall_capacitance_range (0.000670685, 0.000703029);
    }
  }
  cell (LSLH_ISOH_X1_FROM_OFF) {
    area : 13.68;
    is_level_shifter : "true";
    level_shifter_type : "LH";
    is_isolation_cell : "true";
    pg_pin (ExtVDD) {
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 133.665;
      when : "(A&ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 0.75409;
      when : "(A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 184.873;
      when : "(A&!ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 19.3398;
      when : "(A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 140.17;
      when : "(!A&ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 4.2715;
      when : "(!A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 204.732;
      when : "(!A&!ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 18.9549;
      when : "(!A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 165.86;
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 10.8301;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : ExtVDD;
      function : "(A + ISO)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.109916, 2.15586", \
            "0.291398, 2.33574" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.13629, 3.83009", \
            "0.136374, 3.83001" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.222916, 3.01468", \
            "0.332696, 3.12457" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.185573, 5.18797", \
            "0.185526, 5.1879" \
          );
        }
      }
      timing () {
        related_pin : "ISO";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.129656, 2.18066", \
            "0.235209, 2.28616" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.150617, 3.84696", \
            "0.1509, 3.84697" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.211639, 3.00529", \
            "0.302026, 3.09571" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.185573, 5.18797", \
            "0.18553, 5.18797" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00262695, 0.00263372", \
            "0.00641809, 0.00631475" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00512423, 0.00512174", \
            "0.00460934, 0.00461426" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000114036, 0.000114051", \
            "0.000111207, 0.00011126" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000526642, 0.000526553", \
            "0.000506797, 0.000506762" \
          );
        }
      }
      internal_power () {
        related_pin : "ISO";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00191198, 0.00192773", \
            "0.00187835, 0.0019195" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00396607, 0.00408503", \
            "0.00409411, 0.00421675" \
          );
        }
      }
      internal_power () {
        related_pin : "ISO";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "-0.000242846, -0.000241295", \
            "-0.000241749, -0.000240177" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000291226, 0.000291411", \
            "0.00029155, 0.000291498" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : VDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.00053348;
      rise_capacitance : 0.000473812;
      rise_capacitance_range (0.000444962, 0.000506212);
      fall_capacitance : 0.00053348;
      fall_capacitance_range (0.000384589, 0.000703261);
      internal_power () {
        when : "(ISO&Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-7.84547e-05, -7.33305e-05" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.0001247, 0.000109901" \
          );
        }
      }
      internal_power () {
        when : "(ISO&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-8.34284e-05, -0.000103512" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000141901, 0.000142111" \
          );
        }
      }
    }
    pin (ISO) {
      input_signal_level : ExtVDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000231779;
      rise_capacitance : 0.000231779;
      rise_capacitance_range (0.000228817, 0.000234803);
      fall_capacitance : 0.000201359;
      fall_capacitance_range (0.000198051, 0.000204759);
      internal_power () {
        when : "(A&Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000383329, 0.0003355" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.00102362, 0.000992152" \
          );
        }
      }
      internal_power () {
        when : "(A&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "3.97234e-06, 3.04102e-06" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-2.96316e-06, -2.95305e-06" \
          );
        }
      }
    }
  }
  cell (LSLH_ISOL_X1_FROM_OFF) {
    area : 13.68;
    is_level_shifter : "true";
    level_shifter_type : "LH";
    is_isolation_cell : "true";
    pg_pin (ExtVDD) {
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 147.821;
      when : "(A&ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 4.14863;
      when : "(A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 197.926;
      when : "(A&!ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 19.3398;
      when : "(A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 83.89;
      when : "(!A&ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 10.2838;
      when : "(!A&ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 181.309;
      when : "(!A&!ISO)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 18.9549;
      when : "(!A&!ISO)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 152.736;
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 13.1818;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : ExtVDD;
      function : "(A & !ISO)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.112886, 2.15902", \
            "0.297579, 2.34436" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.133237, 3.82698", \
            "0.133355, 3.82698" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.205975, 2.53856", \
            "0.316781, 2.64948" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.152809, 4.37254", \
            "0.152856, 4.37254" \
          );
        }
      }
      timing () {
        related_pin : "ISO";
        timing_sense : negative_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.127315, 2.1734", \
            "0.213738, 2.25982" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.133079, 3.82697", \
            "0.133079, 3.82697" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.17479, 2.51152", \
            "0.277318, 2.61404" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.155317, 4.37456", \
            "0.155272, 4.37459" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.0029638, 0.00298648", \
            "0.00695767, 0.00704225" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00478819, 0.00478875", \
            "0.00433833, 0.00434664" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000115372, 0.000115374", \
            "0.000112792, 0.000112682" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000560201, 0.000560174", \
            "0.000541618, 0.000541725" \
          );
        }
      }
      internal_power () {
        related_pin : "ISO";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00150405, 0.00152167", \
            "0.00148994, 0.00151512" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00252651, 0.00254076", \
            "0.00247431, 0.00249076" \
          );
        }
      }
      internal_power () {
        related_pin : "ISO";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000104486, 0.000104487", \
            "0.000104526, 0.000104452" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "-8.71855e-05, -8.71728e-05", \
            "-7.85901e-05, -7.85966e-05" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : VDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000534849;
      rise_capacitance : 0.000477339;
      rise_capacitance_range (0.000449783, 0.000506006);
      fall_capacitance : 0.000534849;
      fall_capacitance_range (0.000383659, 0.000703456);
      internal_power () {
        when : "(ISO&!Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000111032, -0.000113341" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000106359, 0.000105765" \
          );
        }
      }
      internal_power () {
        when : "(ISO&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-8.48178e-05, -0.000105095" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000108223, 0.000107283" \
          );
        }
      }
    }
    pin (ISO) {
      input_signal_level : ExtVDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000231676;
      rise_capacitance : 0.000231676;
      rise_capacitance_range (0.000228486, 0.00023483);
      fall_capacitance : 0.000200888;
      fall_capacitance_range (0.000196872, 0.000205);
      internal_power () {
        when : "(!A&!Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000219787, 0.000177664" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.00103747, 0.00100708" \
          );
        }
      }
      internal_power () {
        when : "(!A&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "3.63347e-05, 2.77806e-05" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-2.68087e-05, -2.67788e-05" \
          );
        }
      }
    }
  }
  cell (LSLH_ISONH_X1_FROM_OFF) {
    area : 13.68;
    is_level_shifter : "true";
    level_shifter_type : "LH";
    is_isolation_cell : "true";
    pg_pin (ExtVDD) {
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 168.385;
      when : "(A&ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 19.3398;
      when : "(A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 116.766;
      when : "(A&!ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 0.75412;
      when : "(A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 188.244;
      when : "(!A&ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 18.9549;
      when : "(!A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 123.271;
      when : "(!A&!ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 4.2715;
      when : "(!A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 149.166;
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 10.8301;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : ExtVDD;
      function : "(A + !ISOn)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.109963, 2.15592", \
            "0.291451, 2.33583" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.136291, 3.8301", \
            "0.136374, 3.8301" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.223002, 3.01476", \
            "0.332713, 3.12471" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.185449, 5.18785", \
            "0.185401, 5.18786" \
          );
        }
      }
      timing () {
        related_pin : "ISOn";
        timing_sense : negative_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.0957553, 2.14634", \
            "0.219123, 2.30054" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.148789, 3.84483", \
            "0.180347, 3.8448" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.184936, 2.97846", \
            "0.28725, 3.08377" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.185467, 5.18785", \
            "0.192906, 5.18785" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00270154, 0.00271157", \
            "0.00649601, 0.00639249" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00505081, 0.00504736", \
            "0.00453474, 0.00453988" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000114037, 0.000114031", \
            "0.000111205, 0.000111259" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000526428, 0.000526349", \
            "0.000506805, 0.000506875" \
          );
        }
      }
      internal_power () {
        related_pin : "ISOn";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00195456, 0.00196523", \
            "0.00185757, 0.00190511" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00110978, 0.00111124", \
            "0.00106848, 0.00110834" \
          );
        }
      }
      internal_power () {
        related_pin : "ISOn";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "-0.000244099, -0.000242645", \
            "-0.000241082, -0.000239495" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000288322, 0.000288283", \
            "0.0002882, 0.000288134" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : VDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000533486;
      rise_capacitance : 0.000473849;
      rise_capacitance_range (0.000445149, 0.00050619);
      fall_capacitance : 0.000533486;
      fall_capacitance_range (0.000384771, 0.000703212);
      internal_power () {
        when : "(!ISOn&Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-7.84317e-05, -7.33083e-05" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000124704, 0.00010991" \
          );
        }
      }
      internal_power () {
        when : "(!ISOn&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-8.34222e-05, -0.000103511" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000141911, 0.000142122" \
          );
        }
      }
    }
    pin (ISOn) {
      input_signal_level : ExtVDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000969509;
      rise_capacitance : 0.000743545;
      rise_capacitance_range (0.000733503, 0.000759199);
      fall_capacitance : 0.000969509;
      fall_capacitance_range (0.000953069, 0.000988427);
      internal_power () {
        when : "(A&Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000329027, -0.000327916" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000366239, 0.0003311" \
          );
        }
      }
      internal_power () {
        when : "(A&Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-1.96917e-06, -1.97283e-06" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "5.29385e-06, 2.37314e-06" \
          );
        }
      }
    }
  }
  cell (LSLH_ISONL_X1_FROM_OFF) {
    area : 13.68;
    is_level_shifter : "true";
    level_shifter_type : "LH";
    is_isolation_cell : "true";
    pg_pin (ExtVDD) {
      pg_type : primary_power;
      voltage_name : "ExtVDD";
    }
    pg_pin (VSS) {
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      std_cell_main_rail : true;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 181.437;
      when : "(A&ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 19.3398;
      when : "(A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 130.921;
      when : "(A&!ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 4.14863;
      when : "(A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 164.821;
      when : "(!A&ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 18.9549;
      when : "(!A&ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 66.9905;
      when : "(!A&!ISOn)";
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 10.2838;
      when : "(!A&!ISOn)";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 136.043;
      related_pg_pin : ExtVDD;
    }
    leakage_power () {
      value : 13.1818;
      related_pg_pin : VDD;
    }
    pin (Y) {
      output_signal_level : ExtVDD;
      function : "(A & ISOn)";
      direction : output;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      output_voltage_range (0.8, 1.4);
      max_capacitance : 0.3;
      timing () {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.112846, 2.15898", \
            "0.297506, 2.34428" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.133231, 3.82698", \
            "0.133289, 3.82698" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.206047, 2.53864", \
            "0.317163, 2.64956" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.152769, 4.37254", \
            "0.153452, 4.37254" \
          );
        }
      }
      timing () {
        related_pin : "ISOn";
        timing_sense : positive_unate;
        timing_type : combinational;
        cell_rise (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.102631, 2.14871", \
            "0.168891, 2.2151" \
          );
        }
        rise_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.133149, 3.82696", \
            "0.133562, 3.82693" \
          );
        }
        cell_fall (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.145007, 2.48176", \
            "0.252585, 2.58959" \
          );
        }
        fall_transition (delay_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.155307, 4.37456", \
            "0.1557, 4.37457" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00292189, 0.00294433", \
            "0.00691371, 0.00699795" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00483184, 0.00483254", \
            "0.0043834, 0.0043906" \
          );
        }
      }
      internal_power () {
        related_pin : "A";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000115371, 0.000115378", \
            "0.0001128, 0.000112679" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.000560177, 0.000560149", \
            "0.000541692, 0.000541715" \
          );
        }
      }
      internal_power () {
        related_pin : "ISOn";
        related_pg_pin : ExtVDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00134354, 0.00136181", \
            "0.00129638, 0.00132772" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "0.00258879, 0.00260232", \
            "0.00243635, 0.00246958" \
          );
        }
      }
      internal_power () {
        related_pin : "ISOn";
        related_pg_pin : VDD;
        rise_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "9.48615e-05, 9.48647e-05", \
            "9.49079e-05, 9.4905e-05" \
          );
        }
        fall_power (power_template_2x2) {
          index_1 ("0.008, 0.28");
          index_2 ("0.01, 0.3");
          values ( \
            "-0.000100221, -0.000100216", \
            "-7.22679e-05, -7.22828e-05" \
          );
        }
      }
    }
    pin (A) {
      input_signal_level : VDD;
      level_shifter_data_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : VDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000535112;
      rise_capacitance : 0.00047743;
      rise_capacitance_range (0.000450137, 0.000505983);
      fall_capacitance : 0.000535112;
      fall_capacitance_range (0.000384029, 0.000703401);
      internal_power () {
        when : "(!ISOn&!Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000111002, -0.000113319" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000106338, 0.000105752" \
          );
        }
      }
      internal_power () {
        when : "(!ISOn&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-8.48073e-05, -0.000105093" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000108221, 0.000107282" \
          );
        }
      }
    }
    pin (ISOn) {
      input_signal_level : ExtVDD;
      level_shifter_enable_pin : "true";
      isolation_cell_enable_pin : "true";
      direction : input;
      related_ground_pin : VSS;
      related_power_pin : ExtVDD;
      input_voltage_range (0.8, 1.4);
      max_transition : 0.28;
      capacitance : 0.000879541;
      rise_capacitance : 0.000589501;
      rise_capacitance_range (0.000576671, 0.000605646);
      fall_capacitance : 0.000879541;
      fall_capacitance_range (0.000861842, 0.000898548);
      internal_power () {
        when : "(!A&!Y)";
        related_pg_pin : ExtVDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-0.000176308, -0.000175588" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "0.000195484, 0.000177394" \
          );
        }
      }
      internal_power () {
        when : "(!A&!Y)";
        related_pg_pin : VDD;
        rise_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "-1.72009e-05, -1.72301e-05" \
          );
        }
        fall_power (passive_power_template_2x1) {
          index_1 ("0.008, 0.28");
          values ( \
            "4.93589e-05, 2.13832e-05" \
          );
        }
      }
    }
  }
}
