{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698360463004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698360463011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 19:47:42 2023 " "Processing started: Thu Oct 26 19:47:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698360463011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360463011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360463011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698360463321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698360463321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_bit_adder " "Found entity 1: full_bit_adder" {  } { { "full_bit_adder.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/full_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bit_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bit_bit_adder " "Found entity 1: bit_bit_adder" {  } { { "bit_bit_adder.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/bit_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_with_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_with_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_with_adder " "Found entity 1: bcd_with_adder" {  } { { "bcd_with_adder.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/bcd_with_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_and " "Found entity 1: full_and" {  } { { "full_and.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/full_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_or " "Found entity 1: full_or" {  } { { "full_or.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/full_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_mux " "Found entity 1: ula_mux" {  } { { "ula_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_sub_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum_sub_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum_sub_select " "Found entity 1: sum_sub_select" {  } { { "sum_sub_select.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/sum_sub_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_or_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file select_or_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select_or_and " "Found entity 1: select_or_and" {  } { { "select_or_and.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/select_or_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_not.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_not.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_not " "Found entity 1: 4bit_not" {  } { { "4bit_not.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/4bit_not.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360471943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698360471961 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_box.bdf 1 1 " "Using design file bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_box " "Found entity 1: bcd_box" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698360471968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698360471968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_box bcd_box:inst " "Elaborating entity \"bcd_box\" for hierarchy \"bcd_box:inst\"" {  } { { "ula.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 136 2144 2240 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471968 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/bcd_box.bdf" { { 232 288 336 264 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698360471969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_or full_or:inst12 " "Elaborating entity \"full_or\" for hierarchy \"full_or:inst12\"" {  } { { "ula.bdf" "inst12" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 136 1872 2024 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:inst5 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:inst5\"" {  } { { "ula.bdf" "inst5" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 112 912 1080 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_bit_adder full_adder:inst5\|bit_bit_adder:inst8 " "Elaborating entity \"bit_bit_adder\" for hierarchy \"full_adder:inst5\|bit_bit_adder:inst8\"" {  } { { "full_adder.bdf" "inst8" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/full_adder.bdf" { { 104 840 936 200 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_not 4bit_not:inst2 " "Elaborating entity \"4bit_not\" for hierarchy \"4bit_not:inst2\"" {  } { { "ula.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 192 488 616 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_and full_and:inst4 " "Elaborating entity \"full_and\" for hierarchy \"full_and:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 368 928 1088 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_mux ula_mux:inst1 " "Elaborating entity \"ula_mux\" for hierarchy \"ula_mux:inst1\"" {  } { { "ula.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 344 312 464 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360471982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_o VCC " "Pin \"c_o\" is stuck at VCC" {  } { { "ula.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 192 2368 2544 208 "c_o" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698360472347 "|ula|c_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "Lsb1 GND " "Pin \"Lsb1\" is stuck at GND" {  } { { "ula.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/ula/ula.bdf" { { 32 2120 2296 48 "Lsb1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698360472347 "|ula|Lsb1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698360472347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698360472421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698360472859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698360472859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698360472884 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698360472884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698360472884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698360472884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698360472897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 19:47:52 2023 " "Processing ended: Thu Oct 26 19:47:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698360472897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698360472897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698360472897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698360472897 ""}
