part=xczu9eg-ffvb1156-2-e

[hls]
flow_target=vitis
package.output.format=ip_catalog
package.output.syn=false
syn.top=relu_conv_2d
syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.cpp
syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/ReLUConv1.h
syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/constants.h
csim.code_analyzer=0
tb.file=/home/jjos425/Documents/vivado_projects/project_1/reluConv_accel/ReLUConv1TestBench.cpp