==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.591 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.596 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.881 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.489 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.709 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 47.842 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 2 seconds. Total elapsed time: 50.228 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.567 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.901 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.192 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.858 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.424 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.628 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 45.768 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 2 seconds. Total elapsed time: 48.199 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.584 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.226 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.898 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.474 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.649 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 45.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 2 seconds. Total elapsed time: 48.211 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.456 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.687 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.193 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.885 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.471 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.599 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 45.48 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 2 seconds. Total elapsed time: 47.847 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.487 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.759 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.219 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.916 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.545 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.803 seconds; current allocated memory: 1.257 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 45.937 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 2 seconds. Total elapsed time: 48.372 seconds; peak allocated memory: 1.257 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.888 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.706 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.166 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.895 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.416 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.694 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 45.953 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 2 seconds. Total elapsed time: 48.34 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.219 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'kp_502_7(float*, float*, float*, float*, float*, float*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.965 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.223 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 64006 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_26_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_19_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.908 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.646 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.861 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 47.031 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 2 seconds. Total elapsed time: 49.542 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.298 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:16:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.775 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 151, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.425 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 254355 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.318 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 7.774 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.689 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 52.504 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 2 seconds. Total elapsed time: 54.855 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.623 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:16:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 151, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.294 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 254355 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.181 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.549 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.585 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 52.017 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 2 seconds. Total elapsed time: 54.538 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.684 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:16:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.814 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 151, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.369 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 254355 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.174 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.637 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.691 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 2 seconds. Elapsed time: 52.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 3 seconds. Total elapsed time: 55.44 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.155 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:16:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.589 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 151, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.23 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 254355 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_8_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.167 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.522 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.857 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 51.729 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 2 seconds. Total elapsed time: 54.078 seconds; peak allocated memory: 1.256 GB.
