# system info niosii_top on 2024.02.16.22:11:05
system_info:
name,value
DEVICE,5CEBA4F23C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1708089043
#
#
# Files generated for niosii_top on 2024.02.16.22:11:05
files:
filepath,kind,attributes,module,is_top
simulation/niosii_top.v,VERILOG,,niosii_top,true
simulation/submodules/niosii_top_jtag_uart_0.v,VERILOG,,niosii_top_jtag_uart_0,false
simulation/submodules/niosii_top_nios2_gen2_0.v,VERILOG,,niosii_top_nios2_gen2_0,false
simulation/submodules/niosii_top_onchip_memory2_0.hex,HEX,,niosii_top_onchip_memory2_0,false
simulation/submodules/niosii_top_onchip_memory2_0.v,VERILOG,,niosii_top_onchip_memory2_0,false
simulation/submodules/niosii_top_pio_0.v,VERILOG,,niosii_top_pio_0,false
simulation/submodules/niosii_top_mm_interconnect_0.v,VERILOG,,niosii_top_mm_interconnect_0,false
simulation/submodules/niosii_top_irq_mapper.sv,SYSTEM_VERILOG,,niosii_top_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu.sdc,SDC,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu.v,VERILOG,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v,VERILOG,,niosii_top_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/niosii_top_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_router,false
simulation/submodules/niosii_top_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_router_002,false
simulation/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_cmd_demux,false
simulation/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_cmd_mux,false
simulation/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_rsp_demux,false
simulation/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_rsp_mux,false
simulation/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,niosii_top_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
niosii_top.jtag_uart_0,niosii_top_jtag_uart_0
niosii_top.nios2_gen2_0,niosii_top_nios2_gen2_0
niosii_top.nios2_gen2_0.cpu,niosii_top_nios2_gen2_0_cpu
niosii_top.onchip_memory2_0,niosii_top_onchip_memory2_0
niosii_top.pio_0,niosii_top_pio_0
niosii_top.mm_interconnect_0,niosii_top_mm_interconnect_0
niosii_top.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
niosii_top.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
niosii_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
niosii_top.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
niosii_top.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
niosii_top.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
niosii_top.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
niosii_top.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
niosii_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
niosii_top.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
niosii_top.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
niosii_top.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
niosii_top.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosii_top.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosii_top.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosii_top.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosii_top.mm_interconnect_0.router,niosii_top_mm_interconnect_0_router
niosii_top.mm_interconnect_0.router_001,niosii_top_mm_interconnect_0_router
niosii_top.mm_interconnect_0.router_002,niosii_top_mm_interconnect_0_router_002
niosii_top.mm_interconnect_0.router_003,niosii_top_mm_interconnect_0_router_002
niosii_top.mm_interconnect_0.router_004,niosii_top_mm_interconnect_0_router_002
niosii_top.mm_interconnect_0.router_005,niosii_top_mm_interconnect_0_router_002
niosii_top.mm_interconnect_0.cmd_demux,niosii_top_mm_interconnect_0_cmd_demux
niosii_top.mm_interconnect_0.cmd_demux_001,niosii_top_mm_interconnect_0_cmd_demux
niosii_top.mm_interconnect_0.cmd_mux,niosii_top_mm_interconnect_0_cmd_mux
niosii_top.mm_interconnect_0.cmd_mux_001,niosii_top_mm_interconnect_0_cmd_mux
niosii_top.mm_interconnect_0.cmd_mux_002,niosii_top_mm_interconnect_0_cmd_mux
niosii_top.mm_interconnect_0.cmd_mux_003,niosii_top_mm_interconnect_0_cmd_mux
niosii_top.mm_interconnect_0.rsp_demux,niosii_top_mm_interconnect_0_rsp_demux
niosii_top.mm_interconnect_0.rsp_demux_001,niosii_top_mm_interconnect_0_rsp_demux
niosii_top.mm_interconnect_0.rsp_demux_002,niosii_top_mm_interconnect_0_rsp_demux
niosii_top.mm_interconnect_0.rsp_demux_003,niosii_top_mm_interconnect_0_rsp_demux
niosii_top.mm_interconnect_0.rsp_mux,niosii_top_mm_interconnect_0_rsp_mux
niosii_top.mm_interconnect_0.rsp_mux_001,niosii_top_mm_interconnect_0_rsp_mux
niosii_top.mm_interconnect_0.avalon_st_adapter,niosii_top_mm_interconnect_0_avalon_st_adapter
niosii_top.mm_interconnect_0.avalon_st_adapter.error_adapter_0,niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosii_top.mm_interconnect_0.avalon_st_adapter_001,niosii_top_mm_interconnect_0_avalon_st_adapter
niosii_top.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosii_top.mm_interconnect_0.avalon_st_adapter_002,niosii_top_mm_interconnect_0_avalon_st_adapter
niosii_top.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosii_top.mm_interconnect_0.avalon_st_adapter_003,niosii_top_mm_interconnect_0_avalon_st_adapter
niosii_top.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosii_top.irq_mapper,niosii_top_irq_mapper
niosii_top.rst_controller,altera_reset_controller
