# system-verilog
testing structural design of an ALU.
The ALU has intentional bugs.
