{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524718241705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524718241710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 13:50:41 2018 " "Processing started: Thu Apr 26 13:50:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524718241710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524718241710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_module_test -c test_module_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_module_test -c test_module_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524718241710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524718241934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524718241934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_module_test.v 1 1 " "Found 1 design units, including 1 entities, in source file test_module_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module_test " "Found entity 1: test_module_test" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524718249766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524718249766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_module_test " "Elaborating entity \"test_module_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524718249820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "phase_counter.v 1 1 " "Using design file phase_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524718249852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524718249852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:phase_counter " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:phase_counter\"" {  } { { "test_module_test.v" "phase_counter" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524718249852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 phase_counter.v(15) " "Verilog HDL assignment warning at phase_counter.v(15): truncated value with size 32 to match size of target (3)" {  } { { "phase_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/phase_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524718249855 "|test_module_test|phase_counter:phase_counter"}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.v 1 1 " "Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524718249869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524718249869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "test_module_test.v" "control_unit" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524718249870 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "running control_unit.v(11) " "Verilog HDL Always Construct warning at control_unit.v(11): inferring latch(es) for variable \"running\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/control_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524718249872 "|test_module_test|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "running control_unit.v(11) " "Inferred latch for \"running\" at control_unit.v(11)" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/control_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524718249872 "|test_module_test|control_unit:control_unit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524718250171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] VCC " "Pin \"display1\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] GND " "Pin \"display2\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] GND " "Pin \"display3\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] GND " "Pin \"display4\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[1\] GND " "Pin \"display4\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[0\] GND " "Pin \"display5\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[1\] GND " "Pin \"display5\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[5\] VCC " "Pin \"display5\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[6\] VCC " "Pin \"display5\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[0\] GND " "Pin \"display6\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[1\] GND " "Pin \"display6\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[5\] VCC " "Pin \"display6\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[6\] VCC " "Pin \"display6\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[0\] GND " "Pin \"display7\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[1\] GND " "Pin \"display7\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[5\] VCC " "Pin \"display7\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7\[6\] VCC " "Pin \"display7\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[0\] GND " "Pin \"display8\[0\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[1\] GND " "Pin \"display8\[1\]\" is stuck at GND" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[5\] VCC " "Pin \"display8\[5\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8\[6\] VCC " "Pin \"display8\[6\]\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|display8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selecter VCC " "Pin \"selecter\" is stuck at VCC" {  } { { "test_module_test.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/test_module_test/test_module_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524718250185 "|test_module_test|selecter"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524718250185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524718250244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524718250657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524718250657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524718250756 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524718250756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524718250756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524718250756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524718250817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 13:50:50 2018 " "Processing ended: Thu Apr 26 13:50:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524718250817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524718250817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524718250817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524718250817 ""}
