# Digital-Logic-Design-Project
University of Marmara, CSE3015 2018 Fall Project<br />
Basic CPU design with Logisim and Verilog<br />
- Part 1 contains Assembler written in Python<br />
- Part 2 contains Logisim design of CPU and its components<br />
- Part 3 contains Verilog code of our CPU<br />
- Also detailed project report can be found in repository
