#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 19 17:14:48 2018
# Process ID: 10224
# Current directory: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.621 ; gain = 537.465 ; free physical = 1874 ; free virtual = 9665
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2008.621 ; gain = 859.164 ; free physical = 1875 ; free virtual = 9665
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2072.656 ; gain = 64.031 ; free physical = 1800 ; free virtual = 9590
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "c8a0b9b85f627b3b".
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "bead9e2dcf2b61fe".
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.777 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9503
Phase 1 Generate And Synthesize Debug Cores | Checksum: 135febf97

Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2095.777 ; gain = 23.121 ; free physical = 1696 ; free virtual = 9503
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12c988ae4

Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2103.773 ; gain = 31.117 ; free physical = 1696 ; free virtual = 9503
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 88 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1354419ab

Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2103.773 ; gain = 31.117 ; free physical = 1696 ; free virtual = 9503
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 179 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: d0a78118

Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2103.773 ; gain = 31.117 ; free physical = 1696 ; free virtual = 9503
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 145 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: d0a78118

Time (s): cpu = 00:00:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2103.773 ; gain = 31.117 ; free physical = 1696 ; free virtual = 9503
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: d0a78118

Time (s): cpu = 00:00:56 ; elapsed = 00:02:07 . Memory (MB): peak = 2103.773 ; gain = 31.117 ; free physical = 1696 ; free virtual = 9503
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2103.773 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9503
Ending Logic Optimization Task | Checksum: d0a78118

Time (s): cpu = 00:00:56 ; elapsed = 00:02:07 . Memory (MB): peak = 2103.773 ; gain = 31.117 ; free physical = 1696 ; free virtual = 9503

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=20.036 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: be8c9fc8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1684 ; free virtual = 9491
Ending Power Optimization Task | Checksum: be8c9fc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2435.121 ; gain = 331.348 ; free physical = 1690 ; free virtual = 9497
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 2435.121 ; gain = 426.496 ; free physical = 1690 ; free virtual = 9497
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1689 ; free virtual = 9497
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9461
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 62567192

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9461
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9452

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d597eeec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1642 ; free virtual = 9451

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2870cdc09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1637 ; free virtual = 9446

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2870cdc09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1637 ; free virtual = 9446
Phase 1 Placer Initialization | Checksum: 2870cdc09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1637 ; free virtual = 9446

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2381e667a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1698 ; free virtual = 9507

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2381e667a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1698 ; free virtual = 9507

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 286d59518

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1698 ; free virtual = 9507

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28f5379bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1698 ; free virtual = 9507

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 253643238

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1698 ; free virtual = 9507

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1df88e784

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9505

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29956d754

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9505

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 29956d754

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9505
Phase 3 Detail Placement | Checksum: 29956d754

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9505

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d2ae2851

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d2ae2851

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506
INFO: [Place 30-746] Post Placement Timing Summary WNS=19.436. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 221044dc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506
Phase 4.1 Post Commit Optimization | Checksum: 221044dc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 221044dc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 221044dc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 260a4854b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 260a4854b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1697 ; free virtual = 9506
Ending Placer Task | Checksum: 1e7ff110c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1706 ; free virtual = 9515
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1706 ; free virtual = 9515
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1702 ; free virtual = 9515
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1696 ; free virtual = 9507
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1701 ; free virtual = 9512
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1701 ; free virtual = 9512
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f10d72d0 ConstDB: 0 ShapeSum: f6f19e3c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 78c1588c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1492 ; free virtual = 9279
Post Restoration Checksum: NetGraph: 2537bd79 NumContArr: 53899b13 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 78c1588c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1493 ; free virtual = 9279

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 78c1588c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1462 ; free virtual = 9249

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 78c1588c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1462 ; free virtual = 9249
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2163a190d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1453 ; free virtual = 9239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.511 | TNS=0.000  | WHS=-0.205 | THS=-74.986|

Phase 2 Router Initialization | Checksum: 26ee58cf5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1453 ; free virtual = 9239

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ce7998e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1479 ; free virtual = 9266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.917 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11fe83777

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.917 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12e18707c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282
Phase 4 Rip-up And Reroute | Checksum: 12e18707c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1788d2a27

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.996 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1788d2a27

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1788d2a27

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282
Phase 5 Delay and Skew Optimization | Checksum: 1788d2a27

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e248b4e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.996 | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12ea609fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282
Phase 6 Post Hold Fix | Checksum: 12ea609fd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.475325 %
  Global Horizontal Routing Utilization  = 0.531884 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e729039e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9282

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e729039e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11a433c7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9281

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=17.996 | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11a433c7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1495 ; free virtual = 9281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1525 ; free virtual = 9311

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1525 ; free virtual = 9311
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2435.121 ; gain = 0.000 ; free physical = 1518 ; free virtual = 9310
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 17:18:32 2018...
