

================================================================
== Vivado HLS Report for 'big_mult_v3small_1'
================================================================
* Date:           Tue May 21 18:43:35 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 3  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	2  / true
4 --> 
	4  / (!exitcond4)
	5  / (exitcond4)
5 --> 
	5  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_read = call i39 @_ssdm_op_Read.ap_auto.i39(i39 %a_V)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 6 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.83ns)   --->   "br label %.preheader167" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%pp_V_2_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_2, %_ifconv ]"   --->   Operation 8 'phi' 'pp_V_2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%pp_V_1_s = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_4, %_ifconv ]"   --->   Operation 9 'phi' 'pp_V_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%pps_0_V = phi i56 [ undef, %.preheader167.preheader ], [ %pp_2_V_6, %_ifconv ]"   --->   Operation 10 'phi' 'pps_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader167.preheader ], [ %i_6, %_ifconv ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.53ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 12 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.72ns)   --->   "%i_6 = add i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 14 'add' 'i_6' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %arrayctor.loop1.preheader.preheader, label %_ifconv" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.53ns)   --->   "%tmp_s = icmp eq i2 %i, -2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %i, i2 0, i2 %i)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 17 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.11ns)   --->   "%tmp_63 = add i6 %Lo_assign, 16" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 18 'add' 'tmp_63' <Predicate = (!exitcond3)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.25ns)   --->   "%Ui = select i1 %tmp_s, i6 -26, i6 %tmp_63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:265]   --->   Operation 19 'select' 'Ui' <Predicate = (!exitcond3)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%tmp = icmp ugt i6 %Lo_assign, %Ui" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 20 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_693)   --->   "%tmp_683 = call i39 @llvm.part.select.i39(i39 %a_V_read, i32 38, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 21 'partselect' 'tmp_683' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.11ns)   --->   "%tmp_684 = sub i6 %Lo_assign, %Ui" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 22 'sub' 'tmp_684' <Predicate = (!exitcond3)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.11ns)   --->   "%tmp_685 = sub i6 -26, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 23 'sub' 'tmp_685' <Predicate = (!exitcond3)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.11ns)   --->   "%tmp_686 = sub i6 %Ui, %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 24 'sub' 'tmp_686' <Predicate = (!exitcond3)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_690)   --->   "%tmp_687 = select i1 %tmp, i6 %tmp_684, i6 %tmp_686" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 25 'select' 'tmp_687' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_693)   --->   "%tmp_688 = select i1 %tmp, i39 %tmp_683, i39 %a_V_read" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 26 'select' 'tmp_688' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_693)   --->   "%tmp_689 = select i1 %tmp, i6 %tmp_685, i6 %Lo_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 27 'select' 'tmp_689' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.11ns) (out node of the LUT)   --->   "%tmp_690 = sub i6 -26, %tmp_687" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 28 'sub' 'tmp_690' <Predicate = (!exitcond3)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_693)   --->   "%tmp_691 = zext i6 %tmp_689 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 29 'zext' 'tmp_691' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_57)   --->   "%tmp_692 = zext i6 %tmp_690 to i39" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 30 'zext' 'tmp_692' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.65ns) (out node of the LUT)   --->   "%tmp_693 = lshr i39 %tmp_688, %tmp_691" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 31 'lshr' 'tmp_693' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_57)   --->   "%tmp_694 = lshr i39 -1, %tmp_692" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 32 'lshr' 'tmp_694' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.00ns) (out node of the LUT)   --->   "%p_Result_57 = and i39 %tmp_693, %tmp_694" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 33 'and' 'p_Result_57' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.83ns)   --->   "br label %arrayctor.loop1.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 34 'br' <Predicate = (exitcond3)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_64 = zext i39 %p_Result_57 to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 35 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (4.92ns)   --->   "%pp_0_V = mul i56 %tmp_64, 381061692392" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 36 'mul' 'pp_0_V' <Predicate = true> <Delay = 4.92> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.53ns)   --->   "%sel_tmp = icmp eq i2 %i, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 37 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node pp_2_V_2)   --->   "%pp_2_V = select i1 %sel_tmp, i56 %pp_V_2_s, i56 %pp_0_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 38 'select' 'pp_2_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.53ns)   --->   "%sel_tmp2 = icmp eq i2 %i, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 39 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.51ns) (out node of the LUT)   --->   "%pp_2_V_2 = select i1 %sel_tmp2, i56 %pp_V_2_s, i56 %pp_2_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 40 'select' 'pp_2_V_2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node pp_2_V_4)   --->   "%pp_2_V_3 = select i1 %sel_tmp, i56 %pp_0_V, i56 %pp_V_1_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 41 'select' 'pp_2_V_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.51ns) (out node of the LUT)   --->   "%pp_2_V_4 = select i1 %sel_tmp2, i56 %pp_V_1_s, i56 %pp_2_V_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 42 'select' 'pp_2_V_4' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.51ns)   --->   "%pp_2_V_6 = select i1 %sel_tmp2, i56 %pp_0_V, i56 %pps_0_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:266]   --->   Operation 43 'select' 'pp_2_V_6' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader167" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:264]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.64>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%pps_V_1_s = phi i56 [ %pps_2_V_1, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 45 'phi' 'pps_V_1_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%pps_V_2_s = phi i56 [ %pps_2_V_2, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ undef, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 46 'phi' 'pps_V_2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_5, %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 1, %arrayctor.loop1.preheader.preheader ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.53ns)   --->   "%exitcond4 = icmp eq i2 %i_1, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 48 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 49 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %_ZrsILi56ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.53ns)   --->   "%cond = icmp eq i2 %i_1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 51 'icmp' 'cond' <Predicate = (!exitcond4)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%tmp_640 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_0_V, i32 17, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 52 'partselect' 'tmp_640' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%tmp_641 = call i39 @_ssdm_op_PartSelect.i39.i56.i32.i32(i56 %pps_V_1_s, i32 17, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 53 'partselect' 'tmp_641' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%p_v = select i1 %cond, i39 %tmp_640, i39 %tmp_641" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 54 'select' 'p_v' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%r_V = zext i39 %p_v to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:274]   --->   Operation 55 'zext' 'r_V' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node pps_1_V)   --->   "%pp_V_load_2_phi = select i1 %cond, i56 %pp_V_1_s, i56 %pp_V_2_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 56 'select' 'pp_V_load_2_phi' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns) (out node of the LUT)   --->   "%pps_1_V = add i56 %r_V, %pp_V_load_2_phi" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 57 'add' 'pps_1_V' <Predicate = (!exitcond4)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.51ns)   --->   "%pps_2_V_1 = select i1 %cond, i56 %pps_1_V, i56 %pps_V_1_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 58 'select' 'pps_2_V_1' <Predicate = (!exitcond4)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.51ns)   --->   "%pps_2_V_2 = select i1 %cond, i56 %pps_V_2_s, i56 %pps_1_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 59 'select' 'pps_2_V_2' <Predicate = (!exitcond4)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.72ns)   --->   "%i_5 = add i2 %i_1, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 60 'add' 'i_5' <Predicate = (!exitcond4)> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %arrayctor.loop1.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:273]   --->   Operation 61 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.83ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 62 'br' <Predicate = (exitcond4)> <Delay = 0.83>

State 5 <SV = 3> <Delay = 4.77>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i78 [ %p_Result_56, %._crit_edge168 ], [ undef, %.preheader.preheader ]"   --->   Operation 63 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_68, %._crit_edge168 ], [ 0, %.preheader.preheader ]" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 64 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.53ns)   --->   "%exitcond = icmp eq i2 %i_2, -2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 65 'icmp' 'exitcond' <Predicate = true> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 66 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.72ns)   --->   "%tmp_68 = add i2 %i_2, 1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 67 'add' 'tmp_68' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %0, label %._crit_edge168" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_697 = trunc i2 %i_2 to i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 69 'trunc' 'tmp_697' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Li = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %tmp_697, i2 0, i2 %i_2)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 70 'bitconcatenate' 'Li' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Li_cast2 = zext i5 %Li to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 71 'zext' 'Li_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%Li_cast = zext i5 %Li to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:280]   --->   Operation 72 'zext' 'Li_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.11ns)   --->   "%Ui_1 = add i6 16, %Li_cast2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282]   --->   Operation 73 'add' 'Ui_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%Ui_2_cast = zext i6 %Ui_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:282]   --->   Operation 74 'zext' 'Ui_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.53ns)   --->   "%cond2 = icmp eq i2 %i_2, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 75 'icmp' 'cond2' <Predicate = (!exitcond)> <Delay = 0.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_712)   --->   "%tmp_698 = trunc i56 %pps_0_V to i17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 76 'trunc' 'tmp_698' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_712)   --->   "%tmp_699 = trunc i56 %pps_V_1_s to i17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 77 'trunc' 'tmp_699' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_712)   --->   "%tmp_700 = select i1 %cond2, i17 %tmp_698, i17 %tmp_699" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 78 'select' 'tmp_700' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_712)   --->   "%tmp_V = zext i17 %tmp_700 to i78" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 79 'zext' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.84ns)   --->   "%tmp_701 = icmp ugt i32 %Li_cast, %Ui_2_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 80 'icmp' 'tmp_701' <Predicate = (!exitcond)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_702 = zext i5 %Li to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 81 'zext' 'tmp_702' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_703 = zext i6 %Ui_1 to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 82 'zext' 'tmp_703' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.20ns)   --->   "%tmp_704 = sub i7 -51, %tmp_702" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 83 'sub' 'tmp_704' <Predicate = (!exitcond)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_708)   --->   "%tmp_705 = select i1 %tmp_701, i7 %tmp_702, i7 %tmp_703" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 84 'select' 'tmp_705' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_706 = select i1 %tmp_701, i7 %tmp_703, i7 %tmp_702" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 85 'select' 'tmp_706' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_712)   --->   "%tmp_707 = select i1 %tmp_701, i7 %tmp_704, i7 %tmp_702" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 86 'select' 'tmp_707' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.20ns) (out node of the LUT)   --->   "%tmp_708 = sub i7 -51, %tmp_705" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 87 'sub' 'tmp_708' <Predicate = (!exitcond)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_712)   --->   "%tmp_709 = zext i7 %tmp_707 to i78" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 88 'zext' 'tmp_709' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_710 = zext i7 %tmp_706 to i78" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 89 'zext' 'tmp_710' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_711 = zext i7 %tmp_708 to i78" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 90 'zext' 'tmp_711' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.29ns) (out node of the LUT)   --->   "%tmp_712 = shl i78 %tmp_V, %tmp_709" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 91 'shl' 'tmp_712' <Predicate = (!exitcond)> <Delay = 1.29> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%tmp_713 = call i78 @llvm.part.select.i78(i78 %tmp_712, i32 77, i32 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 92 'partselect' 'tmp_713' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%tmp_714 = select i1 %tmp_701, i78 %tmp_713, i78 %tmp_712" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 93 'select' 'tmp_714' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_715 = shl i78 -1, %tmp_710" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 94 'shl' 'tmp_715' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_716 = lshr i78 -1, %tmp_711" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 95 'lshr' 'tmp_716' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_demorgan = and i78 %tmp_715, %tmp_716" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 96 'and' 'p_demorgan' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%tmp_717 = xor i78 %p_demorgan, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 97 'xor' 'tmp_717' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%tmp_718 = and i78 %p_Val2_s, %tmp_717" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 98 'and' 'tmp_718' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%tmp_719 = and i78 %tmp_714, %p_demorgan" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 99 'and' 'tmp_719' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.55ns) (out node of the LUT)   --->   "%p_Result_56 = or i78 %tmp_718, %tmp_719" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:284]   --->   Operation 100 'or' 'p_Result_56' <Predicate = (!exitcond)> <Delay = 0.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:279]   --->   Operation 101 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_696 = trunc i56 %pps_V_2_s to i44" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:275]   --->   Operation 102 'trunc' 'tmp_696' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = call i78 @llvm.part.set.i78.i44(i78 %p_Val2_s, i44 %tmp_696, i32 34, i32 77)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:291]   --->   Operation 103 'partset' 'p_Result_s' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "ret i78 %p_Result_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_big_mult.h:293]   --->   Operation 104 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read        (read             ) [ 001100]
StgValue_7      (br               ) [ 011100]
pp_V_2_s        (phi              ) [ 001110]
pp_V_1_s        (phi              ) [ 001110]
pps_0_V         (phi              ) [ 001111]
i               (phi              ) [ 001100]
exitcond3       (icmp             ) [ 001100]
empty           (speclooptripcount) [ 000000]
i_6             (add              ) [ 011100]
StgValue_15     (br               ) [ 000000]
tmp_s           (icmp             ) [ 000000]
Lo_assign       (bitconcatenate   ) [ 000000]
tmp_63          (add              ) [ 000000]
Ui              (select           ) [ 000000]
tmp             (icmp             ) [ 000000]
tmp_683         (partselect       ) [ 000000]
tmp_684         (sub              ) [ 000000]
tmp_685         (sub              ) [ 000000]
tmp_686         (sub              ) [ 000000]
tmp_687         (select           ) [ 000000]
tmp_688         (select           ) [ 000000]
tmp_689         (select           ) [ 000000]
tmp_690         (sub              ) [ 000000]
tmp_691         (zext             ) [ 000000]
tmp_692         (zext             ) [ 000000]
tmp_693         (lshr             ) [ 000000]
tmp_694         (lshr             ) [ 000000]
p_Result_57     (and              ) [ 000100]
StgValue_34     (br               ) [ 001110]
tmp_64          (zext             ) [ 000000]
pp_0_V          (mul              ) [ 000000]
sel_tmp         (icmp             ) [ 000000]
pp_2_V          (select           ) [ 000000]
sel_tmp2        (icmp             ) [ 000000]
pp_2_V_2        (select           ) [ 011100]
pp_2_V_3        (select           ) [ 000000]
pp_2_V_4        (select           ) [ 011100]
pp_2_V_6        (select           ) [ 011100]
StgValue_44     (br               ) [ 011100]
pps_V_1_s       (phi              ) [ 000011]
pps_V_2_s       (phi              ) [ 000011]
i_1             (phi              ) [ 000010]
exitcond4       (icmp             ) [ 000010]
empty_44        (speclooptripcount) [ 000000]
StgValue_50     (br               ) [ 000000]
cond            (icmp             ) [ 000000]
tmp_640         (partselect       ) [ 000000]
tmp_641         (partselect       ) [ 000000]
p_v             (select           ) [ 000000]
r_V             (zext             ) [ 000000]
pp_V_load_2_phi (select           ) [ 000000]
pps_1_V         (add              ) [ 000000]
pps_2_V_1       (select           ) [ 001010]
pps_2_V_2       (select           ) [ 001010]
i_5             (add              ) [ 001010]
StgValue_61     (br               ) [ 001010]
StgValue_62     (br               ) [ 000011]
p_Val2_s        (phi              ) [ 000001]
i_2             (phi              ) [ 000001]
exitcond        (icmp             ) [ 000001]
empty_45        (speclooptripcount) [ 000000]
tmp_68          (add              ) [ 000011]
StgValue_68     (br               ) [ 000000]
tmp_697         (trunc            ) [ 000000]
Li              (bitconcatenate   ) [ 000000]
Li_cast2        (zext             ) [ 000000]
Li_cast         (zext             ) [ 000000]
Ui_1            (add              ) [ 000000]
Ui_2_cast       (zext             ) [ 000000]
cond2           (icmp             ) [ 000000]
tmp_698         (trunc            ) [ 000000]
tmp_699         (trunc            ) [ 000000]
tmp_700         (select           ) [ 000000]
tmp_V           (zext             ) [ 000000]
tmp_701         (icmp             ) [ 000000]
tmp_702         (zext             ) [ 000000]
tmp_703         (zext             ) [ 000000]
tmp_704         (sub              ) [ 000000]
tmp_705         (select           ) [ 000000]
tmp_706         (select           ) [ 000000]
tmp_707         (select           ) [ 000000]
tmp_708         (sub              ) [ 000000]
tmp_709         (zext             ) [ 000000]
tmp_710         (zext             ) [ 000000]
tmp_711         (zext             ) [ 000000]
tmp_712         (shl              ) [ 000000]
tmp_713         (partselect       ) [ 000000]
tmp_714         (select           ) [ 000000]
tmp_715         (shl              ) [ 000000]
tmp_716         (lshr             ) [ 000000]
p_demorgan      (and              ) [ 000000]
tmp_717         (xor              ) [ 000000]
tmp_718         (and              ) [ 000000]
tmp_719         (and              ) [ 000000]
p_Result_56     (or               ) [ 000011]
StgValue_101    (br               ) [ 000011]
tmp_696         (trunc            ) [ 000000]
p_Result_s      (partset          ) [ 000000]
StgValue_104    (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i39"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i78"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i78.i44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="a_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="39" slack="0"/>
<pin id="60" dir="0" index="1" bw="39" slack="0"/>
<pin id="61" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1005" name="pp_V_2_s_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="56" slack="1"/>
<pin id="66" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_2_s (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="pp_V_2_s_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="56" slack="1"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_V_2_s/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="pp_V_1_s_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="56" slack="1"/>
<pin id="78" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_V_1_s (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="pp_V_1_s_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="56" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_V_1_s/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="pps_0_V_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="56" slack="1"/>
<pin id="90" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pps_0_V (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="pps_0_V_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="56" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pps_0_V/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="pps_V_1_s_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="56" slack="1"/>
<pin id="114" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_1_s (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="pps_V_1_s_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="56" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pps_V_1_s/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="pps_V_2_s_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="56" slack="1"/>
<pin id="126" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pps_V_2_s (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="pps_V_2_s_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="56" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pps_V_2_s/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="p_Val2_s_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="78" slack="1"/>
<pin id="149" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Val2_s_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="78" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_2_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_2_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_6_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="Lo_assign_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="2" slack="0"/>
<pin id="192" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_63_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="Ui_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ui/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_683_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="39" slack="0"/>
<pin id="219" dir="0" index="1" bw="39" slack="1"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_683/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_684_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="6" slack="0"/>
<pin id="229" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_684/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_685_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_685/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_686_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_686/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_687_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_687/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_688_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="39" slack="0"/>
<pin id="255" dir="0" index="2" bw="39" slack="1"/>
<pin id="256" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_688/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_689_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_689/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_690_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_690/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_691_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_691/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_692_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_692/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_693_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="39" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_693/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_694_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_694/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_57_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="39" slack="0"/>
<pin id="295" dir="0" index="1" bw="39" slack="0"/>
<pin id="296" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_57/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_64_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="39" slack="1"/>
<pin id="301" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pp_0_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="39" slack="0"/>
<pin id="304" dir="0" index="1" bw="40" slack="0"/>
<pin id="305" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="pp_0_V/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sel_tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pp_2_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="56" slack="1"/>
<pin id="317" dir="0" index="2" bw="56" slack="0"/>
<pin id="318" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sel_tmp2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="pp_2_V_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="56" slack="1"/>
<pin id="331" dir="0" index="2" bw="56" slack="0"/>
<pin id="332" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_2/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="pp_2_V_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="56" slack="0"/>
<pin id="339" dir="0" index="2" bw="56" slack="1"/>
<pin id="340" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_3/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="pp_2_V_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="56" slack="1"/>
<pin id="347" dir="0" index="2" bw="56" slack="0"/>
<pin id="348" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_4/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="pp_2_V_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="56" slack="0"/>
<pin id="355" dir="0" index="2" bw="56" slack="1"/>
<pin id="356" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_2_V_6/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="cond_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_640_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="39" slack="0"/>
<pin id="374" dir="0" index="1" bw="56" slack="1"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_640/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_641_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="39" slack="0"/>
<pin id="384" dir="0" index="1" bw="56" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_641/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_v_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="39" slack="0"/>
<pin id="395" dir="0" index="2" bw="39" slack="0"/>
<pin id="396" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="r_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="39" slack="0"/>
<pin id="402" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="pp_V_load_2_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="56" slack="1"/>
<pin id="407" dir="0" index="2" bw="56" slack="1"/>
<pin id="408" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pp_V_load_2_phi/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="pps_1_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="39" slack="0"/>
<pin id="414" dir="0" index="1" bw="56" slack="0"/>
<pin id="415" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pps_1_V/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="pps_2_V_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="56" slack="0"/>
<pin id="421" dir="0" index="2" bw="56" slack="0"/>
<pin id="422" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pps_2_V_1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="pps_2_V_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="56" slack="0"/>
<pin id="429" dir="0" index="2" bw="56" slack="0"/>
<pin id="430" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pps_2_V_2/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exitcond_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_68_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_697_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_697/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Li_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="0" index="3" bw="2" slack="0"/>
<pin id="461" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Li/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="Li_cast2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Li_cast2/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="Li_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Li_cast/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="Ui_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ui_1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="Ui_2_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Ui_2_cast/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="cond2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond2/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_698_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="56" slack="2"/>
<pin id="492" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_698/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_699_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="56" slack="1"/>
<pin id="496" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_699/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_700_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="17" slack="0"/>
<pin id="501" dir="0" index="2" bw="17" slack="0"/>
<pin id="502" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_700/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_701_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_701/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_702_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_702/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_703_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_703/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_704_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_704/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_705_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_705/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_706_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_706/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_707_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="7" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_707/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_708_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_708/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_709_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_709/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_710_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_710/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_711_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_711/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_712_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="17" slack="0"/>
<pin id="574" dir="0" index="1" bw="7" slack="0"/>
<pin id="575" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_712/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_713_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="78" slack="0"/>
<pin id="580" dir="0" index="1" bw="78" slack="0"/>
<pin id="581" dir="0" index="2" bw="8" slack="0"/>
<pin id="582" dir="0" index="3" bw="1" slack="0"/>
<pin id="583" dir="1" index="4" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_713/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_714_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="78" slack="0"/>
<pin id="591" dir="0" index="2" bw="78" slack="0"/>
<pin id="592" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_714/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_715_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_715/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_716_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="7" slack="0"/>
<pin id="605" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_716/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_demorgan_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="78" slack="0"/>
<pin id="610" dir="0" index="1" bw="78" slack="0"/>
<pin id="611" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_717_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="78" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_717/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_718_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="78" slack="0"/>
<pin id="622" dir="0" index="1" bw="78" slack="0"/>
<pin id="623" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_718/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_719_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="78" slack="0"/>
<pin id="628" dir="0" index="1" bw="78" slack="0"/>
<pin id="629" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_719/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Result_56_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="78" slack="0"/>
<pin id="634" dir="0" index="1" bw="78" slack="0"/>
<pin id="635" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_56/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_696_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="56" slack="1"/>
<pin id="640" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_696/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Result_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="78" slack="0"/>
<pin id="644" dir="0" index="1" bw="78" slack="0"/>
<pin id="645" dir="0" index="2" bw="44" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="0" index="4" bw="8" slack="0"/>
<pin id="648" dir="1" index="5" bw="78" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="654" class="1005" name="a_V_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="39" slack="1"/>
<pin id="656" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_6_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_Result_57_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="39" slack="1"/>
<pin id="670" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_57 "/>
</bind>
</comp>

<comp id="673" class="1005" name="pp_2_V_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="56" slack="1"/>
<pin id="675" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_2_V_2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="pp_2_V_4_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="56" slack="1"/>
<pin id="680" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_2_V_4 "/>
</bind>
</comp>

<comp id="683" class="1005" name="pp_2_V_6_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="56" slack="1"/>
<pin id="685" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="pp_2_V_6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="pps_2_V_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="56" slack="0"/>
<pin id="693" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="pps_2_V_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="pps_2_V_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="56" slack="0"/>
<pin id="698" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="pps_2_V_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="i_5_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_68_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="714" class="1005" name="p_Result_56_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="78" slack="0"/>
<pin id="716" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="68" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="104" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="104" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="104" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="104" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="104" pin="4"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="181" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="187" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="187" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="203" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="187" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="203" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="187" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="211" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="226" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="211" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="217" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="211" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="232" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="187" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="244" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="259" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="252" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="273" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="100" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="64" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="302" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="100" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="64" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="314" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="308" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="302" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="76" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="322" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="76" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="336" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="322" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="302" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="88" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="140" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="8" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="140" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="88" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="116" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="397"><net_src comp="366" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="372" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="382" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="366" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="76" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="64" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="404" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="366" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="116" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="366" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="128" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="412" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="140" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="14" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="162" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="162" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="162" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="162" pin="4"/><net_sink comp="456" pin=3"/></net>

<net id="469"><net_src comp="456" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="456" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="162" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="6" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="88" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="112" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="484" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="490" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="470" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="480" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="456" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="474" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="46" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="510" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="516" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="520" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="510" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="520" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="516" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="510" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="524" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="516" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="46" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="530" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="546" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="538" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="554" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="506" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="560" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="48" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="593"><net_src comp="510" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="578" pin="4"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="572" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="564" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="568" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="596" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="151" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="588" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="608" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="620" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="124" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="151" pin="4"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="638" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="652"><net_src comp="56" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="653"><net_src comp="50" pin="0"/><net_sink comp="642" pin=4"/></net>

<net id="657"><net_src comp="58" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="666"><net_src comp="175" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="671"><net_src comp="293" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="676"><net_src comp="328" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="681"><net_src comp="344" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="686"><net_src comp="352" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="694"><net_src comp="418" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="699"><net_src comp="426" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="704"><net_src comp="434" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="712"><net_src comp="446" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="717"><net_src comp="632" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: big_mult_v3small.1 : a_V | {1 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_6 : 1
		StgValue_15 : 2
		tmp_s : 1
		Lo_assign : 1
		tmp_63 : 2
		Ui : 3
		tmp : 4
		tmp_684 : 4
		tmp_685 : 2
		tmp_686 : 4
		tmp_687 : 5
		tmp_688 : 5
		tmp_689 : 5
		tmp_690 : 6
		tmp_691 : 6
		tmp_692 : 7
		tmp_693 : 7
		tmp_694 : 8
		p_Result_57 : 9
	State 3
		pp_0_V : 1
		pp_2_V : 2
		pp_2_V_2 : 3
		pp_2_V_3 : 2
		pp_2_V_4 : 3
		pp_2_V_6 : 2
	State 4
		exitcond4 : 1
		StgValue_50 : 2
		cond : 1
		tmp_641 : 1
		p_v : 2
		r_V : 3
		pp_V_load_2_phi : 2
		pps_1_V : 4
		pps_2_V_1 : 5
		pps_2_V_2 : 5
		i_5 : 1
	State 5
		exitcond : 1
		tmp_68 : 1
		StgValue_68 : 2
		tmp_697 : 1
		Li : 2
		Li_cast2 : 3
		Li_cast : 3
		Ui_1 : 4
		Ui_2_cast : 5
		cond2 : 1
		tmp_700 : 2
		tmp_V : 3
		tmp_701 : 6
		tmp_702 : 3
		tmp_703 : 5
		tmp_704 : 4
		tmp_705 : 7
		tmp_706 : 7
		tmp_707 : 7
		tmp_708 : 8
		tmp_709 : 8
		tmp_710 : 8
		tmp_711 : 9
		tmp_712 : 9
		tmp_713 : 10
		tmp_714 : 11
		tmp_715 : 9
		tmp_716 : 10
		p_demorgan : 11
		tmp_717 : 11
		tmp_718 : 11
		tmp_719 : 12
		p_Result_56 : 11
		p_Result_s : 1
		StgValue_104 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        Ui_fu_203       |    0    |    0    |    6    |
|          |     tmp_687_fu_244     |    0    |    0    |    6    |
|          |     tmp_688_fu_252     |    0    |    0    |    39   |
|          |     tmp_689_fu_259     |    0    |    0    |    6    |
|          |      pp_2_V_fu_314     |    0    |    0    |    56   |
|          |     pp_2_V_2_fu_328    |    0    |    0    |    56   |
|          |     pp_2_V_3_fu_336    |    0    |    0    |    56   |
|          |     pp_2_V_4_fu_344    |    0    |    0    |    56   |
|  select  |     pp_2_V_6_fu_352    |    0    |    0    |    56   |
|          |       p_v_fu_392       |    0    |    0    |    39   |
|          | pp_V_load_2_phi_fu_404 |    0    |    0    |    56   |
|          |    pps_2_V_1_fu_418    |    0    |    0    |    56   |
|          |    pps_2_V_2_fu_426    |    0    |    0    |    56   |
|          |     tmp_700_fu_498     |    0    |    0    |    17   |
|          |     tmp_705_fu_530     |    0    |    0    |    6    |
|          |     tmp_706_fu_538     |    0    |    0    |    6    |
|          |     tmp_707_fu_546     |    0    |    0    |    7    |
|          |     tmp_714_fu_588     |    0    |    0    |    78   |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_57_fu_293   |    0    |    0    |    39   |
|    and   |    p_demorgan_fu_608   |    0    |    0    |    78   |
|          |     tmp_718_fu_620     |    0    |    0    |    78   |
|          |     tmp_719_fu_626     |    0    |    0    |    78   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_693_fu_281     |    0    |    0    |   130   |
|   lshr   |     tmp_694_fu_287     |    0    |    0    |    13   |
|          |     tmp_716_fu_602     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |       i_6_fu_175       |    0    |    0    |    9    |
|          |      tmp_63_fu_197     |    0    |    0    |    15   |
|    add   |     pps_1_V_fu_412     |    0    |    0    |    63   |
|          |       i_5_fu_434       |    0    |    0    |    9    |
|          |      tmp_68_fu_446     |    0    |    0    |    9    |
|          |       Ui_1_fu_474      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     tmp_684_fu_226     |    0    |    0    |    15   |
|          |     tmp_685_fu_232     |    0    |    0    |    15   |
|    sub   |     tmp_686_fu_238     |    0    |    0    |    15   |
|          |     tmp_690_fu_267     |    0    |    0    |    15   |
|          |     tmp_704_fu_524     |    0    |    0    |    15   |
|          |     tmp_708_fu_554     |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond3_fu_169    |    0    |    0    |    8    |
|          |      tmp_s_fu_181      |    0    |    0    |    8    |
|          |       tmp_fu_211       |    0    |    0    |    11   |
|          |     sel_tmp_fu_308     |    0    |    0    |    8    |
|   icmp   |     sel_tmp2_fu_322    |    0    |    0    |    8    |
|          |    exitcond4_fu_360    |    0    |    0    |    8    |
|          |       cond_fu_366      |    0    |    0    |    8    |
|          |     exitcond_fu_440    |    0    |    0    |    8    |
|          |      cond2_fu_484      |    0    |    0    |    8    |
|          |     tmp_701_fu_510     |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    xor   |     tmp_717_fu_614     |    0    |    0    |    78   |
|----------|------------------------|---------|---------|---------|
|    or    |   p_Result_56_fu_632   |    0    |    0    |    78   |
|----------|------------------------|---------|---------|---------|
|    shl   |     tmp_712_fu_572     |    0    |    0    |    42   |
|          |     tmp_715_fu_596     |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    mul   |      pp_0_V_fu_302     |    5    |    0    |    28   |
|----------|------------------------|---------|---------|---------|
|   read   |   a_V_read_read_fu_58  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|    Lo_assign_fu_187    |    0    |    0    |    0    |
|          |        Li_fu_456       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_683_fu_217     |    0    |    0    |    0    |
|partselect|     tmp_640_fu_372     |    0    |    0    |    0    |
|          |     tmp_641_fu_382     |    0    |    0    |    0    |
|          |     tmp_713_fu_578     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_691_fu_273     |    0    |    0    |    0    |
|          |     tmp_692_fu_277     |    0    |    0    |    0    |
|          |      tmp_64_fu_299     |    0    |    0    |    0    |
|          |       r_V_fu_400       |    0    |    0    |    0    |
|          |     Li_cast2_fu_466    |    0    |    0    |    0    |
|          |     Li_cast_fu_470     |    0    |    0    |    0    |
|   zext   |    Ui_2_cast_fu_480    |    0    |    0    |    0    |
|          |      tmp_V_fu_506      |    0    |    0    |    0    |
|          |     tmp_702_fu_516     |    0    |    0    |    0    |
|          |     tmp_703_fu_520     |    0    |    0    |    0    |
|          |     tmp_709_fu_560     |    0    |    0    |    0    |
|          |     tmp_710_fu_564     |    0    |    0    |    0    |
|          |     tmp_711_fu_568     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_697_fu_452     |    0    |    0    |    0    |
|   trunc  |     tmp_698_fu_490     |    0    |    0    |    0    |
|          |     tmp_699_fu_494     |    0    |    0    |    0    |
|          |     tmp_696_fu_638     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  partset |    p_Result_s_fu_642   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |    0    |   1624  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_V_read_reg_654 |   39   |
|    i_1_reg_136    |    2   |
|    i_2_reg_158    |    2   |
|    i_5_reg_701    |    2   |
|    i_6_reg_663    |    2   |
|     i_reg_100     |    2   |
|p_Result_56_reg_714|   78   |
|p_Result_57_reg_668|   39   |
|  p_Val2_s_reg_147 |   78   |
|  pp_2_V_2_reg_673 |   56   |
|  pp_2_V_4_reg_678 |   56   |
|  pp_2_V_6_reg_683 |   56   |
|  pp_V_1_s_reg_76  |   56   |
|  pp_V_2_s_reg_64  |   56   |
|   pps_0_V_reg_88  |   56   |
| pps_2_V_1_reg_691 |   56   |
| pps_2_V_2_reg_696 |   56   |
| pps_V_1_s_reg_112 |   56   |
| pps_V_2_s_reg_124 |   56   |
|   tmp_68_reg_709  |    2   |
+-------------------+--------+
|       Total       |   806  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  pp_V_2_s_reg_64  |  p0  |   2  |  56  |   112  ||    9    |
|  pp_V_1_s_reg_76  |  p0  |   2  |  56  |   112  ||    9    |
|   pps_0_V_reg_88  |  p0  |   2  |  56  |   112  ||    9    |
|     i_reg_100     |  p0  |   2  |   2  |    4   ||    9    |
| pps_V_1_s_reg_112 |  p0  |   2  |  56  |   112  ||    9    |
| pps_V_2_s_reg_124 |  p0  |   2  |  56  |   112  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   564  ||   5.01  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |  1624  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   806  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   806  |  1678  |
+-----------+--------+--------+--------+--------+
