
**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "Q1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\sixsi\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 11m 0 1u 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source PREP7_DIGIELECLAB
X_U1         0 N00304 +15V -15V VOUT1 uA741
V_V1         +15V 0 15V
V_V2         0 -15V 15V
R_R1         N00304 VOUT1 R_R1 1k TC=0,0 
.model        R_R1 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
R_R2         N00738 N00304 R_R2 2k TC=0,0 
.model        R_R2 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
R_R3         N00721 N00304 R_R3 4k TC=0,0 
.model        R_R3 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
R_R4         N00705 N00304 R_R4 8k TC=0,0 
.model        R_R4 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
V_V3         N00705 0  
+PULSE 0 5 0 1n 1n 0.5m 1m
V_V4         N00721 0  
+PULSE 0 5 0 1n 1n 1m 2m
V_V5         N00738 0  
+PULSE 0 5 0 1n 1n 2m 4m
R_R5         N02125 VOUT2 R_R5 3k TC=0,0 
.model        R_R5 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
V_V8         N02341 0  
+PULSE 0 5 0 1n 1n 2m 4m
R_R6         N02329 N02199 R_R6 2k TC=0,0 
.model        R_R6 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
V_V6         N02329 0  
+PULSE 0 5 0 1n 1n 0.5m 1m
R_R7         N02335 N02203 R_R7 2k TC=0,0 
.model        R_R7 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
X_U2         0 N02125 +15V -15V VOUT2 uA741
R_R8         N02341 N02211 R_R8 2k TC=0,0 
.model        R_R8 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
V_V7         N02335 0  
+PULSE 0 5 0 1n 1n 1m 2m
R_R9         N02199 N02203 R_R9 1k TC=0,0 
.model        R_R9 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
R_R10         N02203 N02211 R_R10 1k TC=0,0 
.model        R_R10 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
R_R11         N02211 N02125 R_R11 2k TC=0,0 
.model        R_R11 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
R_R12         0 N02199 R_R12 2k TC=0,0 
.model        R_R12 RES R=1     DEV/UNIFORM 5%/5% TC1=0 TC2=0
X_U3         N03790 +5V 0 0 N04183 0 0 0 0 N03592 N03580 N03565 N03561 M_UN0001
+  VDD 0 CD4029A PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4         N03503 +5V 0 
+ N03561 N03565 N03580 N03592 0 0 0 0 $G_DPWR $G_DGND DAC8break 
+PARAMS: MNTYMXDLY=0 IO_LEVEL=0
R_R13         0 N03503  1k TC=0,0 
V_V9         +5V 0 5V
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND N03790 IO_STM IO_LEVEL=0 
+ 0 0
+ +0 1
+REPEAT FOREVER
+ +0.5m 0
+  +0.5m 1
+ ENDREPEAT
X_U5         N04183 0 Sw_tClose PARAMS: tClose=0.1m ttran=1n Rclosed=0.01
+  Ropen=1Meg
R_R14         +5V N04183  1 TC=0,0 
X_U6         N05880 +5V 0 
+ 0 0 0 0 N03561 N03565 N03580 N03592 $G_DPWR $G_DGND DAC8break 
+PARAMS: MNTYMXDLY=0 IO_LEVEL=0
R_R15         0 N05880  1k TC=0,0 

**** RESUMING Q1.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_U6.U1:DATA4 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6.U1:DATA3 from analog node 0 to new digital node 0$AtoD2
X$0_AtoD2
+ 0
+ 0$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6.U1:DATA2 from analog node 0 to new digital node 0$AtoD3
X$0_AtoD3
+ 0
+ 0$AtoD3
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6.U1:DATA1 from analog node 0 to new digital node 0$AtoD4
X$0_AtoD4
+ 0
+ 0$AtoD4
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U4.U1:DATA8 from analog node 0 to new digital node 0$AtoD5
X$0_AtoD5
+ 0
+ 0$AtoD5
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U4.U1:DATA7 from analog node 0 to new digital node 0$AtoD6
X$0_AtoD6
+ 0
+ 0$AtoD6
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U4.U1:DATA6 from analog node 0 to new digital node 0$AtoD7
X$0_AtoD7
+ 0
+ 0$AtoD7
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U4.U1:DATA5 from analog node 0 to new digital node 0$AtoD8
X$0_AtoD8
+ 0
+ 0$AtoD8
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U3.U4029ALOG:IN9 from analog node 0 to new digital node 0$AtoD9
X$0_AtoD9
+ 0
+ 0$AtoD9
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
* Moving X_U3.U4029ALOG:IN8 from analog node 0 to new digital node 0$AtoD10
X$0_AtoD10
+ 0
+ 0$AtoD10
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
* Moving X_U3.U4029ALOG:IN7 from analog node 0 to new digital node 0$AtoD11
X$0_AtoD11
+ 0
+ 0$AtoD11
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
* Moving X_U3.U4029ALOG:IN6 from analog node 0 to new digital node 0$AtoD12
X$0_AtoD12
+ 0
+ 0$AtoD12
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
* Moving X_U3.U4029ALOG:IN4 from analog node 0 to new digital node 0$AtoD13
X$0_AtoD13
+ 0
+ 0$AtoD13
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
* Moving X_U3.U4029ALOG:IN3 from analog node 0 to new digital node 0$AtoD14
X$0_AtoD14
+ 0
+ 0$AtoD14
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node +5V
*
* Moving X_U3.U4029ALOG:IN2 from analog node +5V to new digital node +5V$AtoD
X$+5V_AtoD1
+ +5V
+ +5V$AtoD
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node N04183
*
* Moving X_U3.U4029ALOG:IN5 from analog node N04183 to new digital node N04183$AtoD
X$N04183_AtoD1
+ N04183
+ N04183$AtoD
+ VDD
+ 0
+ AtoD_4000A
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$CD4000_PWR 0 CD4000_PWR
X$DIGIFPWR 0 DIGIFPWR


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Diode MODEL PARAMETERS


******************************************************************************




               X_U1.dx         X_U1.dy         X_U2.dx         X_U2.dy         
          IS  800.000000E-18  800.000000E-18  800.000000E-18  800.000000E-18 
          RS    1               1.000000E-03    1               1.000000E-03 
         CJO                   10.000000E-12                   10.000000E-12 


               D74CLMP         D74             
          IS    1.000000E-15  100.000000E-18 
          RS    2              25            
         CJO    2.000000E-12    2.000000E-12 


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     BJT MODEL PARAMETERS


******************************************************************************




               X_U1.qx         X_U2.qx         Q74             
               NPN             NPN             NPN             
       LEVEL    1               1               1            
          IS  800.000000E-18  800.000000E-18  100.000000E-18 
          BF   93.75           93.75           49            
          NF    1               1               1            
         ISE                                  100.000000E-18 
          BR    1               1                .03         
          NR    1               1               1            
         ISC                                  400.000000E-18 
         ISS    0               0               0            
          RB                                   50            
          RE    0               0               0            
          RC    0               0              20            
         CJE    0               0               1.000000E-12 
         VJE     .75             .75             .9          
         MJE                                     .5          
         CJC    0               0             500.000000E-15 
         VJC     .75             .75             .8          
         MJC     .33             .33             .33         
        XCJC    1               1               1            
         CJS    0               0               3.000000E-12 
         VJS     .75             .75             .7          
         MJS                                     .33         
          TF                                  200.000000E-12 
          TR                                   10.000000E-09 
          KF    0               0               0            
          AF    1               1               1            
          CN    2.42            2.42            2.42         
           D     .87             .87             .87         


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Resistor MODEL PARAMETERS


******************************************************************************




               R_R1            R_R2            R_R3            R_R4            
           R    1               1               1               1            


               R_R5            R_R6            R_R7            R_R8            
           R    1               1               1               1            


               R_R9            R_R10           R_R11           R_R12           
           R    1               1               1               1            


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_U5.Smod       
         RON     .01         
        ROFF    1.000000E+06 
         VON    1            
        VOFF    0            


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74            DO4000A         
    TIMESTEP  100.000000E-12  100.000000E-12 
      S0NAME X               X               
       S0VHI    2                .5          
       S0VLO     .8             -.5          
      S1NAME 0               0               
       S1VHI     .8             -.5          
       S1VLO   -1.5            -3            
      S2NAME R               R               
       S2VHI    1.4              .05         
       S2VLO     .8             -.5          
      S3NAME R               R               
       S3VHI    2                .5          
       S3VLO    1.3             -.05         
      S4NAME X               X               
       S4VHI    2                .5          
       S4VLO     .8             -.5          
      S5NAME 1               1               
       S5VHI    7               3            
       S5VLO    2                .5          
      S6NAME F               F               
       S6VHI    2                .5          
       S6VLO    1.3             -.05         
      S7NAME F               F               
       S7VHI    1.4              .05         
       S7VLO     .8             -.5          


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D0_GATE         
      TPLHMN    0            
      TPLHTY    0            
      TPLHMX    0            
      TPHLMN    0            
      TPHLTY    0            
      TPHLMX    0            


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D0_EFF          
  TPCLKQLHMN    0            
  TPCLKQLHTY    0            
  TPCLKQLHMX    0            
  TPCLKQHLMN    0            
  TPCLKQHLTY    0            
  TPCLKQHLMX    0            
   TPPCQLHMN    0            
   TPPCQLHTY    0            
   TPPCQLHMX    0            
   TPPCQHLMN    0            
   TPPCQHLTY    0            
   TPPCQHLMX    0            
    TWCLKLMN    0            
    TWCLKLTY    0            
    TWCLKLMX    0            
    TWCLKHMN    0            
    TWCLKHTY    0            
    TWCLKHMX    0            
     TWPCLMN    0            
     TWPCLTY    0            
     TWPCLMX    0            
   TSUDCLKMN    0            
   TSUDCLKTY    0            
   TSUDCLKMX    0            
 TSUPCCLKHMN    0            
 TSUPCCLKHTY    0            
 TSUPCCLKHMX    0            
    THDCLKMN    0            
    THDCLKTY    0            
    THDCLKMX    0            
  TSUCECLKMN    0            
  TSUCECLKTY    0            
  TSUCECLKMX    0            
   THCECLKMN    0            
   THCECLKTY    0            
   THCECLKMX    0            


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Digital to Analog Converter MODEL PARAMETERS


******************************************************************************




               X_U4.DAC8_TIMING 
       TSWMN   10.000000E-09 
       TSWTY   10.000000E-09 
       TSWMX   10.000000E-09 


               X_U6.DAC8_TIMING 
       TSWMN   10.000000E-09 
       TSWTY   10.000000E-09 
       TSWMX   10.000000E-09 


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_4000A        IO_STD          
        DRVL    0               1.649000E+03  104            
        DRVH    0               1.649000E+03   96.4          
       AtoD1                 AtoD_4000A      AtoD_STD        
       AtoD2                 AtoD_4000A_NX   AtoD_STD_NX     
       AtoD3                 AtoD_4000A      AtoD_STD        
       AtoD4                 AtoD_4000A_NX   AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_4000A      DtoA_STD        
       DtoA2 DtoA_STM        DtoA_4000A      DtoA_STD        
       DtoA3 DtoA_STM        DtoA_4000A      DtoA_STD        
       DtoA4 DtoA_STM        DtoA_4000A      DtoA_STD        
    DIGPOWER                 CD4000_PWR                      
      TSWHL1                    7.070000E-09    1.511000E-09 
      TSWHL2                    6.940000E-09    1.487000E-09 
      TSWHL3                    9.330000E-09    1.511000E-09 
      TSWHL4                    9.180000E-09    1.487000E-09 
      TSWLH1                    8.580000E-09    3.517000E-09 
      TSWLH2                    8.370000E-09    3.564000E-09 
      TSWLH3                   10.730000E-09    3.517000E-09 
      TSWLH4                   10.590000E-09    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03 


**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  +5V)    5.0000  (  VDD)    4.5166  ( +15V)   15.0000  ( -15V)  -15.0000      

(VOUT1) 115.9E-06  (VOUT2) 277.8E-06  (N00304) 19.25E-06 (N00705)    0.0000     

(N00721)    0.0000 (N00738)    0.0000 (N02125) 19.25E-06 (N02199) 1.604E-06     

(N02203) 3.208E-06 (N02211) 6.417E-06 (N02329)    0.0000 (N02335)    0.0000     

(N02341)    0.0000 (N03503)    0.0000 (N04183)    5.0000 (N05880)    0.0000     

(X_U1.6)-12.58E-09 (X_U1.7) 120.7E-06 (X_U1.8) 120.7E-06 (X_U1.9)    0.0000     

(X_U2.6)-27.77E-09 (X_U2.7) 282.1E-06 (X_U2.8) 282.1E-06 (X_U2.9)    0.0000     

(X_U5.3)    0.0000 ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(X_U1.10)    -.6077                   (X_U1.11)   14.9600                       

(X_U1.12)   14.9600                   (X_U1.13)    -.5938                       

(X_U1.14)    -.5938                   (X_U1.53)   14.0000                       

(X_U1.54)  -14.0000                   (X_U1.90) 96.61E-06                       

(X_U1.91)   40.0000                   (X_U1.92)  -40.0000                       

(X_U1.99)    0.0000                   (X_U2.10)    -.6077                       

(X_U2.11)   14.9600                   (X_U2.12)   14.9600                       

(X_U2.13)    -.5938                   (X_U2.14)    -.5938                       

(X_U2.53)   14.0000                   (X_U2.54)  -14.0000                       

(X_U2.90) 86.18E-06                   (X_U2.91)   40.0000                       

(X_U2.92)  -40.0000                   (X_U2.99)    0.0000                       

(X$0_AtoD1.1)     .0915               (X$0_AtoD1.2)     .0457                   

(X$0_AtoD1.3)     .8277               (X$0_AtoD2.1)     .0915                   

(X$0_AtoD2.2)     .0457               (X$0_AtoD2.3)     .8277                   

(X$0_AtoD3.1)     .0915               (X$0_AtoD3.2)     .0457                   

(X$0_AtoD3.3)     .8277               (X$0_AtoD4.1)     .0915                   

(X$0_AtoD4.2)     .0457               (X$0_AtoD4.3)     .8277                   

(X$0_AtoD5.1)     .0915               (X$0_AtoD5.2)     .0457                   

(X$0_AtoD5.3)     .8277               (X$0_AtoD6.1)     .0915                   

(X$0_AtoD6.2)     .0457               (X$0_AtoD6.3)     .8277                   

(X$0_AtoD7.1)     .0915               (X$0_AtoD7.2)     .0457                   

(X$0_AtoD7.3)     .8277               (X$0_AtoD8.1)     .0915                   

(X$0_AtoD8.2)     .0457               (X$0_AtoD8.3)     .8277                   

($G_CD4000_VDD)    5.0000             ($G_CD4000_VSS)    0.0000                 

(X$0_AtoD9.NORM)   -1.0771            (X$0_AtoD10.NORM)   -1.0771               

(X$0_AtoD11.NORM)   -1.0771           (X$0_AtoD12.NORM)   -1.0771               

(X$0_AtoD13.NORM)   -1.0771           (X$0_AtoD14.NORM)   -1.0771               

(X$+5V_AtoD1.NORM)    1.3076          (X$N04183_AtoD1.NORM)    1.3076           

(X$0_AtoD9.XNORM.THRESHOLD)    1.2100 (X$0_AtoD10.XNORM.THRESHOLD)    1.2100    

(X$0_AtoD11.XNORM.THRESHOLD)    1.2100                                          

(X$0_AtoD12.XNORM.THRESHOLD)    1.2100                                          

(X$0_AtoD13.XNORM.THRESHOLD)    1.2100                                          

(X$0_AtoD14.XNORM.THRESHOLD)    1.2100                                          

(X$+5V_AtoD1.XNORM.THRESHOLD)    1.2100                                         

(X$N04183_AtoD1.XNORM.THRESHOLD)    1.2100               



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(X_U3.JAM1) : 0    (  N03565) : 0     (0$AtoD14) : 0     (+5V$AtoD) : 1         

(0$AtoD11) : 0     ( 0$AtoD8) : 0     (X_U3.PRE2) : 1    ( 0$AtoD5) : 0         

(X_U3.Q1BAR) : 1   ( 0$AtoD6) : 0     (X_U3.CLR2) : 0    ( X_U3.Q3) : 0         

(  N03580) : 0     ( 0$AtoD3) : 0     (X_U3.LQ1) : 0     (X_U3.JAM2) : 0        

(X_U3.LQ2) : 0     (0$AtoD12) : 0     (X_U3.CLOCK) : 0   (M_UN0001) : 1         

(X_U3.Q2BAR) : 1   ( 0$AtoD9) : 0     (X_U3.PRE3) : 1                           

(X_U3.CARRY_OUTBAR) : 1               (  0$AtoD) : 0     (X_U3.PSENABLE) : 1    

( 0$AtoD7) : 0     ( X_U3.T4) : 0     (X_U3.CLR3) : 0    (X_U3.JAM3) : 0        

(X_U3.BINARY/DECADE) : 0              ( X_U3.T2) : 0     (X_U3.LQ3) : 0         

(X_U3.UP/DOWN) : 1                    (0$AtoD13) : 0     (X_U3.Q3BAR) : 1       

(X_U3.LQ4) : 0     (  N03561) : 0     (0$AtoD10) : 0     (  N03592) : 0         

(X_U3.PRE4) : 1    (X_U3.PRE1) : 1    ( X_U3.Q4) : 0     (X_U3.CARRY_INBAR) : 1 

( 0$AtoD4) : 0     (N04183$AtoD) : 1  (X_U3.CLR4) : 0    ( X_U3.Q1) : 0         

(X_U3.CLR1) : 0    ( X_U3.Q2) : 0     (  N03790) : 1     (X_U3.Q4BAR) : 1       

( 0$AtoD2) : 0     (X_U3.JAM4) : 0    ( X_U3.T3) : 0     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -3.334E-03
    V_V2        -3.334E-03
    V_V3         2.406E-09
    V_V4         4.813E-09
    V_V5         9.625E-09
    V_V8         3.208E-09
    V_V6         8.021E-10
    V_V7         1.604E-09
    V_V9        -5.371E-06
    X_U1.vb     -1.258E-13
    X_U1.vc      1.400E-11
    X_U1.ve      1.592E-11
    X_U1.vlim    9.661E-08
    X_U1.vlp    -4.000E-11
    X_U1.vln    -4.000E-11
    X_U2.vb     -2.777E-13
    X_U2.vc      1.400E-11
    X_U2.ve      1.592E-11
    X_U2.vlim    8.618E-08
    X_U2.vlp    -4.000E-11
    X_U2.vln    -4.000E-11
    X_U5.V1      0.000E+00
    X$CD4000_PWR.VVDD  -5.000E-06
    X$CD4000_PWR.VVSS  -5.000E-06
    X$DIGIFPWR.VDPWR  -8.350E-03
    X$DIGIFPWR.VDGND  -8.350E-03

    TOTAL POWER DISSIPATION   1.42E-01  WATTS



          JOB CONCLUDED

**** 05/04/23 18:00:23 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-Q1"  [ D:\Orcad Projects\prep7_digiElecLab\prep7_digiElecLab-PSpiceFiles\SCHEMATIC1\Q1.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =       40.19
  Total job time (using Solver 1)   =        3.89
