/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [17:0] _05_;
  reg [6:0] _06_;
  reg [10:0] _07_;
  wire [26:0] _08_;
  wire [26:0] _09_;
  wire [10:0] _10_;
  reg [11:0] _11_;
  reg [2:0] _12_;
  wire [12:0] _13_;
  wire [3:0] _14_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [7:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire [10:0] celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [15:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [6:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [7:0] celloutsig_0_75z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~((_00_ | celloutsig_0_3z) & celloutsig_0_35z[4]);
  assign celloutsig_0_48z = ~((celloutsig_0_33z | celloutsig_0_3z) & celloutsig_0_38z[2]);
  assign celloutsig_0_74z = ~((celloutsig_0_59z[4] | _02_) & celloutsig_0_73z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z | in_data[30]) & celloutsig_0_5z[4]);
  assign celloutsig_0_11z = ~((_03_ | celloutsig_0_5z[6]) & celloutsig_0_9z);
  assign celloutsig_0_37z = celloutsig_0_9z | ~(celloutsig_0_19z);
  assign celloutsig_0_42z = celloutsig_0_19z | ~(celloutsig_0_9z);
  assign celloutsig_0_44z = celloutsig_0_5z[3] | ~(celloutsig_0_30z[3]);
  assign celloutsig_0_6z = celloutsig_0_4z[2] | ~(_04_);
  assign celloutsig_1_12z = celloutsig_1_3z | ~(celloutsig_1_0z[3]);
  assign celloutsig_0_12z = celloutsig_0_4z[2] | ~(celloutsig_0_9z);
  assign celloutsig_0_18z = celloutsig_0_12z | ~(celloutsig_0_11z);
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _05_ <= 18'h00000;
    else _05_ <= { celloutsig_0_20z[16:1], celloutsig_0_19z, celloutsig_0_9z };
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _06_ <= 7'h00;
    else _06_ <= { _05_[9:4], celloutsig_0_17z };
  reg [26:0] _29_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _29_ <= 27'h0000000;
    else _29_ <= { celloutsig_0_35z[2:0], celloutsig_0_33z, _00_, _08_[21:19], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_48z };
  assign { _09_[26:23], _02_, _09_[21:0] } = _29_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 12'h000;
    else _11_ <= in_data[184:173];
  reg [12:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _31_ <= 13'h0000;
    else _31_ <= { in_data[55:53], celloutsig_0_0z };
  assign { _10_[10:4], _04_, _10_[2], _03_, _10_[0], _13_[1:0] } = _31_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 3'h0;
    else _12_ <= in_data[63:61];
  reg [3:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _33_ <= 4'h0;
    else _33_ <= _07_[5:2];
  assign { _00_, _08_[21:19] } = _33_;
  reg [3:0] _34_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _34_ <= 4'h0;
    else _34_ <= { celloutsig_0_23z, celloutsig_0_17z };
  assign { _14_[3], _01_, _14_[1:0] } = _34_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 11'h000;
    else _07_ <= { in_data[20], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[66:57] & in_data[26:17];
  assign celloutsig_0_45z = _06_ & { celloutsig_0_35z[4:1], celloutsig_0_4z };
  assign celloutsig_1_2z = { celloutsig_1_0z[5:0], celloutsig_1_0z } & in_data[190:177];
  assign celloutsig_0_28z = celloutsig_0_13z[3:0] & { celloutsig_0_0z[7:6], celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_64z = { celloutsig_0_13z[4:3], celloutsig_0_50z } >= { celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_34z };
  assign celloutsig_0_96z = { celloutsig_0_6z, celloutsig_0_80z, celloutsig_0_93z } >= { celloutsig_0_72z, celloutsig_0_86z, celloutsig_0_31z };
  assign celloutsig_1_3z = in_data[155:128] >= { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_5z[1] & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_97z = celloutsig_0_80z & ~(celloutsig_0_75z[7]);
  assign celloutsig_0_65z = { _00_, celloutsig_0_40z, celloutsig_0_9z } % { 1'h1, celloutsig_0_44z, celloutsig_0_24z };
  assign celloutsig_1_14z = in_data[107:105] % { 1'h1, in_data[131], celloutsig_1_10z };
  assign celloutsig_0_60z = { celloutsig_0_20z[2:0], celloutsig_0_46z } * { _09_[8:6], celloutsig_0_40z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_12z } * celloutsig_1_0z[4:1];
  assign celloutsig_0_30z = { celloutsig_0_23z[2:1], celloutsig_0_23z } * { _10_[8], celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_5z = _07_[5] ? { in_data[28:24], celloutsig_0_3z, celloutsig_0_3z } : in_data[26:20];
  assign celloutsig_1_8z = celloutsig_1_7z ? { celloutsig_1_0z[5:1], celloutsig_1_3z } : in_data[166:161];
  assign celloutsig_0_23z = in_data[54] ? { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z } : { celloutsig_0_0z[7], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_35z = - { celloutsig_0_28z[3:1], celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_38z = - celloutsig_0_5z[2:0];
  assign celloutsig_0_13z = - { _10_[2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_23z, celloutsig_0_10z, _12_, celloutsig_0_17z, celloutsig_0_15z, _12_ } !== { celloutsig_0_28z[3:1], celloutsig_0_25z };
  assign celloutsig_0_34z = { celloutsig_0_25z[2:1], celloutsig_0_29z, celloutsig_0_6z } !== { in_data[1:0], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_41z = { celloutsig_0_11z, _07_ } !== { _06_[5:3], celloutsig_0_25z };
  assign celloutsig_0_3z = { _10_[10:4], _04_, _10_[2], _03_, _10_[0], _13_[1] } !== in_data[44:33];
  assign celloutsig_0_50z = { celloutsig_0_35z[1], celloutsig_0_13z, celloutsig_0_10z } !== { _10_[9:4], _04_, _10_[2], _03_, _10_[0], _13_[1:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_57z = { _06_[6:2], celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_41z } !== { celloutsig_0_0z[2:0], celloutsig_0_43z, celloutsig_0_18z, celloutsig_0_38z };
  assign celloutsig_0_70z = { celloutsig_0_59z[10:2], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_15z } !== { celloutsig_0_41z, celloutsig_0_45z, celloutsig_0_35z, celloutsig_0_50z, celloutsig_0_68z, celloutsig_0_21z, _00_, _08_[21:19], celloutsig_0_38z, celloutsig_0_6z };
  assign celloutsig_0_80z = { celloutsig_0_41z, celloutsig_0_54z, celloutsig_0_7z, celloutsig_0_72z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_7z } !== { celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_74z, celloutsig_0_78z, celloutsig_0_60z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:3], celloutsig_1_0z, _11_ } !== in_data[177:152];
  assign celloutsig_1_7z = { celloutsig_1_0z[3:0], celloutsig_1_3z } !== { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_39z = & { celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_7z = & _07_[10:1];
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z[11:0] };
  assign celloutsig_0_21z = & { _10_[8:7], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_43z = | { _07_[10:2], celloutsig_0_42z, celloutsig_0_34z };
  assign celloutsig_0_68z = | { celloutsig_0_25z[5:4], celloutsig_0_65z, celloutsig_0_46z, celloutsig_0_9z, celloutsig_0_57z };
  assign celloutsig_0_78z = | { celloutsig_0_0z[5:0], celloutsig_0_7z };
  assign celloutsig_0_17z = | { _10_[7:4], celloutsig_0_10z };
  assign celloutsig_0_54z = | { celloutsig_0_49z, celloutsig_0_40z, celloutsig_0_31z, celloutsig_0_30z[1:0] };
  assign celloutsig_0_86z = | _07_[10:3];
  assign celloutsig_1_18z = | celloutsig_1_0z[4:0];
  assign celloutsig_0_10z = | { celloutsig_0_9z, celloutsig_0_4z, in_data[5] };
  assign celloutsig_0_15z = | celloutsig_0_13z[7:2];
  assign celloutsig_0_46z = ~^ { celloutsig_0_38z[0], celloutsig_0_33z, celloutsig_0_12z };
  assign celloutsig_0_72z = ~^ { celloutsig_0_4z[1:0], celloutsig_0_57z };
  assign celloutsig_0_93z = ~^ { _05_[3:2], celloutsig_0_24z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_19z = ~^ { _07_[5:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_0z[8:3], celloutsig_0_4z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_49z = { celloutsig_0_4z, celloutsig_0_42z, _14_[3], _01_, _14_[1:0] } >> { celloutsig_0_35z[4:2], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_0_4z = _07_[6:4] >> celloutsig_0_0z[3:1];
  assign celloutsig_0_59z = { celloutsig_0_13z[4:2], celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_0z, celloutsig_0_48z };
  assign celloutsig_0_71z = { _09_[15:10], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_70z, celloutsig_0_5z } >> { celloutsig_0_5z[5:3], celloutsig_0_64z, celloutsig_0_68z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_73z = { _10_[7:4], _04_, _10_[2], _03_ } >> _07_[10:4];
  assign celloutsig_0_75z = { celloutsig_0_71z[14:8], celloutsig_0_54z } >> { celloutsig_0_59z[8:4], celloutsig_0_7z, celloutsig_0_46z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[142:135] >> in_data[114:107];
  assign celloutsig_1_1z = in_data[144:142] >> in_data[109:107];
  assign celloutsig_0_20z = { in_data[68:55], _12_ } >> { _12_, celloutsig_0_9z, celloutsig_0_17z, _07_, celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_13z[10:5], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_24z } >> celloutsig_0_13z[8:0];
  assign { _08_[26:22], _08_[18:0] } = { celloutsig_0_35z[2:0], celloutsig_0_33z, _00_, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_48z };
  assign _09_[22] = _02_;
  assign { _10_[3], _10_[1] } = { _04_, _03_ };
  assign _13_[12:2] = { _10_[10:4], _04_, _10_[2], _03_, _10_[0] };
  assign _14_[2] = _01_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
