Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 300dfdc5400c46ff9b3e0c33943ac0ac --debug typical --relax --mt 2 --maxdelay --include ../../../../project_1.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../../project_1.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../../project_1.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog --include ../../../../project_1.srcs/sources_1/ip/vio_0/ltlib_v1_0/hdl/verilog --include ../../../../project_1.srcs/sources_1/ip/vio_0/vio_v3_0/hdl --include ../../../../project_1.srcs/sources_1/ip/vio_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L simprims_ver -L secureip --snapshot Interrupt_Controller_TestBench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Interrupt_Controller_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Interrupt_Controller_TestBench_time_impl.sdf", for root module "Interrupt_Controller_TestBench/IC".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Interrupt_Controller_TestBench_time_impl.sdf", for root module "Interrupt_Controller_TestBench/IC".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.ffsrce_fdpe
Compiling module simprims_ver.FDPE
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.Interrupt_Controller
Compiling module xil_defaultlib.Interrupt_Controller_TestBench
Compiling module xil_defaultlib.glbl
Waiting for 41 sub-compilation(s) to finish...
Built simulation snapshot Interrupt_Controller_TestBench_time_impl
