{"vcs1":{"timestamp_begin":1682458728.348072881, "rt":0.55, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1682458728.928807241, "rt":0.36, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682458729.306514122, "rt":0.18, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682458728.005377611}
{"VCS_COMP_START_TIME": 1682458728.005377611}
{"VCS_COMP_END_TIME": 1682458729.523957948}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 339804}}
{"stitch_vcselab": {"peak_mem": 238976}}
