// File: gen/verilog/mac.v
// Generated by MyHDL 0.11.51
// Date:    Sun Apr 20 23:17:33 2025 UTC


`timescale 1ns/10ps

module mac (
    clk,
    reset,
    a,
    b,
    clear,
    result
);
// A simple multiply-accumulate (MAC) unit.
// 
// Parameters:
// - clk: Clock signal
// - reset: Active-high reset signal
// - a, b: Input operands for multiplication
// - clear: Signal to clear the accumulator
// - result: Output result (accumulated value)

input clk;
input reset;
input signed [7:0] a;
input signed [7:0] b;
input clear;
output signed [16:0] result;
wire signed [16:0] result;

reg signed [16:0] acc;



always @(posedge clk) begin: accumulate
    if (reset == 1) begin
        acc <= 0;
    end
    else begin
        if (clear) begin
            acc <= 0;
        end
        else begin
            acc <= (acc + (a * b));
        end
    end
end



assign result = acc;

endmodule
