Starting Command: create_iddq_tests 

INFO (TDA-005): Command Line Invocation: 
            create_iddq_tests -append yes -testmode FULLSCAN -experiment riscv_core_atpg -workdir /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 19.12-s004_1, built Dec 04 2019 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_create_iddq_tests_FULLSCAN_riscv_core_atpg_120721121840-396679000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Tuesday Dec 07 12:18:40 2021  EST
            Host machine is vlsi410.vlsi.polymtl.ca, x86_64 running Linux 3.10.0-1160.45.1.el7.x86_64.
            This job is process number 14291.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn
            -TESTMODE FULLSCAN
            -EXPERIMENT riscv_core_atpg

            -LOGFILE /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_create_iddq_tests_FULLSCAN_riscv_core_atpg_120721121840-396679000
            -append yes
[end TDA_009]


*******************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
*******************************************************************************
*******************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults    #Tested  #Untested  %TCov
IDDq                       54128          0      54128   0.00

                            Global Statistics

                         #Faults    #Tested  #Untested  %TCov
IDDq                       54128          0      54128   0.00
*******************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting IDDq Test generation                                                   [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1      19283    35.62%   35.62%        34845           00:00.82    [end TDA_220] 
INFO (TDA-220):      2       2       9016    52.28%   52.28%        25829           00:00.89    [end TDA_220] 
INFO (TDA-220):      3       3       6317    63.95%   63.95%        19512           00:00.96    [end TDA_220] 
INFO (TDA-220):      4       4       1868    67.40%   67.40%        17644           00:01.01    [end TDA_220] 
INFO (TDA-220):      5       5       2571    72.15%   72.15%        15073           00:01.06    [end TDA_220] 
INFO (TDA-220):      6       6       1298    74.55%   74.55%        13775           00:01.08    [end TDA_220] 
INFO (TDA-220):      7       7        859    76.14%   76.14%        12916           00:01.10    [end TDA_220] 
INFO (TDA-220):      8       8        501    77.06%   77.06%        12415           00:01.12    [end TDA_220] 
INFO (TDA-220):      9       9        750    78.45%   78.45%        11665           00:01.13    [end TDA_220] 
INFO (TDA-220):     10      10        474    79.32%   79.32%        11191           00:01.15    [end TDA_220] 
INFO (TDA-220):     11      11        527    80.30%   80.30%        10664           00:01.16    [end TDA_220] 
INFO (TDA-220):     12      12        406    81.05%   81.05%        10258           00:01.18    [end TDA_220] 
INFO (TDA-220):     13      13        365    81.72%   81.72%         9893           00:01.19    [end TDA_220] 
INFO (TDA-220):     14      14        335    82.34%   82.34%         9558           00:01.20    [end TDA_220] 
INFO (TDA-220):     15      15        270    82.84%   82.84%         9288           00:01.21    [end TDA_220] 
INFO (TDA-220):     16      16        318    83.43%   83.43%         8970           00:01.22    [end TDA_220] 
INFO (TDA-220):     17      17        324    84.03%   84.03%         8646           00:01.23    [end TDA_220] 
INFO (TDA-220):     18      18        277    84.54%   84.54%         8369           00:01.24    [end TDA_220] 
INFO (TDA-220):     19      19        237    84.98%   84.98%         8132           00:01.25    [end TDA_220] 
INFO (TDA-220):     20      20        272    85.48%   85.48%         7860           00:01.26    [end TDA_220] 
INFO (TTC-112): The IDDq pattern limit of 20 has been reached.  [end TTC_112] 
INFO (TTC-110): Ending IDDq Test generation - processing limit reached                          [end TTC_110] 
*************************************************************************************************************

*******************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults    #Tested  #Untested  %TCov
IDDq                       54128      46268       7860  85.48

                            Global Statistics

                         #Faults    #Tested  #Untested  %TCov
IDDq                       54128      46268       7860  85.48
*******************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Scan                                           1
 Logic                                          362
 IDDq                                           20
----------------------------------------------------------
 Total                                          383

(I) File(s) generated (bytes and name):

         442368 /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/tbdata/faultStatus.FULLSCAN.riscv_core_atpg
        2092918 /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/tbdata/TBDbin.FULLSCAN.riscv_core_atpg

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           21,134,752  bytes

                      CPU Time =    0:00:00.61
                  Elapsed Time =    0:00:01.32                    [end TDA_001]

     Date Ended:  Tuesday Dec 07 12:18:41 2021  EST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     22 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -   
      2 INFO (TTC-110): Starting IDDq Test generation                                                    
      1 INFO (TTC-112): The IDDq pattern limit of 20 has been reached.   

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
