
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[review,for,4.4,41/47] parisc: perf: Fix potential NULL pointer dereference - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [review,for,4.4,41/47] parisc: perf: Fix potential NULL pointer dereference</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=169497">Levin, Alexander</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Sept. 20, 2017, 4:45 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20170920044445.7392-41-alexander.levin@verizon.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9960769/mbox/"
   >mbox</a>
|
   <a href="/patch/9960769/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9960769/">/patch/9960769/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	EE0F9601D5 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 20 Sep 2017 04:56:11 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DD86528F95
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 20 Sep 2017 04:56:11 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id D277528F9A; Wed, 20 Sep 2017 04:56:11 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-7.0 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID, DKIM_VALID_AU,
	RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E3C8228F95
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Wed, 20 Sep 2017 04:56:10 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751871AbdITE4I (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Wed, 20 Sep 2017 00:56:08 -0400
Received: from omzsmtpe03.verizonbusiness.com ([199.249.25.208]:56381 &quot;EHLO
	omzsmtpe03.verizonbusiness.com&quot; rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1751428AbdITEqG (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Wed, 20 Sep 2017 00:46:06 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=verizon.com; i=@verizon.com; q=dns/txt; s=corp;
	t=1505882765; x=1537418765;
	h=from:cc:to:subject:date:message-id:references:
	in-reply-to:content-transfer-encoding:mime-version;
	bh=vrKqzz2GrI8c+9lQ+sVPjVkexPuCgTPFa3m6U1WpOCU=;
	b=QFEtfCHbI/GemgYTBNVWZ1yKu+6dLpjsk++BhCmz9cfvDiQX8APAwBnf
	WZqA/BZ8OWCXMwweqtzeI5lu3D4a1HFg955JpJyBzF2BD0uT5AyZFKgZl
	kmHPhs4t1/8xMAd0YNEjSD8Rs+BqcG6xyESAevccV0A4RkQROGNQ8uWgM w=;
Received: from unknown (HELO fldsmtpi01.verizon.com) ([166.68.71.143])
	by omzsmtpe03.verizonbusiness.com with ESMTP;
	20 Sep 2017 04:46:05 +0000
From: &quot;Levin, Alexander (Sasha Levin)&quot; &lt;alexander.levin@verizon.com&gt;
Cc: Arvind Yadav &lt;arvind.yadav.cs@gmail.com&gt;, Helge Deller &lt;deller@gmx.de&gt;,
	&quot;Levin, Alexander (Sasha Levin)&quot; &lt;alexander.levin@verizon.com&gt;
Received: from rogue-10-255-192-101.rogue.vzwcorp.com (HELO
	apollo.verizonwireless.com) ([10.255.192.101])
	by fldsmtpi01.verizon.com with ESMTP/TLS/DHE-RSA-AES256-SHA;
	20 Sep 2017 04:46:04 +0000
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=verizon.com; i=@verizon.com; q=dns/txt; s=corp;
	t=1505882764; x=1537418764;
	h=from:to:cc:subject:date:message-id:references:
	in-reply-to:content-transfer-encoding:mime-version;
	bh=vrKqzz2GrI8c+9lQ+sVPjVkexPuCgTPFa3m6U1WpOCU=;
	b=aOcmHInnz8gkNFrA6xGRuxGZ2S257atRaJflrVLQQQuvtfaxUdyzHDWY
	kU+LNosFNPkwxgOxj1x8pCMp6pUChTK4BTOFeteZeSIg1mYMoSCDtbRjM
	OMb0uh+Yz76IBxsC1jJP405V1ElR/cFQK465qgRNGy3Bu3AOz4yBRGZjb Q=;
Received: from discovery.odc.vzwcorp.com (HELO mercury.verizonwireless.com)
	([10.255.240.25])
	by apollo.verizonwireless.com with ESMTP/TLS/DHE-RSA-AES256-SHA;
	20 Sep 2017 00:46:04 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=verizon.com; i=@verizon.com; q=dns/txt; s=corp;
	t=1505882764; x=1537418764;
	h=from:to:cc:subject:date:message-id:references:
	in-reply-to:content-transfer-encoding:mime-version;
	bh=vrKqzz2GrI8c+9lQ+sVPjVkexPuCgTPFa3m6U1WpOCU=;
	b=aOcmHInnz8gkNFrA6xGRuxGZ2S257atRaJflrVLQQQuvtfaxUdyzHDWY
	kU+LNosFNPkwxgOxj1x8pCMp6pUChTK4BTOFeteZeSIg1mYMoSCDtbRjM
	OMb0uh+Yz76IBxsC1jJP405V1ElR/cFQK465qgRNGy3Bu3AOz4yBRGZjb Q=;
X-Host: discovery.odc.vzwcorp.com
Received: from casac1exh002.uswin.ad.vzwcorp.com ([10.11.218.44])
	by mercury.verizonwireless.com with ESMTP/TLS/AES128-SHA256;
	20 Sep 2017 04:46:03 +0000
Received: from scwexch09apd.uswin.ad.vzwcorp.com (153.114.130.28) by
	CASAC1EXH002.uswin.ad.vzwcorp.com (10.11.218.44) with Microsoft SMTP
	Server (TLS) id 14.3.248.2; Tue, 19 Sep 2017 21:46:02 -0700
Received: from OMZP1LUMXCA18.uswin.ad.vzwcorp.com (144.8.22.196) by
	scwexch09apd.uswin.ad.vzwcorp.com (153.114.130.28) with Microsoft
	SMTP Server (TLS) id 15.0.1263.5; Tue, 19 Sep 2017 21:46:01 -0700
Received: from OMZP1LUMXCA17.uswin.ad.vzwcorp.com (144.8.22.195) by
	OMZP1LUMXCA18.uswin.ad.vzwcorp.com (144.8.22.196) with Microsoft SMTP
	Server (TLS) id 15.0.1263.5; Tue, 19 Sep 2017 23:45:54 -0500
Received: from OMZP1LUMXCA17.uswin.ad.vzwcorp.com ([144.8.22.195]) by
	OMZP1LUMXCA17.uswin.ad.vzwcorp.com ([144.8.22.195]) with mapi id
	15.00.1263.000; Tue, 19 Sep 2017 23:45:54 -0500
To: &quot;linux-kernel@vger.kernel.org&quot; &lt;linux-kernel@vger.kernel.org&gt;,
	&quot;stable@vger.kernel.org&quot; &lt;stable@vger.kernel.org&gt;
Subject: [PATCH review for 4.4 41/47] parisc: perf: Fix potential NULL
	pointer dereference
Thread-Topic: [PATCH review for 4.4 41/47] parisc: perf: Fix potential NULL
	pointer dereference
Thread-Index: AQHTMcs93Q3IRw5JhkGpJQVSnhXdOg==
Date: Wed, 20 Sep 2017 04:45:09 +0000
Message-ID: &lt;20170920044445.7392-41-alexander.levin@verizon.com&gt;
References: &lt;20170920044445.7392-1-alexander.levin@verizon.com&gt;
In-Reply-To: &lt;20170920044445.7392-1-alexander.levin@verizon.com&gt;
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-ms-exchange-messagesentrepresentingtype: 1
x-ms-exchange-transport-fromentityheader: Hosted
x-originating-ip: [10.144.60.250]
Content-Type: text/plain; charset=&quot;iso-8859-1&quot;
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=169497">Levin, Alexander</a> - Sept. 20, 2017, 4:45 a.m.</div>
<pre class="content">
<span class="from">From: Arvind Yadav &lt;arvind.yadav.cs@gmail.com&gt;</span>

[ Upstream commit 74e3f6e63da6c8e8246fba1689e040bc926b4a1a ]

Fix potential NULL pointer dereference and clean up
coding style errors (code indent, trailing whitespaces).
<span class="signed-off-by">
Signed-off-by: Arvind Yadav &lt;arvind.yadav.cs@gmail.com&gt;</span>
<span class="signed-off-by">Signed-off-by: Helge Deller &lt;deller@gmx.de&gt;</span>
<span class="signed-off-by">Signed-off-by: Sasha Levin &lt;alexander.levin@verizon.com&gt;</span>
---
 arch/parisc/kernel/perf.c | 94 ++++++++++++++++++++++++-----------------------
 1 file changed, 49 insertions(+), 45 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/parisc/kernel/perf.c b/arch/parisc/kernel/perf.c</span>
<span class="p_header">index 518f4f5f1f43..d63d42533133 100644</span>
<span class="p_header">--- a/arch/parisc/kernel/perf.c</span>
<span class="p_header">+++ b/arch/parisc/kernel/perf.c</span>
<span class="p_chunk">@@ -39,7 +39,7 @@</span> <span class="p_context"></span>
  *  the PDC INTRIGUE calls.  This is done to eliminate bugs introduced
  *  in various PDC revisions.  The code is much more maintainable
  *  and reliable this way vs having to debug on every version of PDC
<span class="p_del">- *  on every box. </span>
<span class="p_add">+ *  on every box.</span>
  */
 
 #include &lt;linux/capability.h&gt;
<span class="p_chunk">@@ -195,8 +195,8 @@</span> <span class="p_context"> static int perf_config(uint32_t *image_ptr);</span>
 static int perf_release(struct inode *inode, struct file *file);
 static int perf_open(struct inode *inode, struct file *file);
 static ssize_t perf_read(struct file *file, char __user *buf, size_t cnt, loff_t *ppos);
<span class="p_del">-static ssize_t perf_write(struct file *file, const char __user *buf, size_t count, </span>
<span class="p_del">-	loff_t *ppos);</span>
<span class="p_add">+static ssize_t perf_write(struct file *file, const char __user *buf,</span>
<span class="p_add">+	size_t count, loff_t *ppos);</span>
 static long perf_ioctl(struct file *file, unsigned int cmd, unsigned long arg);
 static void perf_start_counters(void);
 static int perf_stop_counters(uint32_t *raddr);
<span class="p_chunk">@@ -222,7 +222,7 @@</span> <span class="p_context"> extern void perf_intrigue_disable_perf_counters (void);</span>
 /*
  * configure:
  *
<span class="p_del">- * Configure the cpu with a given data image.  First turn off the counters, </span>
<span class="p_add">+ * Configure the cpu with a given data image.  First turn off the counters,</span>
  * then download the image, then turn the counters back on.
  */
 static int perf_config(uint32_t *image_ptr)
<span class="p_chunk">@@ -234,7 +234,7 @@</span> <span class="p_context"> static int perf_config(uint32_t *image_ptr)</span>
 	error = perf_stop_counters(raddr);
 	if (error != 0) {
 		printk(&quot;perf_config: perf_stop_counters = %ld\n&quot;, error);
<span class="p_del">-		return -EINVAL; </span>
<span class="p_add">+		return -EINVAL;</span>
 	}
 
 printk(&quot;Preparing to write image\n&quot;);
<span class="p_chunk">@@ -242,7 +242,7 @@</span> <span class="p_context"> printk(&quot;Preparing to write image\n&quot;);</span>
 	error = perf_write_image((uint64_t *)image_ptr);
 	if (error != 0) {
 		printk(&quot;perf_config: DOWNLOAD = %ld\n&quot;, error);
<span class="p_del">-		return -EINVAL; </span>
<span class="p_add">+		return -EINVAL;</span>
 	}
 
 printk(&quot;Preparing to start counters\n&quot;);
<span class="p_chunk">@@ -254,7 +254,7 @@</span> <span class="p_context"> printk(&quot;Preparing to start counters\n&quot;);</span>
 }
 
 /*
<span class="p_del">- * Open the device and initialize all of its memory.  The device is only </span>
<span class="p_add">+ * Open the device and initialize all of its memory.  The device is only</span>
  * opened once, but can be &quot;queried&quot; by multiple processes that know its
  * file descriptor.
  */
<span class="p_chunk">@@ -298,8 +298,8 @@</span> <span class="p_context"> static ssize_t perf_read(struct file *file, char __user *buf, size_t cnt, loff_t</span>
  * called on the processor that the download should happen
  * on.
  */
<span class="p_del">-static ssize_t perf_write(struct file *file, const char __user *buf, size_t count, </span>
<span class="p_del">-	loff_t *ppos)</span>
<span class="p_add">+static ssize_t perf_write(struct file *file, const char __user *buf,</span>
<span class="p_add">+	size_t count, loff_t *ppos)</span>
 {
 	int err;
 	size_t image_size;
<span class="p_chunk">@@ -307,11 +307,11 @@</span> <span class="p_context"> static ssize_t perf_write(struct file *file, const char __user *buf, size_t coun</span>
 	uint32_t interface_type;
 	uint32_t test;
 
<span class="p_del">-	if (perf_processor_interface == ONYX_INTF) </span>
<span class="p_add">+	if (perf_processor_interface == ONYX_INTF)</span>
 		image_size = PCXU_IMAGE_SIZE;
<span class="p_del">-	else if (perf_processor_interface == CUDA_INTF) </span>
<span class="p_add">+	else if (perf_processor_interface == CUDA_INTF)</span>
 		image_size = PCXW_IMAGE_SIZE;
<span class="p_del">-	else </span>
<span class="p_add">+	else</span>
 		return -EFAULT;
 
 	if (!capable(CAP_SYS_ADMIN))
<span class="p_chunk">@@ -331,22 +331,22 @@</span> <span class="p_context"> static ssize_t perf_write(struct file *file, const char __user *buf, size_t coun</span>
 
 	/* First check the machine type is correct for
 	   the requested image */
<span class="p_del">-        if (((perf_processor_interface == CUDA_INTF) &amp;&amp;</span>
<span class="p_del">-		       (interface_type != CUDA_INTF)) ||</span>
<span class="p_del">-	    ((perf_processor_interface == ONYX_INTF) &amp;&amp;</span>
<span class="p_del">-	               (interface_type != ONYX_INTF))) </span>
<span class="p_add">+	if (((perf_processor_interface == CUDA_INTF) &amp;&amp;</span>
<span class="p_add">+			(interface_type != CUDA_INTF)) ||</span>
<span class="p_add">+		((perf_processor_interface == ONYX_INTF) &amp;&amp;</span>
<span class="p_add">+			(interface_type != ONYX_INTF)))</span>
 		return -EINVAL;
 
 	/* Next check to make sure the requested image
 	   is valid */
<span class="p_del">-	if (((interface_type == CUDA_INTF) &amp;&amp; </span>
<span class="p_add">+	if (((interface_type == CUDA_INTF) &amp;&amp;</span>
 		       (test &gt;= MAX_CUDA_IMAGES)) ||
<span class="p_del">-	    ((interface_type == ONYX_INTF) &amp;&amp; </span>
<span class="p_del">-		       (test &gt;= MAX_ONYX_IMAGES))) </span>
<span class="p_add">+	    ((interface_type == ONYX_INTF) &amp;&amp;</span>
<span class="p_add">+		       (test &gt;= MAX_ONYX_IMAGES)))</span>
 		return -EINVAL;
 
 	/* Copy the image into the processor */
<span class="p_del">-	if (interface_type == CUDA_INTF) </span>
<span class="p_add">+	if (interface_type == CUDA_INTF)</span>
 		return perf_config(cuda_images[test]);
 	else
 		return perf_config(onyx_images[test]);
<span class="p_chunk">@@ -360,7 +360,7 @@</span> <span class="p_context"> static ssize_t perf_write(struct file *file, const char __user *buf, size_t coun</span>
 static void perf_patch_images(void)
 {
 #if 0 /* FIXME!! */
<span class="p_del">-/* </span>
<span class="p_add">+/*</span>
  * NOTE:  this routine is VERY specific to the current TLB image.
  * If the image is changed, this routine might also need to be changed.
  */
<span class="p_chunk">@@ -368,9 +368,9 @@</span> <span class="p_context"> static void perf_patch_images(void)</span>
 	extern void $i_dtlb_miss_2_0();
 	extern void PA2_0_iva();
 
<span class="p_del">-	/* </span>
<span class="p_add">+	/*</span>
 	 * We can only use the lower 32-bits, the upper 32-bits should be 0
<span class="p_del">-	 * anyway given this is in the kernel </span>
<span class="p_add">+	 * anyway given this is in the kernel</span>
 	 */
 	uint32_t itlb_addr  = (uint32_t)&amp;($i_itlb_miss_2_0);
 	uint32_t dtlb_addr  = (uint32_t)&amp;($i_dtlb_miss_2_0);
<span class="p_chunk">@@ -378,21 +378,21 @@</span> <span class="p_context"> static void perf_patch_images(void)</span>
 
 	if (perf_processor_interface == ONYX_INTF) {
 		/* clear last 2 bytes */
<span class="p_del">-		onyx_images[TLBMISS][15] &amp;= 0xffffff00;  </span>
<span class="p_add">+		onyx_images[TLBMISS][15] &amp;= 0xffffff00;</span>
 		/* set 2 bytes */
 		onyx_images[TLBMISS][15] |= (0x000000ff&amp;((dtlb_addr) &gt;&gt; 24));
 		onyx_images[TLBMISS][16] = (dtlb_addr &lt;&lt; 8)&amp;0xffffff00;
 		onyx_images[TLBMISS][17] = itlb_addr;
 
 		/* clear last 2 bytes */
<span class="p_del">-		onyx_images[TLBHANDMISS][15] &amp;= 0xffffff00;  </span>
<span class="p_add">+		onyx_images[TLBHANDMISS][15] &amp;= 0xffffff00;</span>
 		/* set 2 bytes */
 		onyx_images[TLBHANDMISS][15] |= (0x000000ff&amp;((dtlb_addr) &gt;&gt; 24));
 		onyx_images[TLBHANDMISS][16] = (dtlb_addr &lt;&lt; 8)&amp;0xffffff00;
 		onyx_images[TLBHANDMISS][17] = itlb_addr;
 
 		/* clear last 2 bytes */
<span class="p_del">-		onyx_images[BIG_CPI][15] &amp;= 0xffffff00;  </span>
<span class="p_add">+		onyx_images[BIG_CPI][15] &amp;= 0xffffff00;</span>
 		/* set 2 bytes */
 		onyx_images[BIG_CPI][15] |= (0x000000ff&amp;((dtlb_addr) &gt;&gt; 24));
 		onyx_images[BIG_CPI][16] = (dtlb_addr &lt;&lt; 8)&amp;0xffffff00;
<span class="p_chunk">@@ -405,24 +405,24 @@</span> <span class="p_context"> static void perf_patch_images(void)</span>
 
 	} else if (perf_processor_interface == CUDA_INTF) {
 		/* Cuda interface */
<span class="p_del">-		cuda_images[TLBMISS][16] =  </span>
<span class="p_add">+		cuda_images[TLBMISS][16] =</span>
 			(cuda_images[TLBMISS][16]&amp;0xffff0000) |
 			((dtlb_addr &gt;&gt; 8)&amp;0x0000ffff);
<span class="p_del">-		cuda_images[TLBMISS][17] = </span>
<span class="p_add">+		cuda_images[TLBMISS][17] =</span>
 			((dtlb_addr &lt;&lt; 24)&amp;0xff000000) | ((itlb_addr &gt;&gt; 16)&amp;0x000000ff);
 		cuda_images[TLBMISS][18] = (itlb_addr &lt;&lt; 16)&amp;0xffff0000;
 
<span class="p_del">-		cuda_images[TLBHANDMISS][16] = </span>
<span class="p_add">+		cuda_images[TLBHANDMISS][16] =</span>
 			(cuda_images[TLBHANDMISS][16]&amp;0xffff0000) |
 			((dtlb_addr &gt;&gt; 8)&amp;0x0000ffff);
<span class="p_del">-		cuda_images[TLBHANDMISS][17] = </span>
<span class="p_add">+		cuda_images[TLBHANDMISS][17] =</span>
 			((dtlb_addr &lt;&lt; 24)&amp;0xff000000) | ((itlb_addr &gt;&gt; 16)&amp;0x000000ff);
 		cuda_images[TLBHANDMISS][18] = (itlb_addr &lt;&lt; 16)&amp;0xffff0000;
 
<span class="p_del">-		cuda_images[BIG_CPI][16] = </span>
<span class="p_add">+		cuda_images[BIG_CPI][16] =</span>
 			(cuda_images[BIG_CPI][16]&amp;0xffff0000) |
 			((dtlb_addr &gt;&gt; 8)&amp;0x0000ffff);
<span class="p_del">-		cuda_images[BIG_CPI][17] = </span>
<span class="p_add">+		cuda_images[BIG_CPI][17] =</span>
 			((dtlb_addr &lt;&lt; 24)&amp;0xff000000) | ((itlb_addr &gt;&gt; 16)&amp;0x000000ff);
 		cuda_images[BIG_CPI][18] = (itlb_addr &lt;&lt; 16)&amp;0xffff0000;
 	} else {
<span class="p_chunk">@@ -434,7 +434,7 @@</span> <span class="p_context"> static void perf_patch_images(void)</span>
 
 /*
  * ioctl routine
<span class="p_del">- * All routines effect the processor that they are executed on.  Thus you </span>
<span class="p_add">+ * All routines effect the processor that they are executed on.  Thus you</span>
  * must be running on the processor that you wish to change.
  */
 
<span class="p_chunk">@@ -460,7 +460,7 @@</span> <span class="p_context"> static long perf_ioctl(struct file *file, unsigned int cmd, unsigned long arg)</span>
 			}
 
 			/* copy out the Counters */
<span class="p_del">-			if (copy_to_user((void __user *)arg, raddr, </span>
<span class="p_add">+			if (copy_to_user((void __user *)arg, raddr,</span>
 					sizeof (raddr)) != 0) {
 				error =  -EFAULT;
 				break;
<span class="p_chunk">@@ -488,7 +488,7 @@</span> <span class="p_context"> static const struct file_operations perf_fops = {</span>
 	.open = perf_open,
 	.release = perf_release
 };
<span class="p_del">-	</span>
<span class="p_add">+</span>
 static struct miscdevice perf_dev = {
 	MISC_DYNAMIC_MINOR,
 	PA_PERF_DEV,
<span class="p_chunk">@@ -596,7 +596,7 @@</span> <span class="p_context"> static int perf_stop_counters(uint32_t *raddr)</span>
 		/* OR sticky2 (bit 1496) to counter2 bit 32 */
 		tmp64 |= (userbuf[23] &gt;&gt; 8) &amp; 0x0000000080000000;
 		raddr[2] = (uint32_t)tmp64;
<span class="p_del">-		</span>
<span class="p_add">+</span>
 		/* Counter3 is bits 1497 to 1528 */
 		tmp64 =  (userbuf[23] &gt;&gt; 7) &amp; 0x00000000ffffffff;
 		/* OR sticky3 (bit 1529) to counter3 bit 32 */
<span class="p_chunk">@@ -618,7 +618,7 @@</span> <span class="p_context"> static int perf_stop_counters(uint32_t *raddr)</span>
 		userbuf[22] = 0;
 		userbuf[23] = 0;
 
<span class="p_del">-		/* </span>
<span class="p_add">+		/*</span>
 		 * Write back the zeroed bytes + the image given
 		 * the read was destructive.
 		 */
<span class="p_chunk">@@ -626,13 +626,13 @@</span> <span class="p_context"> static int perf_stop_counters(uint32_t *raddr)</span>
 	} else {
 
 		/*
<span class="p_del">-		 * Read RDR-15 which contains the counters and sticky bits </span>
<span class="p_add">+		 * Read RDR-15 which contains the counters and sticky bits</span>
 		 */
 		if (!perf_rdr_read_ubuf(15, userbuf)) {
 			return -13;
 		}
 
<span class="p_del">-		/* </span>
<span class="p_add">+		/*</span>
 		 * Clear out the counters
 		 */
 		perf_rdr_clear(15);
<span class="p_chunk">@@ -645,7 +645,7 @@</span> <span class="p_context"> static int perf_stop_counters(uint32_t *raddr)</span>
 		raddr[2] = (uint32_t)((userbuf[1] &gt;&gt; 32) &amp; 0x00000000ffffffffUL);
 		raddr[3] = (uint32_t)(userbuf[1] &amp; 0x00000000ffffffffUL);
 	}
<span class="p_del">- </span>
<span class="p_add">+</span>
 	return 0;
 }
 
<span class="p_chunk">@@ -683,7 +683,7 @@</span> <span class="p_context"> static int perf_rdr_read_ubuf(uint32_t	rdr_num, uint64_t *buffer)</span>
 	i = tentry-&gt;num_words;
 	while (i--) {
 		buffer[i] = 0;
<span class="p_del">-	}	</span>
<span class="p_add">+	}</span>
 
 	/* Check for bits an even number of 64 */
 	if ((xbits = width &amp; 0x03f) != 0) {
<span class="p_chunk">@@ -809,18 +809,22 @@</span> <span class="p_context"> static int perf_write_image(uint64_t *memaddr)</span>
 	}
 
 	runway = ioremap_nocache(cpu_device-&gt;hpa.start, 4096);
<span class="p_add">+	if (!runway) {</span>
<span class="p_add">+		pr_err(&quot;perf_write_image: ioremap failed!\n&quot;);</span>
<span class="p_add">+		return -ENOMEM;</span>
<span class="p_add">+	}</span>
 
 	/* Merge intrigue bits into Runway STATUS 0 */
 	tmp64 = __raw_readq(runway + RUNWAY_STATUS) &amp; 0xffecfffffffffffful;
<span class="p_del">-	__raw_writeq(tmp64 | (*memaddr++ &amp; 0x0013000000000000ul), </span>
<span class="p_add">+	__raw_writeq(tmp64 | (*memaddr++ &amp; 0x0013000000000000ul),</span>
 		     runway + RUNWAY_STATUS);
<span class="p_del">-	</span>
<span class="p_add">+</span>
 	/* Write RUNWAY DEBUG registers */
 	for (i = 0; i &lt; 8; i++) {
 		__raw_writeq(*memaddr++, runway + RUNWAY_DEBUG);
 	}
 
<span class="p_del">-	return 0; </span>
<span class="p_add">+	return 0;</span>
 }
 
 /*
<span class="p_chunk">@@ -844,7 +848,7 @@</span> <span class="p_context"> printk(&quot;perf_rdr_write\n&quot;);</span>
 			perf_rdr_shift_out_U(rdr_num, buffer[i]);
 		} else {
 			perf_rdr_shift_out_W(rdr_num, buffer[i]);
<span class="p_del">-		}	</span>
<span class="p_add">+		}</span>
 	}
 printk(&quot;perf_rdr_write done\n&quot;);
 }

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



