<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg')">soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 30.08</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh')">/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh</a><br clear=all>
<br clear=all>
<span class=repname>64 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp407.html#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)')">\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg">Variables for Group  soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s2">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)" >\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg'>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">35133426</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">7583694</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_edge_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">1289204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">1291866</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>value[1]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1334910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>fall</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>rise</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">680021</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">654889</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">645974</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">645761</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">776038</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">558872</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">425</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">698</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">779998</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">554912</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">47</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">353</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1239806</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">95104</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">8</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">61</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1319594</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">15316</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">2</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">40</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">1331663</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">3247</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">5</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">686690</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">648220</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">322689</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">323282</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">688839</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">646071</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">161223</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">161465</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">689464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">645446</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">80491</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">80736</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">690575</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">644335</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">40142</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">40371</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">692315</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">642595</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">19968</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">20175</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">695696</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">639214</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">9895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">10088</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">702482</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">632428</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">4865</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">5042</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">707142</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">627768</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">2377</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">2495</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">759633</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">575277</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">1097</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">1294</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[0]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[10]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[11]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[12]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[13]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[14]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[15]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[16]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[17]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[18]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[19]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[1]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[20]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[21]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[22]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[23]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[24]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[25]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[26]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[27]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[28]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[29]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[2]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[30]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[31]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[3]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[4]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[5]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[6]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[7]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[8]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(12).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .cnt_bit_cg[9]_(26).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg">
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__intr_count_t_cnt_b9bddabe_bit_cg.reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
