input 0 0 clk
input 1 0 a1
input 2 1 a1
input 3 2 a1
input 4 3 a1
input 5 0 a2
input 6 1 a2
input 7 2 a2
input 8 3 a2
input 9 0 b
input 10 1 b
input 11 2 b
input 12 3 b
input 13 0 in_valid
latch 0 0 copy1.o
latch 0 0 copy1.o_reg
latch 0 0 o1
latch 1 1 copy1.o
latch 1 1 copy1.o_reg
latch 1 1 o1
latch 2 2 copy1.o
latch 2 2 copy1.o_reg
latch 2 2 o1
latch 3 3 copy1.o
latch 3 3 copy1.o_reg
latch 3 3 o1
latch 4 4 copy1.o
latch 4 4 copy1.o_reg
latch 4 4 o1
latch 5 5 copy1.o
latch 5 5 copy1.o_reg
latch 5 5 o1
latch 6 6 copy1.o
latch 6 6 copy1.o_reg
latch 6 6 o1
latch 7 7 copy1.o
latch 7 7 copy1.o_reg
latch 7 7 o1
latch 8 0 copy2.o
latch 8 0 copy2.o_reg
latch 8 0 o2
latch 9 1 copy2.o
latch 9 1 copy2.o_reg
latch 9 1 o2
latch 10 2 copy2.o
latch 10 2 copy2.o_reg
latch 10 2 o2
latch 11 3 copy2.o
latch 11 3 copy2.o_reg
latch 11 3 o2
latch 12 4 copy2.o
latch 12 4 copy2.o_reg
latch 12 4 o2
latch 13 5 copy2.o
latch 13 5 copy2.o_reg
latch 13 5 o2
latch 14 6 copy2.o
latch 14 6 copy2.o_reg
latch 14 6 o2
latch 15 7 copy2.o
latch 15 7 copy2.o_reg
latch 15 7 o2
latch 16 0 copy1.finish
latch 16 0 copy1.out_valid
latch 16 0 out_valid1
latch 17 0 copy2.finish
latch 17 0 copy2.out_valid
latch 17 0 out_valid2
latch 18 0 assume_1_violate
latch 19 0 copy2.busy
latch 19 0 copy2.finish_next
latch 20 0 copy2.counter
latch 21 1 copy2.counter
latch 22 2 copy2.counter
latch 23 0 copy2.b_reg
latch 24 1 copy2.b_reg
latch 25 2 copy2.b_reg
latch 26 3 copy2.b_reg
latch 27 0 copy2.a_reg
latch 28 1 copy2.a_reg
latch 29 2 copy2.a_reg
latch 30 3 copy2.a_reg
latch 31 0 copy1.a_reg
latch 32 1 copy1.a_reg
latch 33 2 copy1.a_reg
latch 34 3 copy1.a_reg
latch 35 0 copy1.b_reg
latch 36 1 copy1.b_reg
latch 37 2 copy1.b_reg
latch 38 3 copy1.b_reg
latch 39 0 copy1.counter
latch 40 1 copy1.counter
latch 41 2 copy1.counter
latch 42 0 copy1.busy
latch 42 0 copy1.finish_next
