#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000286eaf0 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000028d7840_0 .var "clk", 0 0;
v00000000028d78e0_0 .var "dump_all", 0 0;
v00000000028d75c0_0 .var "hold", 0 0;
v00000000028d6d00_0 .var "reset", 0 0;
v00000000028d6e40_0 .net "wr_data", 31 0, L_00000000029317a0;  1 drivers
v00000000028d7480_0 .net "wr_data_address", 31 0, L_000000000281a2e0;  1 drivers
v00000000028d6440_0 .net "wr_instruction", 31 0, v00000000028d6c60_0;  1 drivers
v00000000028d6ee0_0 .net "wr_mem_end", 0 0, L_00000000028d7660;  1 drivers
v00000000028d7ac0_0 .net "wr_mem_read", 0 0, v00000000028d2c40_0;  1 drivers
v00000000028d6f80_0 .net "wr_mem_write", 0 0, v00000000028d3f00_0;  1 drivers
v00000000028d6080_0 .net "wr_pc", 31 0, v00000000028d58d0_0;  1 drivers
v00000000028d7020_0 .net "wr_write_data", 31 0, L_0000000002819e10;  1 drivers
E_0000000002861930 .event edge, v0000000002864b60_0;
L_00000000028d64e0 .part v00000000028d58d0_0, 2, 30;
S_00000000028170a0 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_000000000286eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /INPUT 1 "dump_mem"
    .port_info 6 /OUTPUT 32 "mem_read_data"
L_00000000028d84c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000281a350 .functor XNOR 1, v00000000028d2c40_0, L_00000000028d84c8, C4<0>, C4<0>;
v0000000002863a80_0 .net/2u *"_s0", 0 0, L_00000000028d84c8;  1 drivers
v0000000002863580_0 .net *"_s2", 0 0, L_000000000281a350;  1 drivers
v0000000002864200_0 .net *"_s4", 31 0, L_0000000002931ca0;  1 drivers
L_00000000028d8510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002864de0_0 .net/2u *"_s6", 31 0, L_00000000028d8510;  1 drivers
v0000000002864fc0_0 .net "clk", 0 0, v00000000028d7840_0;  1 drivers
v0000000002864b60_0 .net "dump_mem", 0 0, L_00000000028d7660;  alias, 1 drivers
v0000000002865060_0 .var/i "i", 31 0;
v0000000002864520_0 .var/i "init_memory_file", 31 0;
v00000000028642a0_0 .net "mem_access_addr", 31 0, L_000000000281a2e0;  alias, 1 drivers
v0000000002864340_0 .net "mem_read_data", 31 0, L_00000000029317a0;  alias, 1 drivers
v0000000002864480_0 .net "mem_read_en", 0 0, v00000000028d2c40_0;  alias, 1 drivers
v0000000002864660_0 .net "mem_write_data", 31 0, L_0000000002819e10;  alias, 1 drivers
v0000000002864840_0 .net "mem_write_en", 0 0, v00000000028d3f00_0;  alias, 1 drivers
v0000000002863620 .array "ram", 250 0, 31 0;
v0000000002864980_0 .var/i "result_file", 31 0;
E_0000000002861530 .event posedge, v0000000002864b60_0;
E_0000000002861f30 .event posedge, v0000000002864fc0_0;
L_0000000002931ca0 .array/port v0000000002863620, L_000000000281a2e0;
L_00000000029317a0 .functor MUXZ 32, L_00000000028d8510, L_0000000002931ca0, L_000000000281a350, C4<>;
S_0000000002817220 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_000000000286eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_000000000281a2e0 .functor BUFZ 32, L_0000000002819f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002819e10 .functor BUFZ 32, v00000000028d50b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028d8360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028d4250_0 .net/2u *"_s12", 31 0, L_00000000028d8360;  1 drivers
v00000000028d4c50_0 .net *"_s19", 3 0, L_0000000002932600;  1 drivers
v00000000028d4610_0 .net *"_s23", 25 0, L_0000000002932f60;  1 drivers
L_00000000028d83a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028d4750_0 .net/2s *"_s27", 1 0, L_00000000028d83a8;  1 drivers
v00000000028d4e30_0 .net *"_s32", 14 0, L_00000000029324c0;  1 drivers
v00000000028d4890_0 .net *"_s37", 0 0, L_00000000029329c0;  1 drivers
L_00000000028d83f0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000028d47f0_0 .net/2u *"_s38", 16 0, L_00000000028d83f0;  1 drivers
L_00000000028d8438 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028d4110_0 .net/2u *"_s40", 16 0, L_00000000028d8438;  1 drivers
v00000000028d51f0_0 .net *"_s42", 16 0, L_0000000002931fc0;  1 drivers
v00000000028d5970_0 .net *"_s47", 29 0, L_00000000029322e0;  1 drivers
L_00000000028d8480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028d4930_0 .net/2s *"_s51", 1 0, L_00000000028d8480;  1 drivers
v00000000028d42f0_0 .net "clk", 0 0, v00000000028d7840_0;  alias, 1 drivers
v00000000028d4ed0_0 .net "data", 31 0, L_00000000029317a0;  alias, 1 drivers
v00000000028d5330_0 .net "data_address", 31 0, L_000000000281a2e0;  alias, 1 drivers
v00000000028d4430_0 .net "dump_all", 0 0, v00000000028d78e0_0;  1 drivers
v00000000028d53d0_0 .net "hold", 0 0, v00000000028d75c0_0;  1 drivers
v00000000028d5650_0 .net "instruction", 31 0, v00000000028d6c60_0;  alias, 1 drivers
v00000000028d5790_0 .net "mem_read", 0 0, v00000000028d2c40_0;  alias, 1 drivers
v00000000028d4bb0_0 .net "mem_write", 0 0, v00000000028d3f00_0;  alias, 1 drivers
v00000000028d5830_0 .net "reset", 0 0, v00000000028d6d00_0;  1 drivers
v00000000028d58d0_0 .var "rg_pc", 31 0;
v00000000028d5a10_0 .net "wr_alu_b", 31 0, L_0000000002932560;  1 drivers
v00000000028d5bf0_0 .net "wr_alu_data", 31 0, L_0000000002819f60;  1 drivers
v00000000028d5ab0_0 .net "wr_alu_op", 2 0, v00000000028d2920_0;  1 drivers
v00000000028d5b50_0 .net "wr_alu_src", 0 0, v00000000028d3280_0;  1 drivers
v00000000028d44d0_0 .net "wr_alu_zero", 0 0, L_0000000002931c00;  1 drivers
v00000000028d5dd0_0 .net "wr_branch", 0 0, v00000000028d29c0_0;  1 drivers
v00000000028d49d0_0 .net "wr_branch_address", 31 0, L_00000000029315c0;  1 drivers
v00000000028d6620_0 .net "wr_carry_flag", 0 0, L_0000000002931480;  1 drivers
v00000000028d6bc0_0 .net "wr_jump", 0 0, v00000000028d3000_0;  1 drivers
v00000000028d6da0_0 .net "wr_jump_address", 31 0, L_00000000029326a0;  1 drivers
v00000000028d7b60_0 .net "wr_mem_to_reg", 0 0, v00000000028d3820_0;  1 drivers
v00000000028d7e80_0 .net "wr_next_pc", 31 0, v00000000028d3960_0;  1 drivers
v00000000028d77a0_0 .net "wr_pc_plus_4", 31 0, L_0000000002931700;  1 drivers
v00000000028d68a0_0 .net "wr_read_data_1", 31 0, v00000000028d41b0_0;  1 drivers
v00000000028d69e0_0 .net "wr_read_data_2", 31 0, v00000000028d50b0_0;  1 drivers
v00000000028d7700_0 .net "wr_reg_dst", 0 0, v00000000028d2d80_0;  1 drivers
v00000000028d7980_0 .net "wr_rgf_write", 0 0, v00000000028d2e20_0;  1 drivers
v00000000028d6b20_0 .net "wr_se_ins_15_0", 31 0, L_00000000029313e0;  1 drivers
v00000000028d7c00_0 .net "wr_se_sh2_ins_15_0", 31 0, L_0000000002932880;  1 drivers
v00000000028d6a80_0 .net "wr_write_address", 4 0, L_0000000002932920;  1 drivers
v00000000028d6940_0 .net "wr_write_data", 31 0, L_0000000002932740;  1 drivers
v00000000028d6120_0 .net "write_data", 31 0, L_0000000002819e10;  alias, 1 drivers
L_00000000028d70c0 .part v00000000028d6c60_0, 26, 6;
L_00000000028d6580 .part v00000000028d6c60_0, 0, 6;
L_0000000002932380 .part v00000000028d6c60_0, 21, 5;
L_0000000002932e20 .part v00000000028d6c60_0, 16, 5;
L_00000000029327e0 .part v00000000028d6c60_0, 16, 5;
L_0000000002931a20 .part v00000000028d6c60_0, 11, 5;
L_0000000002931700 .arith/sum 32, v00000000028d58d0_0, L_00000000028d8360;
L_0000000002932600 .part L_0000000002931700, 28, 4;
L_0000000002932f60 .part v00000000028d6c60_0, 0, 26;
L_00000000029326a0 .concat8 [ 2 26 4 0], L_00000000028d83a8, L_0000000002932f60, L_0000000002932600;
L_00000000029324c0 .part v00000000028d6c60_0, 0, 15;
L_00000000029313e0 .concat8 [ 15 17 0 0], L_00000000029324c0, L_0000000002931fc0;
L_00000000029329c0 .part v00000000028d6c60_0, 15, 1;
L_0000000002931fc0 .functor MUXZ 17, L_00000000028d8438, L_00000000028d83f0, L_00000000029329c0, C4<>;
L_00000000029322e0 .part L_00000000029313e0, 0, 30;
L_0000000002932880 .concat8 [ 2 30 0 0], L_00000000028d8480, L_00000000029322e0;
L_00000000029315c0 .arith/sum 32, L_0000000002931700, L_0000000002932880;
S_00000000027fc780 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v00000000028d2240_0 .net "alu_b", 31 0, L_0000000002932560;  alias, 1 drivers
v00000000028d3500_0 .net "alu_src", 0 0, v00000000028d3280_0;  alias, 1 drivers
v00000000028d3b40_0 .net "immediate", 31 0, L_00000000029313e0;  alias, 1 drivers
v00000000028d3be0_0 .net "rs2_data", 31 0, v00000000028d50b0_0;  alias, 1 drivers
L_0000000002932560 .functor MUXZ 32, v00000000028d50b0_0, L_00000000029313e0, v00000000028d3280_0, C4<>;
S_00000000027fc900 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_00000000028d8168 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0000000002819d30 .functor XOR 32, L_0000000002932560, L_00000000028d8168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002819f60 .functor BUFZ 32, v00000000028d2ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028d24c0_0 .net "A", 31 0, v00000000028d41b0_0;  alias, 1 drivers
v00000000028d3320_0 .net "B", 31 0, L_0000000002932560;  alias, 1 drivers
v00000000028d3c80_0 .net *"_s1", 0 0, L_00000000028d6300;  1 drivers
L_00000000028d81b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d38c0_0 .net *"_s11", 0 0, L_00000000028d81b0;  1 drivers
v00000000028d3780_0 .net *"_s12", 32 0, L_00000000028d7160;  1 drivers
L_00000000028d81f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d3460_0 .net *"_s15", 0 0, L_00000000028d81f8;  1 drivers
v00000000028d36e0_0 .net *"_s16", 32 0, L_00000000028d66c0;  1 drivers
v00000000028d2380_0 .net *"_s19", 0 0, L_00000000028d6760;  1 drivers
v00000000028d2060_0 .net/2u *"_s2", 31 0, L_00000000028d8168;  1 drivers
v00000000028d22e0_0 .net *"_s20", 32 0, L_00000000028d6800;  1 drivers
L_00000000028d8240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028d2ba0_0 .net *"_s23", 31 0, L_00000000028d8240;  1 drivers
L_00000000028d8288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028d3140_0 .net/2u *"_s28", 31 0, L_00000000028d8288;  1 drivers
v00000000028d2600_0 .net *"_s30", 0 0, L_0000000002932d80;  1 drivers
L_00000000028d82d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028d3dc0_0 .net/2u *"_s32", 0 0, L_00000000028d82d0;  1 drivers
L_00000000028d8318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d33c0_0 .net/2u *"_s34", 0 0, L_00000000028d8318;  1 drivers
v00000000028d3e60_0 .net *"_s4", 31 0, L_0000000002819d30;  1 drivers
v00000000028d2420_0 .net *"_s8", 32 0, L_00000000028d72a0;  1 drivers
v00000000028d26a0_0 .net "alu_op", 2 0, v00000000028d2920_0;  alias, 1 drivers
v00000000028d2560_0 .net "alu_out", 31 0, L_0000000002819f60;  alias, 1 drivers
v00000000028d2ce0_0 .var "alu_result", 31 0;
v00000000028d2740_0 .net "carry_out", 0 0, L_0000000002931480;  alias, 1 drivers
v00000000028d27e0_0 .net "temp", 32 0, L_00000000028d73e0;  1 drivers
v00000000028d31e0_0 .net "temp_b", 31 0, L_00000000028d7200;  1 drivers
v00000000028d2880_0 .net "zero_flag", 0 0, L_0000000002931c00;  alias, 1 drivers
E_0000000002862270 .event edge, v00000000028d26a0_0, v00000000028d27e0_0, v00000000028d24c0_0, v00000000028d2240_0;
L_00000000028d6300 .part v00000000028d2920_0, 2, 1;
L_00000000028d7200 .functor MUXZ 32, L_0000000002932560, L_0000000002819d30, L_00000000028d6300, C4<>;
L_00000000028d72a0 .concat [ 32 1 0 0], v00000000028d41b0_0, L_00000000028d81b0;
L_00000000028d7160 .concat [ 32 1 0 0], L_00000000028d7200, L_00000000028d81f8;
L_00000000028d66c0 .arith/sum 33, L_00000000028d72a0, L_00000000028d7160;
L_00000000028d6760 .part v00000000028d2920_0, 2, 1;
L_00000000028d6800 .concat [ 1 32 0 0], L_00000000028d6760, L_00000000028d8240;
L_00000000028d73e0 .arith/sum 33, L_00000000028d66c0, L_00000000028d6800;
L_0000000002931480 .part L_00000000028d73e0, 32, 1;
L_0000000002932d80 .cmp/eq 32, v00000000028d2ce0_0, L_00000000028d8288;
L_0000000002931c00 .functor MUXZ 1, L_00000000028d8318, L_00000000028d82d0, L_0000000002932d80, C4<>;
S_00000000027ebfa0 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000028d2920_0 .var "alu_op", 2 0;
v00000000028d3280_0 .var "alu_src", 0 0;
v00000000028d29c0_0 .var "branch", 0 0;
v00000000028d2a60_0 .net "carry_flag", 0 0, L_0000000002931480;  alias, 1 drivers
v00000000028d3d20_0 .net "funct", 5 0, L_00000000028d6580;  1 drivers
v00000000028d3000_0 .var "jump", 0 0;
v00000000028d2c40_0 .var "mem_read", 0 0;
v00000000028d3820_0 .var "mem_to_reg", 0 0;
v00000000028d3f00_0 .var "mem_write", 0 0;
v00000000028d2b00_0 .net "opcode", 5 0, L_00000000028d70c0;  1 drivers
v00000000028d2d80_0 .var "reg_dst", 0 0;
v00000000028d2e20_0 .var "reg_write", 0 0;
E_0000000002861670 .event edge, v00000000028d2b00_0, v00000000028d3d20_0, v00000000028d2740_0;
S_00000000027f49f0 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_000000000281a190 .functor AND 1, L_0000000002931c00, v00000000028d29c0_0, C4<1>, C4<1>;
v00000000028d35a0_0 .net "alu_zero", 0 0, L_0000000002931c00;  alias, 1 drivers
v00000000028d2100_0 .net "branch", 0 0, v00000000028d29c0_0;  alias, 1 drivers
v00000000028d3a00_0 .net "branch_address", 31 0, L_00000000029315c0;  alias, 1 drivers
v00000000028d21a0_0 .net "jump", 0 0, v00000000028d3000_0;  alias, 1 drivers
v00000000028d3640_0 .net "jump_address", 31 0, L_00000000029326a0;  alias, 1 drivers
v00000000028d3960_0 .var "next_pc", 31 0;
v00000000028d3aa0_0 .net "pc_plus_4", 31 0, L_0000000002931700;  alias, 1 drivers
v00000000028d2ec0_0 .net "wr_and_brch_aluz", 0 0, L_000000000281a190;  1 drivers
v00000000028d2f60_0 .net "wr_condition", 1 0, L_0000000002932ec0;  1 drivers
E_0000000002861df0 .event edge, v00000000028d2f60_0, v00000000028d3640_0, v00000000028d3a00_0, v00000000028d3aa0_0;
L_0000000002932ec0 .concat [ 1 1 0 0], v00000000028d3000_0, L_000000000281a190;
S_00000000027f4b70 .scope module, "register_file" "mod_register_file" 4 105, 9 13 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000028d30a0_0 .net "clk", 0 0, v00000000028d7840_0;  alias, 1 drivers
v00000000028d4d90_0 .net "dump_all", 0 0, v00000000028d78e0_0;  alias, 1 drivers
v00000000028d46b0_0 .var/i "file_handle", 31 0;
v00000000028d5c90_0 .net "hold", 0 0, v00000000028d75c0_0;  alias, 1 drivers
v00000000028d5010_0 .var/i "i", 31 0;
v00000000028d4570_0 .net "pc", 31 0, v00000000028d58d0_0;  alias, 1 drivers
v00000000028d5f10_0 .net "read_address_1", 4 0, L_0000000002932380;  1 drivers
v00000000028d55b0_0 .net "read_address_2", 4 0, L_0000000002932e20;  1 drivers
v00000000028d41b0_0 .var "read_data_1", 31 0;
v00000000028d50b0_0 .var "read_data_2", 31 0;
v00000000028d4f70_0 .net "reset", 0 0, v00000000028d6d00_0;  alias, 1 drivers
v00000000028d5510 .array "rgf_mem", 31 1, 31 0;
v00000000028d56f0_0 .net "write", 0 0, v00000000028d2e20_0;  alias, 1 drivers
v00000000028d4390_0 .net "write_address", 4 0, L_0000000002932920;  alias, 1 drivers
v00000000028d4a70_0 .net "write_data", 31 0, L_0000000002932740;  alias, 1 drivers
E_0000000002861730 .event posedge, v00000000028d4d90_0;
v00000000028d5510_0 .array/port v00000000028d5510, 0;
v00000000028d5510_1 .array/port v00000000028d5510, 1;
v00000000028d5510_2 .array/port v00000000028d5510, 2;
E_00000000028617b0/0 .event edge, v00000000028d5f10_0, v00000000028d5510_0, v00000000028d5510_1, v00000000028d5510_2;
v00000000028d5510_3 .array/port v00000000028d5510, 3;
v00000000028d5510_4 .array/port v00000000028d5510, 4;
v00000000028d5510_5 .array/port v00000000028d5510, 5;
v00000000028d5510_6 .array/port v00000000028d5510, 6;
E_00000000028617b0/1 .event edge, v00000000028d5510_3, v00000000028d5510_4, v00000000028d5510_5, v00000000028d5510_6;
v00000000028d5510_7 .array/port v00000000028d5510, 7;
v00000000028d5510_8 .array/port v00000000028d5510, 8;
v00000000028d5510_9 .array/port v00000000028d5510, 9;
v00000000028d5510_10 .array/port v00000000028d5510, 10;
E_00000000028617b0/2 .event edge, v00000000028d5510_7, v00000000028d5510_8, v00000000028d5510_9, v00000000028d5510_10;
v00000000028d5510_11 .array/port v00000000028d5510, 11;
v00000000028d5510_12 .array/port v00000000028d5510, 12;
v00000000028d5510_13 .array/port v00000000028d5510, 13;
v00000000028d5510_14 .array/port v00000000028d5510, 14;
E_00000000028617b0/3 .event edge, v00000000028d5510_11, v00000000028d5510_12, v00000000028d5510_13, v00000000028d5510_14;
v00000000028d5510_15 .array/port v00000000028d5510, 15;
v00000000028d5510_16 .array/port v00000000028d5510, 16;
v00000000028d5510_17 .array/port v00000000028d5510, 17;
v00000000028d5510_18 .array/port v00000000028d5510, 18;
E_00000000028617b0/4 .event edge, v00000000028d5510_15, v00000000028d5510_16, v00000000028d5510_17, v00000000028d5510_18;
v00000000028d5510_19 .array/port v00000000028d5510, 19;
v00000000028d5510_20 .array/port v00000000028d5510, 20;
v00000000028d5510_21 .array/port v00000000028d5510, 21;
v00000000028d5510_22 .array/port v00000000028d5510, 22;
E_00000000028617b0/5 .event edge, v00000000028d5510_19, v00000000028d5510_20, v00000000028d5510_21, v00000000028d5510_22;
v00000000028d5510_23 .array/port v00000000028d5510, 23;
v00000000028d5510_24 .array/port v00000000028d5510, 24;
v00000000028d5510_25 .array/port v00000000028d5510, 25;
v00000000028d5510_26 .array/port v00000000028d5510, 26;
E_00000000028617b0/6 .event edge, v00000000028d5510_23, v00000000028d5510_24, v00000000028d5510_25, v00000000028d5510_26;
v00000000028d5510_27 .array/port v00000000028d5510, 27;
v00000000028d5510_28 .array/port v00000000028d5510, 28;
v00000000028d5510_29 .array/port v00000000028d5510, 29;
v00000000028d5510_30 .array/port v00000000028d5510, 30;
E_00000000028617b0/7 .event edge, v00000000028d5510_27, v00000000028d5510_28, v00000000028d5510_29, v00000000028d5510_30;
E_00000000028617b0/8 .event edge, v00000000028d55b0_0;
E_00000000028617b0 .event/or E_00000000028617b0/0, E_00000000028617b0/1, E_00000000028617b0/2, E_00000000028617b0/3, E_00000000028617b0/4, E_00000000028617b0/5, E_00000000028617b0/6, E_00000000028617b0/7, E_00000000028617b0/8;
S_00000000027dcd40 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v00000000028d4b10_0 .net "alu_data", 31 0, L_0000000002819f60;  alias, 1 drivers
v00000000028d5470_0 .net "ext_mem_data", 31 0, L_00000000029317a0;  alias, 1 drivers
v00000000028d5d30_0 .net "mem_to_reg", 0 0, v00000000028d3820_0;  alias, 1 drivers
v00000000028d5290_0 .net "write_data", 31 0, L_0000000002932740;  alias, 1 drivers
L_0000000002932740 .functor MUXZ 32, L_0000000002819f60, L_00000000029317a0, v00000000028d3820_0, C4<>;
S_00000000027dcec0 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_0000000002817220;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000028d4070_0 .net "ins_15_11", 4 0, L_0000000002931a20;  1 drivers
v00000000028d4cf0_0 .net "ins_20_16", 4 0, L_00000000029327e0;  1 drivers
v00000000028d5e70_0 .net "reg_dst", 0 0, v00000000028d2d80_0;  alias, 1 drivers
v00000000028d5150_0 .net "write_reg_add", 4 0, L_0000000002932920;  alias, 1 drivers
L_0000000002932920 .functor MUXZ 5, L_00000000029327e0, L_0000000002931a20, v00000000028d2d80_0, C4<>;
S_00000000027f3d40 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_000000000286eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v00000000028d7f20_0 .net *"_s0", 31 0, L_00000000028d6260;  1 drivers
L_00000000028d8120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028d7ca0_0 .net/2u *"_s10", 0 0, L_00000000028d8120;  1 drivers
L_00000000028d8048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028d7a20_0 .net *"_s3", 1 0, L_00000000028d8048;  1 drivers
L_00000000028d8090 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v00000000028d61c0_0 .net/2u *"_s4", 31 0, L_00000000028d8090;  1 drivers
v00000000028d7520_0 .net *"_s6", 0 0, L_00000000028d7340;  1 drivers
L_00000000028d80d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028d7d40_0 .net/2u *"_s8", 0 0, L_00000000028d80d8;  1 drivers
v00000000028d63a0_0 .net "address", 29 0, L_00000000028d64e0;  1 drivers
v00000000028d6c60_0 .var "instruction", 31 0;
v00000000028d7de0_0 .net "mem_end", 0 0, L_00000000028d7660;  alias, 1 drivers
E_0000000002862670 .event edge, v00000000028d63a0_0;
L_00000000028d6260 .concat [ 30 2 0 0], L_00000000028d64e0, L_00000000028d8048;
L_00000000028d7340 .cmp/gt 32, L_00000000028d6260, L_00000000028d8090;
L_00000000028d7660 .functor MUXZ 1, L_00000000028d8120, L_00000000028d80d8, L_00000000028d7340, C4<>;
    .scope S_00000000027f3d40;
T_0 ;
    %wait E_0000000002862670;
    %load/vec4 v00000000028d63a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.0 ;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.1 ;
    %pushi/vec4 536936449, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.2 ;
    %pushi/vec4 69664, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.3 ;
    %pushi/vec4 537198597, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.4 ;
    %pushi/vec4 537264129, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.5 ;
    %pushi/vec4 4266016, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 133152, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 200736, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 10887202, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 8398880, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 276824065, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 134217733, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 134217740, 0, 32;
    %store/vec4 v00000000028d6c60_0, 0, 32;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000027ebfa0;
T_1 ;
    %wait E_0000000002861670;
    %load/vec4 v00000000028d2b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v00000000028d3d20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %load/vec4 v00000000028d2a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d3000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3820_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028d2920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d2e20_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000027fc900;
T_2 ;
    %wait E_0000000002862270;
    %load/vec4 v00000000028d26a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028d2ce0_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000028d27e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000028d2ce0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000028d24c0_0;
    %load/vec4 v00000000028d3320_0;
    %and;
    %store/vec4 v00000000028d2ce0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000028d24c0_0;
    %load/vec4 v00000000028d3320_0;
    %or;
    %store/vec4 v00000000028d2ce0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028d2ce0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000027f4b70;
T_3 ;
    %wait E_0000000002861f30;
    %load/vec4 v00000000028d4f70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028d5010_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000028d5010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028d5010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028d5510, 0, 4;
    %load/vec4 v00000000028d5010_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028d5010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028d56f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d5c90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000028d4a70_0;
    %load/vec4 v00000000028d4390_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028d5510, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027f4b70;
T_4 ;
    %wait E_00000000028617b0;
    %load/vec4 v00000000028d5f10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028d41b0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028d5f10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028d5510, 4;
    %store/vec4 v00000000028d41b0_0, 0, 32;
T_4.1 ;
    %load/vec4 v00000000028d55b0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028d50b0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000028d55b0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028d5510, 4;
    %store/vec4 v00000000028d50b0_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000027f4b70;
T_5 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000028d46b0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_00000000027f4b70;
T_6 ;
    %wait E_0000000002861730;
    %vpi_call 9 67 "$fdisplay", v00000000028d46b0_0, v00000000028d4570_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000028d4570_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028d5010_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000028d5010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000000028d5010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028d5510, 4;
    %vpi_call 9 71 "$fdisplay", v00000000028d46b0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000028d5010_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028d5010_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027f49f0;
T_7 ;
    %wait E_0000000002861df0;
    %load/vec4 v00000000028d2f60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v00000000028d3aa0_0;
    %store/vec4 v00000000028d3960_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000028d3640_0;
    %store/vec4 v00000000028d3960_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000028d3640_0;
    %store/vec4 v00000000028d3960_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000028d3a00_0;
    %store/vec4 v00000000028d3960_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002817220;
T_8 ;
    %wait E_0000000002861f30;
    %load/vec4 v00000000028d5830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d58d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000028d53d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000028d7e80_0;
    %assign/vec4 v00000000028d58d0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000028170a0;
T_9 ;
    %vpi_func 3 19 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v0000000002864520_0, 0, 32;
    %vpi_func 3 20 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v0000000002864980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002865060_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000000002865060_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0000000002865060_0;
    %store/vec4a v0000000002863620, 4, 0;
    %load/vec4 v0000000002865060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002865060_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002865060_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000000002865060_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %vpi_call 3 25 "$fdisplay", v0000000002864520_0, "memory location %d : %d", v0000000002865060_0, &A<v0000000002863620, v0000000002865060_0 > {0 0 0};
    %load/vec4 v0000000002865060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002865060_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_00000000028170a0;
T_10 ;
    %wait E_0000000002861f30;
    %load/vec4 v0000000002864840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002864660_0;
    %ix/getv 3, v00000000028642a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002863620, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000028170a0;
T_11 ;
    %wait E_0000000002861530;
    %vpi_call 3 35 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002865060_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000000002865060_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 37 "$fdisplay", v0000000002864980_0, &A<v0000000002863620, v0000000002865060_0 > {0 0 0};
    %load/vec4 v0000000002865060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002865060_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000286eaf0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d7840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d6d00_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d75c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d78e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000286eaf0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000000028d7840_0;
    %inv;
    %store/vec4 v00000000028d7840_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000286eaf0;
T_14 ;
    %wait E_0000000002861930;
    %load/vec4 v00000000028d6ee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d75c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d78e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 97 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./mock_data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
