{"raw":{},"required":["Filename","Size"],"package":"yosys","source":"yosys (0.33-5)","version":"0.33-5+b2","section":"electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.35)","libffi8 (>= 3.4)","libgcc-s1 (>= 3.3.1)","libreadline8t64 (>= 6.0)","libstdc++6 (>= 13.1)","libtcl8.6 (>= 8.6.0)","zlib1g (>= 1:1.2.0)","python3:any","python3-click","yosys-abc (>= 0.32-1)"],"recommends":["xdot"],"installedSize":12434,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/main/y/yosys/yosys_0.33-5+b2_amd64.deb","size":3022340,"md5":"01bc838e2b5bcdb9a599f9bb8b9bc2a9","sha256":"532cd4b5eb9b6fd12897b5b56676277fac08d66d20e443c2784d6e98058dd6f7","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}