/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/macro-fusion-lui-addi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible-rv64.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible-zbc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible-zfinx.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memmove.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memset-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/min-max.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/misched-load-clustering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/misched-postra-direction.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/misched-store-clustering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/miss-sp-restore-eh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/module-target-abi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/mul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/neg-abs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/nest-register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/nomerge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/nontemporal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/note-gnu-property-zicfiss.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/opt-w-instrs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-exact-inlineasm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-nopic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-norvc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-pic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-relax-relocation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-rvc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/div.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-arith-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-br-fcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-calling-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-fcmp-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-fcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-frem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-intrinsics-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-maximum-minimum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-round-conv-sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-round-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double-select-icmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/double_reduct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/elf-preemption.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/emit-x8-as-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/exception-pointer-register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/features-info.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fixed-csr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fli-licm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-arith-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-bitmanip-dagcombines.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-br-fcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-fcmp-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-fcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-frem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-intrinsics-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-select-fcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-select-verify.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/float-zfa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/flt-rounds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fmax-fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fold-binop-into-select-return-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fold-masked-merge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fold-mem-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fold-mem-offset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/forced-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fp128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fp16-promote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fpclamptosat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/fpenv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/frameaddr-returnaddr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/frm-dependency.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/frm-write-in-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/get-register-invalid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/get-register-noreserve.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/get-register-reserve.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/ghccc-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/ghccc-without-f-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/global-merge-minsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/global-merge-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/global-merge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/graalcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-fcmp-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-frem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-isnan.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-round-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-select-fcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/half-zfa-fli.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/hoist-global-addr-base.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/hwasan-check-memaccess.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/i64-icmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/icmp-non-byte-sized.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/idiv_large.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/indirectbr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-abi-names.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-clobbers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-d-modifier-N.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-f-modifier-N.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-invalid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-v-constraint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-zdinx-constraint-r.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/inline-asm-zfh-constraint-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/instruction-count-remark.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/interrupt-attr-callee.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/interrupt-attr-nocall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/interrupt-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/intrinsic-cttz-elts-vscale.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/intrinsic-cttz-elts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/jumptable-swguarded.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/jumptable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/kcfi-isel-mir.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/kcfi-patchable-function-prefix.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/lack-of-signed-truncation-check.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/legalize-fneg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/libcall-tail-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/llvm.exp10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/llvm.frexp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/load-store-pair.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/loop-strength-reduce-loop-invar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-combiner-mir.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-combiner-strategies.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-combiner.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-copyprop-noop-removal.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-cp.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-outliner-cfi.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-outliner-position.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machine-outliner-throw.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machinelicm-constant-phys-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machineoutliner-jumptable.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/machineoutliner-pcrel-lo.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/macro-fusions.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible-for-store-address.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible-zbc-zhinx.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/make-compressible-zilsd.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/mem64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memcmp-optsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memcpy-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memcpy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/memset-pattern.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/mir-target-flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/misched-mem-clustering.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/module-elf-flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/optnone-store-no-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pic-models.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/postra-copy-expand.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr135206.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr148084.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr55201.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr64935.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr66603.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr68855.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr94265.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr96366.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/push-pop-popret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/qci-interrupt-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/readcyclecounter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/readsteadycounter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/redundant-copy-from-tail-duplicate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/remat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/riscv-codegen-prepare-atp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rnmi-interrupt-attr-error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rnmi-interrupt-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32e.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32i-rv64i-float-double.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32xtheadbb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbb-zbkb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbkb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zknd-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-float-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-patchpoint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-statepoint-call-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64d-double-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64d-double-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64f-float-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-shift-sext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-single-softfloat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64m-exhaustive-w-insts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64m-w-insts-legalization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbc-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbc-zbkc-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbkb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbkx-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zfh-half-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zfhmin-half-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zfhmin-half-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zksed-intrinsic-autoupgrade2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sdata-limit-4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-and.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/select-optimize-multiple.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/sextw-removal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shift-and.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shlimm-addimm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/shrinkwrap-jump-table.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/spill-fill-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/spir-kernel-cc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/split-sp-adjust.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/split-udiv-by-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/srem-lkk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/srodata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/ssub_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-clash-prologue-nounwind.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-inst-compress.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-realignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/stack-slot-coloring.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/thread-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/uadd_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/typepromotion-overflow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/unfold-masked-merge-scalar-variablemask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/urem-seteq-illegal-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/usub_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/vector-abi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/vlenb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/vscale-demanded-bits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xcvmem-heuristic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xcvmem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xmips-cbop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp-cm-push-pop.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqccmp-with-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcia.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xqcilo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/xtheadmac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zcmp-additional-stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zcmp-prolog-epilog-crash.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zdinx-spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zfhmin-half-intrinsics-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zfhmin-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/zmmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/module-target-abi3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/naked-fn-with-frame-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/narrow-shl-cst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/nontemporal-scalable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/option-relax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/patchable-function-entry.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pei-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr145363.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr58286.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr58511.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr63365.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr64645.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr80052.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr84200.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr90652.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/pr95284.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/reduction-formation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/relax-per-target-feature.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/replace-with-veclib-sleef-scalable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/reserved-reg-errors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/riscv-func-target-feature.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rotl-rotr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32-inline-asm-pairs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32i-rv64i-half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32xandesperf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32xtheadbs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbc-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zbc-zbkc-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zkne-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv32zksed-intrinsic-autoupgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-double-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-float-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-stackmap-frame-setup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-stackmap-nops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-statepoint-call-lowering-x2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-trampoline-cfi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-trampoline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64-typepromotion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64f-float-convert-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-complex-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-demanded-bits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zba.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbb-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zbb-zbkb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zfh-half-convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zksed-intrinsic-autoupgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zksed-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zksh-intrinsic-autoupgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rv64zksh-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/65704-illegal-instruction.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/abd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/abs-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/abs-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/access-fixed-objects-by-rvv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/active_lane_mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/addi-rvv-stack-object.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/addi-scalable-offset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/aliases.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-array.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/alloca-load-store-vector-tuple.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/allocate-lmul-2-4-8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/allone-masked-to-unmasked.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/allone-masked-to-unmasked.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/binop-splats.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/binop-zext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/bitreverse-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/bitreverse-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/bswap-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/bswap-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/callee-saved-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/calling-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ceil-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/cmp-folds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/combine-ctpop-to-vcpop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/combine-reduce-add-to-vcpop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/combine-sats.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/combine-splats.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/combine-store-extract-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/combine-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/commutable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/commuted-op-indices-regression.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/compressstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/concat-vector-insert-elt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/concat-vectors-constant-stride.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/constant-folding-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/constant-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/copyprop.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/cross-block-cse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ctlz-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ctlz-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ctpop-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ctpop-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/cttz-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/cttz-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/debug-info-rvv-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/dont-sink-splat-operands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/double-round-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/emergency-slot.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/expand-no-v.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/expandload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/extload-truncstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/extract-subvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/extractelt-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fceil-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fceil-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ffloor-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ffloor-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-neg-abs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vector-i8-index-cornercase.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-binop-splats.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast-large-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-buildvec-of-binop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv-fastcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ceil-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compress-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compress-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compressstore-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-compressstore-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-deinterleave-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-elen.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-emergency-slot.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-expandload-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-expandload-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extload-truncstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fceil-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ffloor-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-floor-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximumnum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimumnum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fnearbyint-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/floor-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-vrgather.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i-sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpext-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptosi-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptoui-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptrunc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ftrunc-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-exttrunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-vrgather.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleave-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llrint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llrint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lrint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lrint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-logic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-nearbyint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-mask-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-round-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundeven-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundtozero-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-segN-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-segN-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-int-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-int-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-changes-length.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-exact-vlen.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-reverse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-rotate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sitofp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-transpose.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-vslide1down.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-vslide1up.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ssegN-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-sat-clip.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-uitofp-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdiv-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfabs-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfcmp-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfcmps-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfdiv-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmsub-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmul-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmuladd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfnmadd-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfrdiv-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfrsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsqrt-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfw-web-simplification.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmaxu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmin-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmul-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vor-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-reverse-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-splice.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vploadff.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpowi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptosi-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptoui-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fshr-fshl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-i2fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector-shuffle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-explodevector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access-zve32x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-inttoptr-ptrtoint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llround.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lround.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-marith-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-buildvec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-non-power-of-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-peephole-vmerge-vops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-formation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-scalarized.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-addsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sext-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sext-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-concat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-extract-subvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-fp-interleave.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fmaximum-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-zipeven-zipodd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sitofp-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ssegN-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-stepvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store-merge-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store-negative.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-uitofp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vaaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vand-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vandn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdivu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfclass-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfclass.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfdiv-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmadd-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfneg-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfnmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfnmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfnmsub-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfpext-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfptoi-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfptrunc-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsqrt-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmaccbf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vitofp-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmax-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vminu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmul-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnsra-vnsrl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-reverse-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vp-splat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpgather.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpscatter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrem-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vremu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrol.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vror.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsaddu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulsu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-xsfvcp-xv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-xsfvcp-xvw.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zext-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fnearbyint-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fold-scalar-load-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fold-vp-fsub-and-vp-fmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fp4-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fpclamptosat_vec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fptosi-sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/froundeven-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ftrunc-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/get-vlen-debugloc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/get_vector_length.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/implicit-def-copy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/insertelt-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/intrinsic-vector-match.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/known-never-zero.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/legalize-load-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/llrint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/localvar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/lrint-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/lrint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/marith-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-load-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-store-int-e64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/memory-args.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mscatter-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mul-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/nontemporal-vp-scalable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr63459.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr88799.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr93587.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/reg-alloc-reserve-bp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/riscv-codegenprepare.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv32-spill-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv64-spill-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv64-spill-zvlsseg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/select-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/setcc-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/setcc-int-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vfnrclip_x_f_qf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmacc_4x8x4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmaccu_4x8x4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmaccus_4x8x4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/splat-vector-split-i64-vl-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/splat-vectors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/splats-with-mixed-vl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sshl_sat_vec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stack-probing-dynamic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stores-of-loads-merging.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ushl_sat_vec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/strided-vpload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/subregister-undef-early-clobber.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vadd-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaesdf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaeskf2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vctz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vdiv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-compress.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-interleave-fixed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfclass.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcmp-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfdiv-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfdiv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfirst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmadd-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmax-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmsub-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmul-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfpext-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptoi-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptoi-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptosi-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptoui-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptrunc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfrsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfslide1down.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsqrt-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwadd.w.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvtbf16-f-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmul-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwnmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/viota.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vitofp-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vle_vid-vfcvt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vleff-vlseg2ff-output.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlopt-same-vl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmax-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmfeq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmfge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmin-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmnor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmseq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsltu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv.s.x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv.v.v-peephole.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmxor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnclipu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnmsac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnsra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnsrl-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnsrl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vor-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-combine-reverse-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-combine-store-reverse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-splat-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-splice-mask-vectors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsrl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vxor-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-xsfvcp-xvv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fminimum-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fminimum-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fold-vp-fadd-and-vp-fmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/frm-insert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fround-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fshr-fshl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/ftrunc-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/interrupt-attr-nocall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/legalize-scalable-vectortype.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-load-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-store-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-store-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/memcpy-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/partial-reduction-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr106109.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr141907.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr61561.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr95865.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/reduce-vl-peephole.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/redundant-vfmvsf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/regalloc-fast-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/remat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv32-spill-zvlsseg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv64-spill-vector-csr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-cfi-info.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-framelayout.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-masked-vops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/select-sra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/setcc-fp-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/setcc-int-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/setcc-integer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmacc_2x8x2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stack-probing-rvv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/store-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/strided-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/trunc-sat-clip-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/undef-earlyclobber-chain.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vadc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaeskf1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vand-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vandn-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/variant-cc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vclmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vcopysign-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vcpop-compute-known-bits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vcpop-shl-zext-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vcpop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vcpopv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-extract-last-active.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vexts-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfclass-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcopysign-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfma-vp-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmax-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmerge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmin-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmul-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmv.s.f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfncvtbf16-f-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmsac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmsub-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfpext-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptoui-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfredmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfredosum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfrsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsgnj.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsgnjn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsqrt-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsqrt-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsqrt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmacc-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfwmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-opt-evl-tail-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vl-optimizer-subreg-assert.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmacc-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmadc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmerge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmfne.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmnand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsbc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsleu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmslt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmsne.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmul-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmulhsu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv.v.x.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv.x.s.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vmv0-elimination.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnmsub-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnsra-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnsra-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vnsrl-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vor-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-cttz-elts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-reverse-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-splice-mask-fixed-vectors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vp-vaaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredmaxu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-fp-vp-f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vreductions-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vredxor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrol-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vrsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsaddu-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsbc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vscale-power-of-two.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvl-ext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsetvlmax-ext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsext-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsha2cl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsha2ms.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsitofp-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vslide1down.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vsm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vreductions-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrsub-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssubu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsub-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwaddu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmaccu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsll.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsub-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsubu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zext-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fmaximumnum-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fnearbyint-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fold-binary-reduce.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fptoui-sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/frint-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/fround-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/froundeven-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/handle-noreg-with-implicit-def.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/incorrect-extract-subvector-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/insert-subvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/insertelt-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/interleave-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/large-rvv-stack-size.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/llrint-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/load-add-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-load-int-e64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-tamu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-tuma.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/masked-vslide1down-rv32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/narrow-shift-extend.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/nearbyint-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/nontemporal-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pass-fast-math-flags-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr104480.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr107950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr139075.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr64588.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr83017.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr83920.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/pr90559.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/reg-coalescing.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/round-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/roundtozero-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rv32-spill-vector-csr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-out-arguments.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-stack-align.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-vmerge-to-vmv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/scalable-vector-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/scalar-stack-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/select-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vfwmacc_4x4x4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmaccsu_4x8x4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmaccu_2x8x2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/sf_vqmaccus_2x8x2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/shrinkwrap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/smulo-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stack-coloring-scalablevec.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stack-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stack-slot-coloring.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/stepvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/strided-vpstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/tail-agnostic-impdef-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/unaligned-loads-stores.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/undef-earlyclobber-chain.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/undef-vp-ops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/unmasked-tu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vadd-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vaesdm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vandn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vbrev.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vbrev8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vclmulh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-fixed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfclass-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfcmps-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmin-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmsac.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfneg-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmacc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfnmsac-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfpext-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptosi-vp-mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptrunc-constrained-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfptrunc-sdnode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfrdiv-vp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfrdiv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfrec7.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfredusum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsgnjx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfslide1up.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode.ll
