<profile>

<section name = "Vivado HLS Report for 'Block_proc19'" level="0">
<item name = "Date">Sun May  6 22:50:52 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">ANN</item>
<item name = "Solution">FULL-OPT</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 6.56, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">67, 67, 67, 67, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_ANN_fu_45">ANN, 65, 65, 65, 65, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">6, 16, 3227, 3448</column>
<column name="Memory">0, -, 52, 2</column>
<column name="Multiplexer">-, -, -, 30</column>
<column name="Register">-, -, 31, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">5, 20, 9, 19</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_ANN_fu_45">ANN, 6, 16, 3227, 3448</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layerResult_01_U">Block_proc19_layeg8j, 0, 52, 2, 3, 26, 1, 78</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_grp_ANN_fu_45_ap_start">1, 0, 1, 0</column>
<column name="layerResult_1_s_reg_67">26, 0, 26, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block__proc19, return value</column>
<column name="inputs_V_address0">out, 2, ap_memory, inputs_V, array</column>
<column name="inputs_V_ce0">out, 1, ap_memory, inputs_V, array</column>
<column name="inputs_V_q0">in, 32, ap_memory, inputs_V, array</column>
<column name="layerWeigth_V_address0">out, 4, ap_memory, layerWeigth_V, array</column>
<column name="layerWeigth_V_ce0">out, 1, ap_memory, layerWeigth_V, array</column>
<column name="layerWeigth_V_q0">in, 32, ap_memory, layerWeigth_V, array</column>
<column name="bias_V_address0">out, 2, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 32, ap_memory, bias_V, array</column>
<column name="outputLayerWeigth_V_address0">out, 2, ap_memory, outputLayerWeigth_V, array</column>
<column name="outputLayerWeigth_V_ce0">out, 1, ap_memory, outputLayerWeigth_V, array</column>
<column name="outputLayerWeigth_V_q0">in, 32, ap_memory, outputLayerWeigth_V, array</column>
<column name="outputLayerBias_V_address0">out, 1, ap_memory, outputLayerBias_V, array</column>
<column name="outputLayerBias_V_ce0">out, 1, ap_memory, outputLayerBias_V, array</column>
<column name="outputLayerBias_V_q0">in, 32, ap_memory, outputLayerBias_V, array</column>
<column name="result_V_address0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_ce0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_we0">out, 1, ap_memory, result_V, array</column>
<column name="result_V_d0">out, 32, ap_memory, result_V, array</column>
</table>
</item>
</section>
</profile>
