m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Escritorio/FPGA - Course/proy4_serialiser/simulation/qsim
Eserialiser
Z1 w1690241499
Z2 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 ^K2eeK[IVbX]]MLcdOEI91
Z3 DPx8 cyclonev 19 cyclonev_components 0 22 GFL[QAd@dAZF:`jjOGn9>2
Z4 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 3dzZ?YU_4FC5UU0cTXRET1
Z5 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z6 DPx6 altera 11 dffeas_pack 0 22 H5F:RRfLz82T3`4>@b7mS3
Z7 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z10 DPx6 altera 28 altera_primitives_components 0 22 VSD=32;3391kSOd?PDZYj3
!i122 8
R0
Z11 8serialiser.vho
Z12 Fserialiser.vho
l0
L39 1
Vn<bGdIXO^9zMleMBnO@h03
!s100 1WThk28MXUTlN0NNV5G^X3
Z13 OV;C;2020.1;71
32
Z14 !s110 1690241501
!i10b 1
Z15 !s108 1690241500.000000
Z16 !s90 -work|work|serialiser.vho|
Z17 !s107 serialiser.vho|
!i113 1
Z18 o-work work
Z19 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
R9
R10
DEx4 work 10 serialiser 0 22 n<bGdIXO^9zMleMBnO@h03
!i122 8
l88
L50 276
V`3BhdCUBF`G8@fkP@^^Zk1
!s100 G0o7M?lMmhj4adPf;nXL22
R13
32
R14
!i10b 1
R15
R16
R17
!i113 1
R18
R19
Eserialiser_vhd_vec_tst
Z20 w1690241496
R8
R9
!i122 9
R0
Z21 8Waveform.vwf.vht
Z22 FWaveform.vwf.vht
l0
L32 1
VoKC?IfRj9;Ym^j3Kid63f2
!s100 NDX:oT[Znhb5Tn>Sl@Hib0
R13
32
R14
!i10b 1
Z23 !s108 1690241501.000000
Z24 !s90 -work|work|Waveform.vwf.vht|
Z25 !s107 Waveform.vwf.vht|
!i113 1
R18
R19
Aserialiser_arch
R8
R9
Z26 DEx4 work 22 serialiser_vhd_vec_tst 0 22 oKC?IfRj9;Ym^j3Kid63f2
!i122 9
l53
L34 100
V[>FS1>F`bOdGe=CYH=m^@1
!s100 GAzL3o1PV:cF;JDVC8YIl0
R13
32
R14
!i10b 1
R23
R24
R25
!i113 1
R18
R19
