================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sat Oct 11 17:29:13 CST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         sobel_opt
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              527
FF:               645
DSP:              0
BRAM:             3
URAM:             0
SRL:              2


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.882       |
| Post-Route     | 6.031       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                            | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                            | 527 | 645 |     | 3    |      |     |        |      |         |          |        |
|   (inst)                                        | 59  | 273 |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                  | 94  | 116 |     |      |      |     |        |      |         |          |        |
|   LineBuffer_1_U                                | 1   |     |     | 1    |      |     |        |      |         |          |        |
|   LineBuffer_2_U                                |     |     |     | 1    |      |     |        |      |         |          |        |
|   LineBuffer_U                                  | 26  |     |     | 1    |      |     |        |      |         |          |        |
|   grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352    | 244 | 166 |     |      |      |     |        |      |         |          |        |
|   grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335     | 50  | 28  |     |      |      |     |        |      |         |          |        |
|     (grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335) | 10  | 26  |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_data_V_U                  | 23  | 21  |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_keep_V_U                  | 5   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_last_V_U                  | 4   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_strb_V_U                  | 4   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_src_V_data_V_U                  | 21  | 21  |     |      |      |     |        |      |         |          |        |
|   regslice_both_src_V_strb_V_U                  | 5   | 5   |     |      |      |     |        |      |         |          |        |
+-------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.99%  | OK     |
| FD                                                        | 50%       | 0.61%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.07%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.07%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 34     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.70   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN             | ENDPOINT PIN                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                            |                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.969 | rows_read_reg_654_reg[9]/C | WindowBuffer_8_reg_164_reg[1]/R |            5 |          8 |          5.220 |          1.631 |        3.589 |
| Path2 | 3.969 | rows_read_reg_654_reg[9]/C | WindowBuffer_8_reg_164_reg[4]/R |            5 |          8 |          5.220 |          1.631 |        3.589 |
| Path3 | 3.969 | rows_read_reg_654_reg[9]/C | WindowBuffer_8_reg_164_reg[5]/R |            5 |          8 |          5.220 |          1.631 |        3.589 |
| Path4 | 3.969 | rows_read_reg_654_reg[9]/C | WindowBuffer_8_reg_164_reg[6]/R |            5 |          8 |          5.220 |          1.631 |        3.589 |
| Path5 | 4.089 | rows_read_reg_654_reg[9]/C | WindowBuffer_8_reg_164_reg[0]/R |            5 |          8 |          5.195 |          1.631 |        3.564 |
+-------+-------+----------------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------+----------------------+
    | Path1 Cells                                       | Primitive Type       |
    +---------------------------------------------------+----------------------+
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[4]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[5]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[6]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[0]                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------+----------------------+

    +---------------------------------------------------+----------------------+
    | Path2 Cells                                       | Primitive Type       |
    +---------------------------------------------------+----------------------+
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[4]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[5]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[6]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[0]                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------+----------------------+

    +---------------------------------------------------+----------------------+
    | Path3 Cells                                       | Primitive Type       |
    +---------------------------------------------------+----------------------+
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[4]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[5]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[6]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[0]                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------+----------------------+

    +---------------------------------------------------+----------------------+
    | Path4 Cells                                       | Primitive Type       |
    +---------------------------------------------------+----------------------+
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[4]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[5]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[6]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[0]                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------+----------------------+

    +---------------------------------------------------+----------------------+
    | Path5 Cells                                       | Primitive Type       |
    +---------------------------------------------------+----------------------+
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[4]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[5]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[6]                     | FLOP_LATCH.flop.FDRE |
    | rows_read_reg_654_reg[9]                          | FLOP_LATCH.flop.FDRE |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20    | LUT.others.LUT4      |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3 | CARRY.others.CARRY4  |
    | regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2 | CARRY.others.CARRY4  |
    | WindowBuffer_8_reg_164[7]_i_1                     | LUT.others.LUT4      |
    | WindowBuffer_8_reg_164_reg[0]                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sobel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sobel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/sobel_power_routed.rpt                    |
| status                   | impl/verilog/report/sobel_status_routed.rpt                   |
| timing                   | impl/verilog/report/sobel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sobel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sobel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sobel_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------+


