// Seed: 4233305046
module module_0 (
    module_0,
    id_1
);
  output wire id_2;
  output wire id_1;
  wor id_3;
  assign id_1 = id_3;
  wire id_4, id_5, id_6;
  wire id_7;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  rnmos (&id_5, 1 == id_4 - 1, 1'd0 == id_2, id_6, id_6);
  module_0(
      id_3, id_1
  );
  wire id_7;
  id_8 :
  assert property (@(posedge 1) 1 + 1)
  else $display(1, 1);
  wire id_9;
endmodule
