$comment
	File created using the following command:
		vcd file mode.msim.vcd -direction
$end
$date
	Fri Jul 23 20:06:02 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mode_vlg_vec_tst $end
$var reg 4 ! firstdigit [3:0] $end
$var reg 4 " forthdigit [3:0] $end
$var reg 4 # seconddigit [3:0] $end
$var reg 4 $ thirddigit [3:0] $end
$var wire 1 % mode11 $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - inst|inst|inst1|inst4~0_combout $end
$var wire 1 . inst|inst1|inst1|inst4~0_combout $end
$var wire 1 / inst|inst7|inst1|inst4~combout $end
$var wire 1 0 inst|inst7|inst2|inst4~combout $end
$var wire 1 1 inst|inst1|inst2|inst4~0_combout $end
$var wire 1 2 inst|inst7|inst|inst~0_combout $end
$var wire 1 3 inst|inst17~2_combout $end
$var wire 1 4 inst|inst9~0_combout $end
$var wire 1 5 inst|inst16~2_combout $end
$var wire 1 6 inst|inst1|inst3|inst1~combout $end
$var wire 1 7 inst|inst|inst2|inst4~0_combout $end
$var wire 1 8 inst|inst10~7_combout $end
$var wire 1 9 inst|inst|inst2|inst1~0_combout $end
$var wire 1 : inst|inst1|inst2|inst1~0_combout $end
$var wire 1 ; inst|inst10~6_combout $end
$var wire 1 < inst|inst|inst3|inst1~combout $end
$var wire 1 = inst|inst7|inst3|inst4~combout $end
$var wire 1 > inst|inst|inst3|inst4~0_combout $end
$var wire 1 ? inst|inst1|inst3|inst4~0_combout $end
$var wire 1 @ inst|inst10~4_combout $end
$var wire 1 A inst|inst9~2_combout $end
$var wire 1 B inst|inst|inst1|inst1~0_combout $end
$var wire 1 C inst|inst1|inst1|inst1~0_combout $end
$var wire 1 D inst|inst7|inst|inst4~0_combout $end
$var wire 1 E inst|inst9~1_combout $end
$var wire 1 F inst|inst9~3_combout $end
$var wire 1 G inst|inst17~0_combout $end
$var wire 1 H inst|inst17~1_combout $end
$var wire 1 I inst|inst17~3_combout $end
$var wire 1 J inst|inst7|inst2|inst1~combout $end
$var wire 1 K inst|inst16~3_combout $end
$var wire 1 L inst|inst10~5_combout $end
$var wire 1 M inst|inst16~combout $end
$var wire 1 N thirddigit~combout [3] $end
$var wire 1 O thirddigit~combout [2] $end
$var wire 1 P thirddigit~combout [1] $end
$var wire 1 Q thirddigit~combout [0] $end
$var wire 1 R seconddigit~combout [3] $end
$var wire 1 S seconddigit~combout [2] $end
$var wire 1 T seconddigit~combout [1] $end
$var wire 1 U seconddigit~combout [0] $end
$var wire 1 V forthdigit~combout [3] $end
$var wire 1 W forthdigit~combout [2] $end
$var wire 1 X forthdigit~combout [1] $end
$var wire 1 Y forthdigit~combout [0] $end
$var wire 1 Z firstdigit~combout [3] $end
$var wire 1 [ firstdigit~combout [2] $end
$var wire 1 \ firstdigit~combout [1] $end
$var wire 1 ] firstdigit~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
b100 $
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
1/
10
01
02
03
04
15
06
07
08
19
0:
1;
0<
1=
0>
0?
0@
1A
0B
0C
1D
0E
0F
1G
0H
1I
0J
0K
0L
0M
0Q
0P
1O
0N
0U
0T
0S
0R
0Y
0X
0W
0V
0]
0\
0[
0Z
$end
#10000
b100 !
b100 #
b110 #
b111 #
b1 "
1Y
1U
1T
1S
1[
0&
1.
1:
09
17
0:
11
0A
0;
13
00
1<
18
1J
1A
10
16
0I
1I
08
1K
1M
1%
#390000
b1100 !
b1101 !
b1100 $
b1000 $
b1001 $
b101 "
b111 "
b1001 !
b11 #
b1 #
b110 "
0T
0S
0Y
1X
1W
1Q
0O
1N
1]
0[
1Z
1&
1C
0.
0D
12
1B
07
1>
0G
14
0/
1:
01
0<
18
05
0I
1F
00
0A
06
0=
0K
15
08
0M
1K
0%
1M
1%
#620000
b1011 !
b1001 #
b11 !
b10 !
b1 $
b10 "
b0 "
b110 !
0X
0W
0N
1R
0]
1\
1[
0Z
0&
0C
0:
0>
16
1D
02
19
04
1/
1A
03
10
1@
05
0F
18
0J
0K
0M
0%
#650000
b1000 "
b1001 "
1Y
1V
1&
1C
12
1?
06
1L
0@
1=
08
1@
1;
1M
1%
#930000
b1 "
0V
0&
0?
16
0@
15
0=
18
0M
1@
05
0;
0%
#940000
b1001 $
1N
1&
1<
08
0A
1=
13
1;
0@
15
1M
0M
1%
0%
#980000
b1 #
0R
0&
06
18
0;
#1000000
