// Seed: 3944178432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic   id_7;
  supply0 id_8 = -1;
  logic   id_9 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  output wire id_1;
endmodule
module module_2 #(
    parameter id_18 = 32'd94,
    parameter id_2  = 32'd81,
    parameter id_3  = 32'd81,
    parameter id_5  = 32'd3
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19
);
  input wire id_19;
  inout wire _id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_15,
      id_6,
      id_9,
      id_19
  );
  output wire id_11;
  inout wire id_10;
  output uwire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  supply1 id_20 = -1;
  assign id_9 = id_16 == -1;
  logic [{  id_2  #  (  .  id_18  (  id_5  )  )  ==  -1  +  1 'b0 } : id_3] id_21;
  ;
  assign id_20 = 1'b0;
endmodule
