#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 31 00:32:55 2020
# Process ID: 12244
# Current directory: C:/Users/ferra/Documents/Electronics/Vivado/CORDIC_CartesionToPolar/CORDIC_CartesionToPolar.runs/synth_1
# Command line: vivado.exe -log cordic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cordic.tcl
# Log file: C:/Users/ferra/Documents/Electronics/Vivado/CORDIC_CartesionToPolar/CORDIC_CartesionToPolar.runs/synth_1/cordic.vds
# Journal file: C:/Users/ferra/Documents/Electronics/Vivado/CORDIC_CartesionToPolar/CORDIC_CartesionToPolar.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cordic.tcl -notrace
Command: synth_design -top cordic -part xc7z010clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.676 ; gain = 176.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:15]
	Parameter stages bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'pre_rotation' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/pre_rotation.vhd:9' bound to instance 'PRE_ROT' of component 'pre_rotation' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:75]
INFO: [Synth 8-638] synthesizing module 'pre_rotation' [C:/Users/ferra/Documents/Electronics/VHDL/pre_rotation.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pre_rotation' (1#1) [C:/Users/ferra/Documents/Electronics/VHDL/pre_rotation.vhd:21]
	Parameter stage_number bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_1' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:81]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized1' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized1' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized3' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized3' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized5' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized5' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized7' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized7' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized9' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized9' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized11' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized11' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized13' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized13' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized15' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized15' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized17' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized17' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized19' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized19' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized21' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized21' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized23' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized23' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'cordic_pipeline_stage' declared at 'C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:5' bound to instance 'CRD_i' of component 'cordic_pipeline_stage' [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:95]
INFO: [Synth 8-638] synthesizing module 'cordic_pipeline_stage__parameterized25' [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
	Parameter stage_number bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_pipeline_stage__parameterized25' (2#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'cordic' (3#1) [C:/Users/ferra/Documents/Electronics/VHDL/cordic.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 768.809 ; gain = 240.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 768.809 ; gain = 240.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 768.809 ; gain = 240.340
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ferra/Documents/Electronics/Vivado/CORDIC_CartesionToPolar/CORDIC_CartesionToPolar.srcs/constrs_1/new/CORDIC_zybo_constraints.xdc]
Finished Parsing XDC File [C:/Users/ferra/Documents/Electronics/Vivado/CORDIC_CartesionToPolar/CORDIC_CartesionToPolar.srcs/constrs_1/new/CORDIC_zybo_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 890.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 890.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ferra/Documents/Electronics/VHDL/cordic_pipeline_stage.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 42    
+---Registers : 
	               16 Bit    Registers := 43    
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pre_rotation 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cordic_pipeline_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module cordic_pipeline_stage__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[0]' (FDR) to 'PRE_ROT/phase_offset_reg[1]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[1]' (FDR) to 'PRE_ROT/phase_offset_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PRE_ROT/phase_offset_reg[2] )
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[4]' (FDR) to 'PRE_ROT/phase_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[5]' (FDR) to 'PRE_ROT/phase_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[6]' (FDR) to 'PRE_ROT/phase_offset_reg[8]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[7]' (FDR) to 'PRE_ROT/phase_offset_reg[10]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[8]' (FDR) to 'PRE_ROT/phase_offset_reg[9]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[9]' (FDR) to 'PRE_ROT/phase_offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[10]' (FDR) to 'PRE_ROT/phase_offset_reg[13]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[11]' (FDR) to 'PRE_ROT/phase_offset_reg[12]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[13]' (FDR) to 'PRE_ROT/phase_offset_reg[14]'
INFO: [Synth 8-3886] merging instance 'PRE_ROT/phase_offset_reg[12]' (FDR) to 'PRE_ROT/phase_offset_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PRE_ROT/x_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN[0].STAGE_1.CRD_1/phase_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[0].STAGE_1.CRD_1/phase_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'GEN[1].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[1].STAGE_i.CRD_i/phase_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN[1].STAGE_i.CRD_i/phase_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[2].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[1].STAGE_i.CRD_i/phase_out_reg[1]' (FDE) to 'GEN[3].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN[3].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[2].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[5].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[6].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[7].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[8].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[9].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[10].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'GEN[11].STAGE_i.CRD_i/phase_out_reg[0]' (FDE) to 'GEN[4].STAGE_i.CRD_i/phase_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[4].STAGE_i.CRD_i/phase_out_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GEN[12].STAGE_i.CRD_i/phase_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN[13].STAGE_i.CRD_i/phase_out_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 890.836 ; gain = 362.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cordic      | GEN[7].STAGE_i.CRD_i/phase_out_reg[4]  | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|cordic      | GEN[8].STAGE_i.CRD_i/phase_out_reg[3]  | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|cordic      | GEN[9].STAGE_i.CRD_i/phase_out_reg[2]  | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|cordic      | GEN[10].STAGE_i.CRD_i/phase_out_reg[1] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   164|
|3     |LUT1   |   150|
|4     |LUT2   |   196|
|5     |LUT3   |   326|
|6     |LUT4   |    19|
|7     |LUT5   |     4|
|8     |SRL16E |     4|
|9     |FDRE   |   616|
|10    |IBUF   |    32|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------------------+------+
|      |Instance                  |Module                                 |Cells |
+------+--------------------------+---------------------------------------+------+
|1     |top                       |                                       |  1545|
|2     |  \GEN[0].STAGE_1.CRD_1   |cordic_pipeline_stage                  |   195|
|3     |  \GEN[10].STAGE_i.CRD_i  |cordic_pipeline_stage__parameterized19 |   107|
|4     |  \GEN[11].STAGE_i.CRD_i  |cordic_pipeline_stage__parameterized21 |   107|
|5     |  \GEN[12].STAGE_i.CRD_i  |cordic_pipeline_stage__parameterized23 |    74|
|6     |  \GEN[13].STAGE_i.CRD_i  |cordic_pipeline_stage__parameterized25 |    31|
|7     |  \GEN[1].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized1  |   111|
|8     |  \GEN[2].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized3  |   112|
|9     |  \GEN[3].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized5  |   113|
|10    |  \GEN[4].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized7  |    98|
|11    |  \GEN[5].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized9  |    96|
|12    |  \GEN[6].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized11 |    98|
|13    |  \GEN[7].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized13 |   100|
|14    |  \GEN[8].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized15 |   103|
|15    |  \GEN[9].STAGE_i.CRD_i   |cordic_pipeline_stage__parameterized17 |   105|
|16    |  PRE_ROT                 |pre_rotation                           |    29|
+------+--------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 898.090 ; gain = 247.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 898.090 ; gain = 369.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 913.824 ; gain = 624.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 913.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ferra/Documents/Electronics/Vivado/CORDIC_CartesionToPolar/CORDIC_CartesionToPolar.runs/synth_1/cordic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cordic_utilization_synth.rpt -pb cordic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 00:34:19 2020...
