#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May 31 14:43:08 2018
# Process ID: 8268
# Current directory: D:/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10904 D:\counter\counter.xpr
# Log file: D:/counter/vivado.log
# Journal file: D:/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/counter/counter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.847' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'counter.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/counter/counter.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 843.805 ; gain = 95.688
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'countersim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj countersim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/counter/counter.srcs/sources_1/new/JK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/counter/counter.srcs/sim_1/new/countersim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countersim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/counter/counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/counter/counter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto f4440915828e4934a917f58c36377940 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot countersim_behav xil_defaultlib.countersim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.countersim
Compiling module xil_defaultlib.glbl
Built simulation snapshot countersim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/counter/counter.sim/sim_1/behav/xsim/xsim.dir/countersim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 54.609 ; gain = 0.738
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 14:44:41 2018...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 867.957 ; gain = 8.465
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "countersim_behav -key {Behavioral:sim_1:Functional:countersim} -tclbatch {countersim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source countersim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'countersim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 878.172 ; gain = 18.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 904.801 ; gain = 22.957
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 31 14:46:54 2018...
