
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003294                       # Number of seconds simulated
sim_ticks                                  3294169896                       # Number of ticks simulated
final_tick                               574797093015                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69783                       # Simulator instruction rate (inst/s)
host_op_rate                                    91526                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 109086                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894316                       # Number of bytes of host memory used
host_seconds                                 30198.03                       # Real time elapsed on the host
sim_insts                                  2107314963                       # Number of instructions simulated
sim_ops                                    2763916189                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       180224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        66432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               250624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        68864                       # Number of bytes written to this memory
system.physmem.bytes_written::total             68864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1408                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          519                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1958                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             538                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  538                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       582848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54709989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       621704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20166537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76081079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       582848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       621704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1204552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20904811                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20904811                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20904811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       582848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54709989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       621704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20166537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               96985890                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7899689                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873950                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508938                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185440                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1409472                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373721                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207373                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5823                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979182                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873950                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581094                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289435                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907948                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        383304                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7777284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.367217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4487849     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163520      2.10%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297354      3.82%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281158      3.62%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457143      5.88%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475477      6.11%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114464      1.47%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86478      1.11%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413841     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7777284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363805                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.022761                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492477                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       370412                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180931                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12691                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720763                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314829                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17880360                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720763                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641371                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         126494                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42313                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043316                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203018                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17396264                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69265                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23111842                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79190921                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79190921                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8198792                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544302                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2665494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9635                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       200813                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16444672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839181                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17841                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5017309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13745535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      7777284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840416                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2713262     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1447515     18.61%     53.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1259511     16.19%     69.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773498      9.95%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804673     10.35%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472646      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211634      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55936      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38609      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7777284                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54783     66.41%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17583     21.31%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10130     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861410     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109619      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372009     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495143      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839181                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751864                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82496                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005961                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35555982                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21464029                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13378970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921677                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34259                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       780540                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143252                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720763                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67749                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5718                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16446675                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2665494                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582193                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208220                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13573997                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278215                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265183                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761188                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048518                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482973                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718295                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13394589                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13378970                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218108                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20098048                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693607                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408901                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5074952                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185733                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7056521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3260039     46.20%     46.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494858     21.18%     67.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833900     11.82%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283241      4.01%     83.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272314      3.86%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113588      1.61%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298768      4.23%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88911      1.26%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410902      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7056521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410902                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23092349                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33614841                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.789969                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.789969                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265873                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265873                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62767382                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17549386                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18404981                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7899689                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2976658                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2430673                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200248                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1243056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1170117                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          306413                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8801                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3078142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16158416                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2976658                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1476530                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3500870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1041363                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        454371                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1498465                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7872875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4372005     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          285162      3.62%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          431065      5.48%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297491      3.78%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          210404      2.67%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          203667      2.59%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          122839      1.56%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          263055      3.34%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1687187     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7872875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376807                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.045450                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3167025                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       476055                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3341811                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48696                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        839275                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499099                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19339203                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        839275                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3345578                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46601                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       174258                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3208407                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       258745                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18756247                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        107027                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26317870                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87291208                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87291208                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16135415                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10182425                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3369                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1609                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           774318                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1718668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       876365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10386                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       205070                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17469009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3211                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13936909                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27934                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5860026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17903682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7872875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770244                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2832851     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1590073     20.20%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1101838     14.00%     70.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       749430      9.52%     79.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771669      9.80%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       363958      4.62%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       326796      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62452      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73808      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7872875                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          75545     70.56%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14982     13.99%     84.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16544     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11655567     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175687      1.26%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1603      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1369600      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       734452      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13936909                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764235                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             107071                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35881696                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23332283                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13547076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14043980                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43522                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670168                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          563                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209516                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        839275                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24156                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4698                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17472222                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1718668                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       876365                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1609                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230770                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13677742                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1279895                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259165                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1995885                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1943522                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            715990                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731428                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13553260                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13547076                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8767164                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24907577                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714887                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9381324                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11563932                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5908290                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201656                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7033600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174575                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2702638     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2011181     28.59%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       761322     10.82%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425774      6.05%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       354991      5.05%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159743      2.27%     91.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       152181      2.16%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       105140      1.49%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360630      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7033600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9381324                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11563932                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1715344                       # Number of memory references committed
system.switch_cpus1.commit.loads              1048495                       # Number of loads committed
system.switch_cpus1.commit.membars               1602                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1677740                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10410603                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239194                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360630                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24145192                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35784299                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9381324                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11563932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9381324                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842065                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842065                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187556                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187556                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61430223                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18842589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17784238                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3204                       # number of misc regfile writes
system.l2.replacements                           1958                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           343696                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18342                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.738196                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           412.244316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.927171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    718.517369                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.723693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    256.237117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10358.957341                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4607.392993                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025161                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.043855                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000960                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.015639                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.632261                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.281213                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3647                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2592                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6239                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1796                       # number of Writeback hits
system.l2.Writeback_hits::total                  1796                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3647                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2592                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6239                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3647                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2592                       # number of overall hits
system.l2.overall_hits::total                    6239                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1408                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          519                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1958                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1408                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          519                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1958                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1408                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          519                       # number of overall misses
system.l2.overall_misses::total                  1958                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       787769                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     87058818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       841344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     33072863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       121760794                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       787769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     87058818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       841344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     33072863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        121760794                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       787769                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     87058818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       841344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     33072863                       # number of overall miss cycles
system.l2.overall_miss_latency::total       121760794                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8197                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1796                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1796                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8197                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8197                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.278536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.166827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.238868                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.278536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.166827                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.238868                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.278536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.166827                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.238868                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52517.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61831.546875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        52584                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63724.206166                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62186.309499                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52517.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61831.546875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        52584                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63724.206166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62186.309499                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52517.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61831.546875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        52584                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63724.206166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62186.309499                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  538                       # number of writebacks
system.l2.writebacks::total                       538                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1408                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1958                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1958                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       702833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     78894220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       748897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     30074288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    110420238                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       702833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     78894220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       748897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     30074288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    110420238                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       702833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     78894220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       748897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     30074288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    110420238                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166827                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.238868                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.278536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.166827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.238868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.278536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.166827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238868                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46855.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56032.826705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46806.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57946.605010                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56394.401430                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46855.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56032.826705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46806.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57946.605010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56394.401430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46855.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56032.826705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46806.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57946.605010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56394.401430                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.927144                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700081                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.130996                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.927144                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023922                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868473                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667967                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667967                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667967                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667967                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       965668                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       965668                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       965668                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       965668                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       965668                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       965668                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53648.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53648.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53648.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53648.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53648.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53648.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       806396                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       806396                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       806396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       806396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       806396                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       806396                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53759.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53759.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53759.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53759.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53759.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53759.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223934636                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42164.307287                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.046305                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.953695                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777525                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222475                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066280                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066280                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2503220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2503220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2503220                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2503220                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15686                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15686                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15686                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15686                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15686                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15686                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    685760106                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    685760106                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    685760106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    685760106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    685760106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    685760106                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518906                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518906                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518906                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518906                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007534                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007534                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006227                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006227                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006227                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006227                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43717.971822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43717.971822                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43717.971822                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43717.971822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43717.971822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43717.971822                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1073                       # number of writebacks
system.cpu0.dcache.writebacks::total             1073                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10631                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10631                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    114690479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    114690479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    114690479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    114690479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    114690479                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    114690479                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22688.522057                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22688.522057                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22688.522057                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22688.522057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22688.522057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22688.522057                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.723665                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089439733                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358094.660173                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.723665                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025198                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739942                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1498446                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1498446                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1498446                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1498446                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1498446                       # number of overall hits
system.cpu1.icache.overall_hits::total        1498446                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1093272                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1093272                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1093272                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1093272                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1093272                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1093272                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1498465                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1498465                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1498465                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1498465                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1498465                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1498465                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57540.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57540.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57540.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57540.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57540.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57540.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       860503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       860503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       860503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       860503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       860503                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       860503                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53781.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53781.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53781.437500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53781.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53781.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53781.437500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3111                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161227386                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3367                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47884.581527                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.663881                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.336119                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830718                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169282                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       974863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         974863                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       663644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        663644                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1608                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1602                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1602                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1638507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1638507                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1638507                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1638507                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6296                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6296                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6296                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    178208434                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    178208434                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    178208434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    178208434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    178208434                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    178208434                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       981159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       981159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       663644                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       663644                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1644803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1644803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1644803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1644803                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006417                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003828                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003828                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003828                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003828                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28305.024460                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28305.024460                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28305.024460                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28305.024460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28305.024460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28305.024460                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          723                       # number of writebacks
system.cpu1.dcache.writebacks::total              723                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3185                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3185                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3185                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3185                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3111                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3111                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3111                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     54481439                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54481439                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     54481439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     54481439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     54481439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     54481439                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001891                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001891                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17512.516554                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17512.516554                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17512.516554                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17512.516554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17512.516554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17512.516554                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
