// Seed: 3318761280
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    output wor id_6
    , id_10,
    input supply1 id_7,
    output uwire id_8
);
  assign id_10 = id_0 ? id_5 == id_7 : 1 / 1;
  wire id_11;
  assign id_6 = 1;
  module_0();
  wor id_12;
  always @(id_1 or posedge (id_0 == 1)) id_12 = 1 == id_4.id_5;
endmodule
