{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.775796",
   "Default View_TopLeft":"-110,-17",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 3:w -x 1040 -y 960 -defaultsOSRD -bot
preplace port DDR3 -pg 1 -lvl 6 -x 1600 -y 610 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 2:w -x 660 -y 100 -defaultsOSRD -top
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 3:w -x 1020 -y 960 -defaultsOSRD -bot
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 870 -y 170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 112 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 72 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 154 155 156 160 157 159 161 153 158} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 440R -pinDir M01_AXI right -pinY M01_AXI 300R -pinDir ACLK left -pinY ACLK 260L -pinDir ARESETN left -pinY ARESETN 300L -pinDir S00_ACLK left -pinY S00_ACLK 320L -pinDir S00_ARESETN left -pinY S00_ARESETN 340L -pinDir S01_ACLK left -pinY S01_ACLK 420L -pinDir S01_ARESETN left -pinY S01_ARESETN 360L -pinDir M00_ACLK left -pinY M00_ACLK 400L -pinDir M00_ARESETN left -pinY M00_ARESETN 440L -pinDir M01_ACLK left -pinY M01_ACLK 280L -pinDir M01_ARESETN left -pinY M01_ARESETN 380L
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 870 -y 810 -swap {0 1 2 5 4 3} -defaultsOSRD -pinDir CLK_IN1_D right -pinY CLK_IN1_D 20R -pinDir resetn right -pinY resetn 80R -pinDir clk_out1 right -pinY clk_out1 60R -pinDir locked right -pinY locked 40R
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1190 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 58 55 54 56 60 59 57} -defaultsOSRD -pinDir DDR3 right -pinY DDR3 20R -pinDir S_AXI left -pinY S_AXI 20L -pinDir sys_rst left -pinY sys_rst 260L -pinDir ui_clk_sync_rst left -pinY ui_clk_sync_rst 140L -pinDir ui_clk left -pinY ui_clk 120L -pinDir mmcm_locked left -pinY mmcm_locked 160L -pinDir sys_clk_i left -pinY sys_clk_i 280L -pinDir init_calib_complete right -pinY init_calib_complete 40R -pinDir aresetn left -pinY aresetn 180L
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 150 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 40L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 40R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 20R
preplace inst xdma_0 -pg 1 -lvl 2 -x 480 -y 150 -swap {45 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 0 46 47 48 49 50 55 52 58 57 51 53 56 54} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 40R -pinDir pcie_cfg_mgmt left -pinY pcie_cfg_mgmt 20L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 40L -pinDir sys_rst_n left -pinY sys_rst_n 100L -pinDir user_lnk_up right -pinY user_lnk_up 60R -pinDir axi_aclk right -pinY axi_aclk 160R -pinDir axi_aresetn right -pinY axi_aresetn 140R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 60L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 80R -pinDir msi_enable right -pinY msi_enable 120R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 100R
preplace inst nm_0 -pg 1 -lvl 2 -x 480 -y 390 -defaultsOSRD -pinDir interface_aximm right -pinY interface_aximm 20R -pinDir CLK right -pinY CLK 40R -pinDir RST_N right -pinY RST_N 60R
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 480 -y 690 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 40R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked right -pinY dcm_locked 60R -pinDir mb_reset right -pinY mb_reset 100R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 120R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 140R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 160R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1190 -y 450 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1460 -y 450 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 20L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 40L -pinDir rsta_busy right -pinY rsta_busy 20R -pinDir rstb_busy right -pinY rstb_busy 40R
preplace netloc M00_ACLK_1 1 2 2 660 710 N
preplace netloc M00_ARESETN_1 1 2 2 720 770 N
preplace netloc clk_wiz_0_clk_out1 1 3 1 N 870
preplace netloc clk_wiz_0_locked 1 3 1 N 850
preplace netloc mig_7series_0_mmcm_locked 1 2 2 NJ 750 N
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 2 NJ 730 N
preplace netloc sys_rst_1 1 3 1 1020 890n
preplace netloc sys_rst_n_1 1 0 2 NJ 250 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 NJ 190
preplace netloc xdma_0_axi_aclk 1 2 2 700 670 1020
preplace netloc xdma_0_axi_aresetn 1 2 2 680 690 1040
preplace netloc CLK_IN1_D_1 1 3 1 1040 830n
preplace netloc CLK_IN_D_1 1 0 1 NJ 190
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 470
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 490
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 610
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 N 470
preplace netloc mig_7series_0_DDR3 1 4 2 NJ 610 NJ
preplace netloc nm_0_interface_aximm 1 2 1 N 410
preplace netloc xdma_0_M_AXI 1 2 1 N 190
preplace netloc xdma_0_pcie_mgt 1 2 1 660 100n
levelinfo -pg 1 0 160 480 870 1190 1460 1600
pagesize -pg 1 -db -bbox -sgen -110 0 1690 1060
",
   "No Loops_ScaleFactor":"0.499529",
   "No Loops_TopLeft":"-815,0",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace port sys_ddr -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 5 -x 1350 -y 130 -defaultsOSRD
preplace port pci_exp -pg 1 -lvl 5 -x 1350 -y 410 -defaultsOSRD
preplace port port-id_sys_rst_n -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 870 -y 130 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 870 -y 330 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1180 -y 170 -defaultsOSRD
preplace inst rst_mig_7series_0_200M -pg 1 -lvl 2 -x 510 -y 160 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 170 -y 410 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 510 -y 460 -defaultsOSRD
preplace netloc sys_rst_n_1 1 0 2 NJ 480 330J
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 310J 400n
preplace netloc clk_wiz_0_locked 1 3 1 1020 160n
preplace netloc xdma_0_axi_aclk 1 2 1 700 90n
preplace netloc xdma_0_axi_aresetn 1 2 1 710 110n
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 4 340 20 730J 10 1020J 20 1320
preplace netloc mig_7series_0_mmcm_locked 1 1 4 330 10 680J 0 1040J 10 1330
preplace netloc clk_wiz_0_clk_out1 1 3 1 1030 180n
preplace netloc M00_ACLK_1 1 1 4 320 260 720 260 1010J 270 1320
preplace netloc M00_ARESETN_1 1 2 2 730 250 1040J
preplace netloc sys_rst_1 1 0 3 NJ 340 330J 330 690J
preplace netloc xdma_0_M_AXI 1 2 1 680 70n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1040 130n
preplace netloc CLK_IN_D_1 1 0 1 NJ 410
preplace netloc CLK_IN1_D_1 1 0 3 NJ 320 NJ 320 NJ
preplace netloc mig_7series_0_DDR3 1 4 1 NJ 130
preplace netloc xdma_0_pcie_mgt 1 2 3 NJ 410 NJ 410 NJ
levelinfo -pg 1 0 170 510 870 1180 1350
pagesize -pg 1 -db -bbox -sgen -120 -10 1450 580
"
}
{
   "da_axi4_cnt":"20",
   "da_board_cnt":"5",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"22"
}
