# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 09:18:33  August 05, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		U431_PRJ_RDD_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE EP4CGX75CF23I7
set_global_assignment -name TOP_LEVEL_ENTITY Top_mdas_new_4path_rdd
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:18:33  AUGUST 05, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files


#----------------------------------------------------------------------------#
# -------------------------------------------------------------------------- #
# ��ʱ������ ��λ
# -------------------------------------------------------------------------- #
set_location_assignment PIN_M11 -to I_fpgaclk_p
set_instance_assignment -name IO_STANDARD LVDS -to I_fpgaclk_p

set_location_assignment PIN_D1 -to I_fpgakey_rst
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_fpgakey_rst

set_location_assignment PIN_G8 -to I_fpgasoft_rst
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_fpgasoft_rst

# -------------------------------------------------------------------------- #
# AD80305 CH0 LTE0 SDR
# -------------------------------------------------------------------------- #
set_location_assignment PIN_A9 -to I_rx0_clk

set_location_assignment PIN_B9 -to I_rx0_frame

set_location_assignment PIN_T9 -to I_rx0_data[0]
set_location_assignment PIN_P10 -to I_rx0_data[1]
set_location_assignment PIN_U7 -to I_rx0_data[2]
set_location_assignment PIN_R10 -to I_rx0_data[3]
set_location_assignment PIN_V7 -to I_rx0_data[4]
set_location_assignment PIN_R11 -to I_rx0_data[5]
set_location_assignment PIN_W7 -to I_rx0_data[6]
set_location_assignment PIN_T11 -to I_rx0_data[7]
set_location_assignment PIN_W12 -to I_rx0_data[8]
set_location_assignment PIN_Y11 -to I_rx0_data[9]
set_location_assignment PIN_Y10 -to I_rx0_data[10]
set_location_assignment PIN_AA10 -to I_rx0_data[11]

set_location_assignment PIN_U6 -to O_tx0_clk
set_location_assignment PIN_AB7 -to O_tx0_frame
                                                                           
set_location_assignment PIN_Y5 -to O_tx0_data[0]
set_location_assignment PIN_W5 -to O_tx0_data[1]
set_location_assignment PIN_Y7 -to O_tx0_data[2]
set_location_assignment PIN_W9 -to O_tx0_data[3]
set_location_assignment PIN_AA6 -to O_tx0_data[4]
set_location_assignment PIN_Y6 -to O_tx0_data[5]
set_location_assignment PIN_AB5 -to O_tx0_data[6]
set_location_assignment PIN_AB4 -to O_tx0_data[7]
set_location_assignment PIN_AB6 -to O_tx0_data[8]
set_location_assignment PIN_Y8 -to O_tx0_data[9]
set_location_assignment PIN_AA7 -to O_tx0_data[10]
set_location_assignment PIN_W6 -to O_tx0_data[11]
                                                                           

set_location_assignment PIN_AB10 -to O_ctrl_in0[0]

set_location_assignment PIN_AB11 -to O_ctrl_in0[1]

set_location_assignment PIN_AB8 -to O_enable0

set_location_assignment PIN_AB9 -to O_enagc0

set_location_assignment PIN_AA9 -to O_txnrx0

set_location_assignment PIN_W11 -to O_rst0

set_location_assignment PIN_Y12 -to I_ctrl_out0
# -------------------------------------------------------------------------- #
# AD80305 CH1 LTE1 SDR
# -------------------------------------------------------------------------- #
set_location_assignment PIN_AA12 -to I_rx1_clk

set_location_assignment PIN_AB12 -to I_rx1_frame

set_location_assignment PIN_AB15 -to I_rx1_data[0]
set_location_assignment PIN_AB14 -to I_rx1_data[1]
set_location_assignment PIN_Y16 -to I_rx1_data[2]
set_location_assignment PIN_Y14 -to I_rx1_data[3]
set_location_assignment PIN_Y15 -to I_rx1_data[4]
set_location_assignment PIN_AB13 -to I_rx1_data[5]
set_location_assignment PIN_AA13 -to I_rx1_data[6]
set_location_assignment PIN_Y13 -to I_rx1_data[7]
set_location_assignment PIN_R14 -to I_rx1_data[8]
set_location_assignment PIN_W13 -to I_rx1_data[9]
set_location_assignment PIN_AB16 -to I_rx1_data[10]
set_location_assignment PIN_T13 -to I_rx1_data[11]

set_location_assignment PIN_AB22 -to O_tx1_clk
                                                                           
set_location_assignment PIN_AA22 -to O_tx1_frame
                                                                           
set_location_assignment PIN_AA18 -to O_tx1_data[0]
set_location_assignment PIN_Y17 -to O_tx1_data[1]
set_location_assignment PIN_Y18 -to O_tx1_data[2]
set_location_assignment PIN_AB18 -to O_tx1_data[3]
set_location_assignment PIN_AB20 -to O_tx1_data[4]
set_location_assignment PIN_AA19 -to O_tx1_data[5]
set_location_assignment PIN_AA20 -to O_tx1_data[6]
set_location_assignment PIN_AB17 -to O_tx1_data[7]
set_location_assignment PIN_AA21 -to O_tx1_data[8]
set_location_assignment PIN_AB21 -to O_tx1_data[9]
set_location_assignment PIN_Y20 -to O_tx1_data[10]
set_location_assignment PIN_AA16 -to O_tx1_data[11]
                                                                           

set_location_assignment PIN_R13 -to O_ctrl_in1[0]

set_location_assignment PIN_U14 -to O_ctrl_in1[1]

set_location_assignment PIN_W17 -to O_enable1

set_location_assignment PIN_R15 -to O_enagc1

set_location_assignment PIN_T14 -to O_txnrx1

set_location_assignment PIN_U15 -to O_rst1

set_location_assignment PIN_AB19 -to I_ctrl_out1

# -------------------------------------------------------------------------- #
# SPI��� AD80305�ӿ� LTE                                                   
# -------------------------------------------------------------------------- #
set_location_assignment PIN_W15 -to I_spi_LTE_di

set_location_assignment PIN_T15 -to O_spi_LTE_do

set_location_assignment PIN_W14 -to O_spi_LTE_clk

set_location_assignment PIN_Y9 -to O_spi_LTE_cs0

set_location_assignment PIN_W18 -to O_spi_LTE_cs1
# -------------------------------------------------------------------------- #
# AD80305 CH2  TD LVDS DDR 
# -------------------------------------------------------------------------- #
set_location_assignment PIN_K10 -to I_rx2_clk_p
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_clk_p
set_location_assignment PIN_R22 -to I_rx2_frame_p
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_frame_p

set_location_assignment PIN_K22 -to I_rx2_data_p[0]
set_location_assignment PIN_K19 -to I_rx2_data_p[1]
set_location_assignment PIN_H20 -to I_rx2_data_p[2]
set_location_assignment PIN_G20 -to I_rx2_data_p[3]
set_location_assignment PIN_G22 -to I_rx2_data_p[4]
set_location_assignment PIN_E21 -to I_rx2_data_p[5]

set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_data_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_data_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_data_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_data_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_data_p[4]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx2_data_p[5]


set_location_assignment PIN_M18 -to O_tx2_clk_p
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_clk_p

set_location_assignment PIN_J21 -to O_tx2_frame_p
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_frame_p

set_location_assignment PIN_R20 -to O_tx2_data_p[0]
set_location_assignment PIN_T21 -to O_tx2_data_p[1]
set_location_assignment PIN_V22 -to O_tx2_data_p[2]
set_location_assignment PIN_Y22 -to O_tx2_data_p[3]
set_location_assignment PIN_V20 -to O_tx2_data_p[4]
set_location_assignment PIN_T19 -to O_tx2_data_p[5]

set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_data_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_data_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_data_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_data_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_data_p[4]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx2_data_p[5]

set_location_assignment PIN_A17 -to O_ctrl_in2[0]

set_location_assignment PIN_A16 -to O_ctrl_in2[1]

set_location_assignment PIN_H14 -to O_rst2

# -------------------------------------------------------------------------- #
# AD80305 CH2  DCS LVDS DDR 
# -------------------------------------------------------------------------- #
set_location_assignment PIN_L21 -to I_rx3_clk_p
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_clk_p

set_location_assignment PIN_H15 -to I_rx3_frame_p
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_frame_p

set_location_assignment PIN_B20 -to I_rx3_data_p[0]
set_location_assignment PIN_C22 -to I_rx3_data_p[1]
set_location_assignment PIN_B19 -to I_rx3_data_p[2]
set_location_assignment PIN_C19 -to I_rx3_data_p[3]
set_location_assignment PIN_F18 -to I_rx3_data_p[4]
set_location_assignment PIN_G16 -to I_rx3_data_p[5]

set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_data_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_data_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_data_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_data_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_data_p[4]
set_instance_assignment -name IO_STANDARD LVDS -to I_rx3_data_p[5]

set_location_assignment PIN_D21 -to O_tx3_clk_p
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_clk_p

set_location_assignment PIN_A21 -to O_tx3_frame_p
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_frame_p

set_location_assignment PIN_F20 -to O_tx3_data_p[0]
set_location_assignment PIN_D19 -to O_tx3_data_p[1]
set_location_assignment PIN_J19 -to O_tx3_data_p[2]
set_location_assignment PIN_L19 -to O_tx3_data_p[3]
set_location_assignment PIN_N19 -to O_tx3_data_p[4]
set_location_assignment PIN_N21 -to O_tx3_data_p[5]

set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_data_p[0]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_data_p[1]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_data_p[2]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_data_p[3]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_data_p[4]
set_instance_assignment -name IO_STANDARD LVDS -to O_tx3_data_p[5]

set_location_assignment PIN_C13 -to O_ctrl_in3[0]

set_location_assignment PIN_B12 -to O_ctrl_in3[1]

set_location_assignment PIN_B13 -to O_rst3

set_location_assignment PIN_C11 -to I_ctrl_out3
# -------------------------------------------------------------------------- #
# SPI��� AD80305�ӿ� TD                                                  
# -------------------------------------------------------------------------- #
set_location_assignment PIN_A15 -to I_spi_TD_di

set_location_assignment PIN_B15 -to O_spi_TD_do

set_location_assignment PIN_A14 -to O_spi_TD_clk

set_location_assignment PIN_D15 -to O_spi_TD_cs0

set_location_assignment PIN_C12 -to O_spi_TD_cs1



# -------------------------------------------------------------------------- #
# OMT232                                               
# -------------------------------------------------------------------------- #

set_location_assignment PIN_C7 -to I_omt_rs232_rx
set_location_assignment PIN_A8 -to O_omt_rs232_tx

set_location_assignment PIN_A6 -to I_omt_rs232_rxa
set_location_assignment PIN_B6 -to O_omt_rs232_txa

set_location_assignment PIN_C5 -to I_mcu_omt
#set_location_assignment PIN_A5 -to I_mcu_fpga

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_omt_rs232_rx
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to O_omt_rs232_tx

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_omt_rs232_rxa
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to O_omt_rs232_txa

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_mcu_omt
#set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_mcu_fpga

# -------------------------------------------------------------------------- #
# IIC                                                
# -------------------------------------------------------------------------- #
set_location_assignment PIN_B7 -to I_i2c_scl
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to I_i2c_scl

set_location_assignment PIN_A7 -to IO_i2c_sda
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to IO_i2c_sda

# -------------------------------------------------------------------------- #
# led                                                 
# -------------------------------------------------------------------------- #
set_location_assignment PIN_A10 -to o_led0
set_location_assignment PIN_B10 -to o_led4

# -------------------------------------------------------------------------- #
#                                               
# -------------------------------------------------------------------------- #
set_location_assignment PIN_E8 -to O_protect1_ddown
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to O_protect1_ddown

#----------------------------------------------------------------------------#
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_40MHZ
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED WITH WEAK PULL-UP"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS 12
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name SMART_RECOMPILE OFF
set_global_assignment -name FLOW_ENABLE_RTL_VIEWER OFF
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ON
set_global_assignment -name SAVE_DISK_SPACE OFF
set_global_assignment -name FLOW_DISABLE_ASSEMBLER OFF
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 5
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 5
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name TIMING_ANALYZER_DO_CCPP_REMOVAL ON
set_global_assignment -name SEARCH_PATH code/AD80305_inf_top_ddr_lvcoms/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/AD80305_inf_top_ddr_lvds_dcs/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/I2C_interface/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/ad80305_inf_top_ddr_lvds_td/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/agc_new/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/clk_rst_system/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/ip/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/share/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/spi_interface/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/top_new/ -tag from_archive
set_global_assignment -name SEARCH_PATH output_files/ -tag from_archive
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SEARCH_PATH code/top/ -tag from_archive
set_global_assignment -name SEARCH_PATH code/AD80305_inf_top_ddr_lvcoms_31p25/ -tag from_archive
set_location_assignment PIN_C6 -to O_cz_spi_clk
set_location_assignment PIN_C8 -to O_cz_spi_cs
set_location_assignment PIN_A12 -to O_cz_spi_do
set_location_assignment PIN_A11 -to I_cz_spi_di
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to O_cz_spi_cs
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to O_cz_spi_clk
set_global_assignment -name VERILOG_FILE code/change_channel/change_channel.v
set_global_assignment -name VERILOG_FILE code/cz_spi_arbitration/cz_spi_arbitration.v
set_global_assignment -name VERILOG_FILE code/cz_spi_interface/cz_spi_interface.v
set_global_assignment -name QIP_FILE clock_gen.qip
set_global_assignment -name QIP_FILE tx_clock_gen.qip
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvcoms_31p25/ad80305_tx_if_ddr_lvcmos_31p25.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvcoms_31p25/ad80305_rx_if_ddr_lvcmos_31p25.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvcoms_31p25/ad80305_inf_top_ddr_lvcmos_31p25.v
set_global_assignment -name SDC_FILE U431_PRJ_RDD.sdc
set_global_assignment -name VERILOG_FILE code/top/Top_mdas_new_4path_rdd.v
set_global_assignment -name VERILOG_FILE code/agc_new/AGC_MODULE_DCS.v
set_global_assignment -name VERILOG_FILE code/share/ad_dpram_inf.v
set_global_assignment -name VERILOG_FILE code/ad80305_inf_top_ddr_lvds_td/ad80305_tx_if_ddr_lvds_td.v
set_global_assignment -name VERILOG_FILE code/ad80305_inf_top_ddr_lvds_td/ad80305_rx_if_ddr_lvds_td.v
set_global_assignment -name VERILOG_FILE code/ad80305_inf_top_ddr_lvds_td/ad80305_inf_top_ddr_lvds_td.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvds_dcs/ad80305_tx_if_ddr_dcs.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvds_dcs/ad80305_rx_if_ddr_dcs.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvds_dcs/ad80305_inf_top_ddr_dcs.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvcoms/ad80305_tx_if_ddr_lvcmos.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvcoms/ad80305_rx_if_ddr_lvcmos.v
set_global_assignment -name VERILOG_FILE code/AD80305_inf_top_ddr_lvcoms/ad80305_inf_top_ddr_lvcmos.v
set_global_assignment -name VERILOG_FILE code/agc_new/spi_arbitration.v
set_global_assignment -name VERILOG_FILE code/agc_new/AGC_MODULE.v
set_global_assignment -name VERILOG_FILE code/agc_new/ad80305_att_set_inf.v
set_global_assignment -name VERILOG_FILE code/clk_rst_system/clk_rst_system_v2.v
set_global_assignment -name VERILOG_FILE code/clk_rst_system/rst_module.v
set_global_assignment -name VERILOG_FILE code/I2C_interface/iic_slave_module.v
set_global_assignment -name VERILOG_FILE code/spi_interface/spi_interface.v
set_global_assignment -name QIP_FILE code/ip/ddr_out_18bit.qip
set_global_assignment -name QIP_FILE code/ip/dac_ddio_out.qip
set_global_assignment -name QIP_FILE code/ip/dac_clock_gen.qip
set_global_assignment -name QIP_FILE code/ip/clock_gen.qip
set_global_assignment -name QIP_FILE code/ip/ad_ddioin_ddr.qip
set_global_assignment -name QIP_FILE code/ip/ad80305_oddr.qip
set_global_assignment -name QIP_FILE code/ip/ad80305_iddr.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/i2c_pll_clk.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/clock_gen_tx_125p.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/clock_gen_tx_62p5.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/clock_gen0_tx_62p5.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/clock_gen1_tx_62p5.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/clock_gen2_tx_125p.qip
set_global_assignment -name QIP_FILE code/clk_rst_system/clock_gen3_tx_62p5.qip
set_global_assignment -name QIP_FILE code/AD80305_inf_top_ddr_lvds_dcs/dac_conver_fifo.qip
set_global_assignment -name QIP_FILE code/ip/tx_clock_gen.qip
set_global_assignment -name SIGNALTAP_FILE output_files/stp1.stp
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to I_fpgaclk_p -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=16384" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=16384" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to I_cz_spi_di -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to O_cz_spi_clk -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to O_cz_spi_cs -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to O_cz_spi_do -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to I_cz_spi_di -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to O_cz_spi_clk -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to O_cz_spi_cs -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to O_cz_spi_do -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=4" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=4" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=4" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=40" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp