// Seed: 189040365
module module_0 ();
  wire id_1, id_2, id_3;
  tri id_4 = 1;
  wire id_5, id_6;
  id_7 :
  assert property (@(id_7 or posedge id_4) id_4) @(posedge 1) id_3 = id_6;
  genvar id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  function id_6;
    input id_7;
    `define pp_8 0
  endfunction
  assign id_2 = 1'b0;
  uwire id_9;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_12 = 0;
  assign id_6 = 1 * id_9;
  id_10 :
  assert property (@(posedge 1, posedge 1) 1) id_4 <= "";
  assign id_3 = id_10;
endmodule
