Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/tutorias_DSD/FF_estructurados/sim_serie_paralelo_isim_beh.exe -prj /home/ise/tutorias_DSD/FF_estructurados/sim_serie_paralelo_beh.prj sim_serie_paralelo 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/tutorias_DSD/FF_estructurados/ff_d.vhd" into library work
Parsing VHDL file "/home/ise/tutorias_DSD/FF_estructurados/serie_paralelo.vhd" into library work
Parsing VHDL file "/home/ise/tutorias_DSD/FF_estructurados/sim_serie_paralelo.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95300 KB
Fuse CPU Usage: 6800 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ff_d [ff_d_default]
Compiling architecture behavioral of entity serie_paralelo [serie_paralelo_default]
Compiling architecture behavior of entity sim_serie_paralelo
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/tutorias_DSD/FF_estructurados/sim_serie_paralelo_isim_beh.exe
Fuse Memory Usage: 103980 KB
Fuse CPU Usage: 7510 ms
GCC CPU Usage: 2650 ms
