// Seed: 4060606995
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4
);
  assign id_0[1] = id_2 != id_4;
  logic id_5;
endmodule
