# exercise4

![Exercise](Exercise.png)

Y√™u c·∫ßu: 

Vi·∫øt m·ªôt testbench t·ª± ki·ªÉm tra (self-checking) cho B√†i 4.3.

T·∫°o m·ªôt file vector ki·ªÉm th·ª≠ ch·ª©a to√†n b·ªô 16 tr∆∞·ªùng h·ª£p ki·ªÉm th·ª≠.

M√¥ ph·ªèng m·∫°ch v√† ch·ª©ng minh r·∫±ng n√≥ ho·∫°t ƒë·ªông ƒë√∫ng.

Sau ƒë√≥ c·ªë √Ω gi·ªõi thi·ªáu m·ªôt l·ªói trong file vector ki·ªÉm th·ª≠ v√† ch·ª©ng minh r·∫±ng testbench ph√°t hi·ªán ra l·ªói (b√°o mismatch).

### Solution:

- Nh∆∞ b√†i s·ªë 3, ch√∫ng ta ki·ªÉm tra b·∫±ng c√°ch ƒë·ªëi chi·∫øu output v·ªõi b·∫£ng ch√¢n l√Ω. Y√™u c·∫ßu c·ªßa b√†i n√†y c√≥ 2 h∆∞·ªõng:
    - C√°ch 1: vi·∫øt file vector.txt v·ªõi n·ªôi dung c√°c input v√† output sau ƒë√≥ nh√∫ng file v√†o m√£ testbench
    - C√°ch 2: nh√∫ng tr·ª±c ti·∫øp vector v√†o Verilog
    
    ‚áí v√¨ m√¨nh ƒëang d√πng vivado ƒë·ªÉ code v√† m√¥ ph·ªèng, n√™n m√¨nh s·∫Ω ch·ªçn nh√∫ng tr·ª±c ti·∫øp v√†o code testbench
    

- Testbench

```verilog
`timescale 1ns / 1ps

module tb_xor4;

    reg [3:0] a;
    wire y;
    reg expected_y;

    reg [4:0] test_vectors [0:15];  // M·∫£ng 16 ph·∫ßn t·ª≠, m·ªói ph·∫ßn t·ª≠ 5 bit
    integer i;

    // Instantiation module DUT
    xor4 uut (
        .a(a),
        .y(y)
    );

    initial begin
        // G√°n test vectors
        test_vectors[0]  = 5'b00000;
        test_vectors[1]  = 5'b00011;
        test_vectors[2]  = 5'b00101;
        test_vectors[3]  = 5'b00110;
        test_vectors[4]  = 5'b01001;
        test_vectors[5]  = 5'b01010;
        test_vectors[6]  = 5'b01100;
        test_vectors[7]  = 5'b01111;
        test_vectors[8]  = 5'b10001;
        test_vectors[9]  = 5'b10010;
        test_vectors[10] = 5'b10100;
        test_vectors[11] = 5'b10111;
        test_vectors[12] = 5'b11000;
        test_vectors[13] = 5'b11011;
        test_vectors[14] = 5'b11101;
        test_vectors[15] = 5'b11111; // tr∆∞·ªùng h·ª£p ƒë·ªÉ sai ƒë·ªÉ ki·ªÉm tra tr√™n m√†n h√¨nh console

        $display("Starting self-checking testbench...");

        for (i = 0; i < 16; i = i + 1) begin
            {a, expected_y} = test_vectors[i]; // g√°n l·∫ßn l∆∞·ª£t 4 bit v√†o ƒë·∫ßu v√†o v√† bit cu·ªëi cho expected _y
            #1;  // ƒê·ª£i 1ns ƒë·ªÉ ·ªïn ƒë·ªãnh

            if (y !== expected_y) begin
                $display("MISMATCH at input=%b | expected=%b | actual=%b", a, expected_y, y);
            end else begin
                $display("PASS at input=%b | output=%b", a, y);
            end
        end

        $display("Test completed.");
        $finish;
    end

endmodule

```

- test case TCL console

![TCLconsole_view.png](TCLconsole_view.png)

- waveform

![WaveForm.png](WaveForm.png)

### üìù **K·∫øt lu·∫≠n**

Trong testbench, m√¨nh ƒë√£ nh√∫ng tr·ª±c ti·∫øp 16 test case v√†o m√£ code ƒë·ªÉ ki·ªÉm tra module XOR4.

·ªû test case cu·ªëi c√πng, theo ƒë√∫ng b·∫£ng ch√¢n l√Ω, gi√° tr·ªã mong ƒë·ª£i c·ªßa `y` ph·∫£i l√† `0`. Tuy nhi√™n, m√¨nh c·ªë t√¨nh thay gi√° tr·ªã expected th√†nh `1` ƒë·ªÉ ki·ªÉm tra kh·∫£ nƒÉng ph√°t hi·ªán l·ªói.

K·∫øt qu·∫£: khi ch·∫°y m√¥ ph·ªèng, c·ª≠a s·ªï **Tcl Console** ƒë√£ hi·ªÉn th·ªã ch√≠nh x√°c th√¥ng b√°o `MISMATCH`, ƒë√∫ng nh∆∞ y√™u c·∫ßu ki·ªÉm th·ª≠ t·ª± ƒë·ªông m√† m√¨nh ƒë·∫∑t ra.

---