PLL_PLLCTRL_4	,	V_5
AFE_RX_LP_COUNTER	,	V_10
AFE_HPF_TRIM_OTHERS	,	V_11
MII_BCM7XXX_AUX_MODE	,	V_28
bcm7xxx_dummy_config_init	,	F_23
genphy_config_aneg	,	F_17
r_rc_cal_reset	,	F_1
patch	,	V_18
AFE_VDAC_OTHERS_0	,	V_15
dev	,	V_20
reg	,	V_37
AFE_VDCA_ICTRL_0	,	V_14
"%s: %s PHY revision: 0x%02x, patch: %d\n"	,	L_1
AFE_RXCONFIG_1	,	V_9
AFE_RXCONFIG_0	,	V_8
MII_BCM7XXX_SHD_MODE_2	,	V_33
AFE_RXCONFIG_2	,	V_13
ret	,	V_19
ARRAY_SIZE	,	F_22
bcm_phy_write_misc	,	F_4
rev	,	V_16
bcm7xxx_28nm_resume	,	F_16
MII_BCM7XXX_100TX_FALSE_CAR	,	V_35
MII_BRCM_CORE_BASE1E	,	V_7
bcm7xxx_config_init	,	F_19
bcm7xxx_regs	,	V_36
drv	,	V_21
MII_BCM7XXX_100TX_AUX_CTL	,	V_40
bcm_phy_enable_apd	,	F_15
MII_BCM7XXX_TEST	,	V_32
bcm7xxx_suspend	,	F_21
DSP_TAP10	,	V_6
name	,	V_22
phy_write	,	F_5
bcm7xxx_28nm_config_init	,	F_8
dev_flags	,	V_17
MII_BCM7XX_64CLK_MDIO	,	V_29
AFE_TX_CONFIG	,	V_12
pr_info_once	,	F_11
bcm7xxx_28nm_d0_afe_config_init	,	F_6
PHY_BRCM_7XXX_PATCH	,	F_10
phy_set_clr_bits	,	F_18
u16	,	T_2
bcm_phy_enable_eee	,	F_14
value	,	V_38
dev_name	,	F_12
phy_read	,	F_13
phy_device	,	V_1
u8	,	T_1
phydev	,	V_2
PHY_GBIT_FEATURES	,	V_31
PHY_BRCM_7XXX_REV	,	F_9
bcm7xxx_28nm_b0_afe_config_init	,	F_3
clr_mask	,	V_26
i	,	V_41
MII_BCM7XXX_100TX_DISC	,	V_34
MII_BMSR	,	V_23
bcm7xxx_28nm_e0_plus_afe_config_init	,	F_7
bcm7xxx_suspend_cfg	,	V_39
set_mask	,	V_25
v	,	V_27
udelay	,	F_20
PLL_PLLCTRL_2	,	V_4
location	,	V_24
PLL_PLLCTRL_1	,	V_3
bcm_phy_write_exp	,	F_2
supported	,	V_30
